Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Tue Dec  2 17:28:28 2025
| Host         : DESKTOP-VHT69T7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file basketball_timing_summary_routed.rpt -pb basketball_timing_summary_routed.pb -rpx basketball_timing_summary_routed.rpx -warn_on_violation
| Design       : basketball
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      36          
SYNTH-10   Warning   Wide multiplier                6           
TIMING-16  Warning   Large setup violation          36          
TIMING-18  Warning   Missing input or output delay  40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.267      -95.814                     36                  323        0.121        0.000                      0                  323        4.500        0.000                       0                   179  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -3.267      -95.814                     36                  323        0.121        0.000                      0                  323        4.500        0.000                       0                   179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           36  Failing Endpoints,  Worst Slack       -3.267ns,  Total Violation      -95.814ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.267ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_x_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.286ns  (logic 9.073ns (68.291%)  route 4.213ns (31.709%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 14.960 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.645     5.263    game_/clk_IBUF_BUFG
    SLICE_X10Y56         FDCE                                         r  game_/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDCE (Prop_fdce_C_Q)         0.518     5.781 r  game_/ball_y_reg[4]/Q
                         net (fo=16, routed)          0.599     6.379    game_/ball_y_reg[8]_0[4]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_D[4]_P[8])
                                                      5.070    11.449 r  game_/collide_dot_return1/P[8]
                         net (fo=2, routed)           0.799    12.248    game_/collide_dot_return1_n_97
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_C[8]_P[4])
                                                      1.820    14.068 r  game_/collide_dot_return0/P[4]
                         net (fo=1, routed)           0.998    15.066    game_/collide_dot_return0_n_101
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.124    15.190 f  game_/velocity_y[9]_i_24/O
                         net (fo=3, routed)           0.313    15.503    game_/velocity_y[9]_i_24_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I0_O)        0.124    15.627 f  game_/velocity_y[9]_i_9/O
                         net (fo=14, routed)          0.621    16.249    game_/velocity_y[9]_i_9_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.124    16.373 r  game_/velocity_x[7]_i_5/O
                         net (fo=12, routed)          0.528    16.901    game_/velocity_x[7]_i_5_n_0
    SLICE_X11Y59         LUT6 (Prop_lut6_I1_O)        0.124    17.025 r  game_/ball_x[7]_i_6/O
                         net (fo=1, routed)           0.000    17.025    game_/ball_x[7]_i_6_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.557 r  game_/ball_x_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.557    game_/ball_x_reg[7]_i_2_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.891 r  game_/ball_x_reg[9]_i_3/O[1]
                         net (fo=1, routed)           0.355    18.246    game_/ball_x0[9]
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.303    18.549 r  game_/ball_x[9]_i_2/O
                         net (fo=1, routed)           0.000    18.549    game_/ball_x[9]_i_2_n_0
    SLICE_X10Y60         FDPE                                         r  game_/ball_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.522    14.960    game_/clk_IBUF_BUFG
    SLICE_X10Y60         FDPE                                         r  game_/ball_x_reg[9]/C
                         clock pessimism              0.276    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X10Y60         FDPE (Setup_fdpe_C_D)        0.081    15.281    game_/ball_x_reg[9]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -18.549    
  -------------------------------------------------------------------
                         slack                                 -3.267    

Slack (VIOLATED) :        -3.151ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.116ns  (logic 8.957ns (68.290%)  route 4.159ns (31.710%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 14.958 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.645     5.263    game_/clk_IBUF_BUFG
    SLICE_X10Y56         FDCE                                         r  game_/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDCE (Prop_fdce_C_Q)         0.518     5.781 r  game_/ball_y_reg[4]/Q
                         net (fo=16, routed)          0.599     6.379    game_/ball_y_reg[8]_0[4]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_D[4]_P[8])
                                                      5.070    11.449 r  game_/collide_dot_return1/P[8]
                         net (fo=2, routed)           0.799    12.248    game_/collide_dot_return1_n_97
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_C[8]_P[4])
                                                      1.820    14.068 r  game_/collide_dot_return0/P[4]
                         net (fo=1, routed)           0.998    15.066    game_/collide_dot_return0_n_101
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.124    15.190 f  game_/velocity_y[9]_i_24/O
                         net (fo=3, routed)           0.313    15.503    game_/velocity_y[9]_i_24_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I0_O)        0.124    15.627 f  game_/velocity_y[9]_i_9/O
                         net (fo=14, routed)          0.621    16.249    game_/velocity_y[9]_i_9_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.124    16.373 r  game_/velocity_x[7]_i_5/O
                         net (fo=12, routed)          0.528    16.901    game_/velocity_x[7]_i_5_n_0
    SLICE_X11Y59         LUT6 (Prop_lut6_I1_O)        0.124    17.025 r  game_/ball_x[7]_i_6/O
                         net (fo=1, routed)           0.000    17.025    game_/ball_x[7]_i_6_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.557 r  game_/ball_x_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.557    game_/ball_x_reg[7]_i_2_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.779 r  game_/ball_x_reg[9]_i_3/O[0]
                         net (fo=1, routed)           0.301    18.080    game_/ball_x0[8]
    SLICE_X11Y62         LUT6 (Prop_lut6_I5_O)        0.299    18.379 r  game_/ball_x[8]_i_1/O
                         net (fo=1, routed)           0.000    18.379    game_/ball_x[8]_i_1_n_0
    SLICE_X11Y62         FDCE                                         r  game_/ball_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.520    14.958    game_/clk_IBUF_BUFG
    SLICE_X11Y62         FDCE                                         r  game_/ball_x_reg[8]/C
                         clock pessimism              0.276    15.234    
                         clock uncertainty           -0.035    15.198    
    SLICE_X11Y62         FDCE (Setup_fdce_C_D)        0.029    15.227    game_/ball_x_reg[8]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                         -18.379    
  -------------------------------------------------------------------
                         slack                                 -3.151    

Slack (VIOLATED) :        -3.115ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.083ns  (logic 9.073ns (69.350%)  route 4.010ns (30.650%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.645     5.263    game_/clk_IBUF_BUFG
    SLICE_X10Y56         FDCE                                         r  game_/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDCE (Prop_fdce_C_Q)         0.518     5.781 r  game_/ball_y_reg[4]/Q
                         net (fo=16, routed)          0.599     6.379    game_/ball_y_reg[8]_0[4]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_D[4]_P[8])
                                                      5.070    11.449 r  game_/collide_dot_return1/P[8]
                         net (fo=2, routed)           0.799    12.248    game_/collide_dot_return1_n_97
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_C[8]_P[4])
                                                      1.820    14.068 r  game_/collide_dot_return0/P[4]
                         net (fo=1, routed)           0.998    15.066    game_/collide_dot_return0_n_101
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.124    15.190 f  game_/velocity_y[9]_i_24/O
                         net (fo=3, routed)           0.313    15.503    game_/velocity_y[9]_i_24_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I0_O)        0.124    15.627 f  game_/velocity_y[9]_i_9/O
                         net (fo=14, routed)          0.621    16.249    game_/velocity_y[9]_i_9_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.124    16.373 r  game_/velocity_x[7]_i_5/O
                         net (fo=12, routed)          0.385    16.758    game_/velocity_x[7]_i_5_n_0
    SLICE_X11Y58         LUT5 (Prop_lut5_I1_O)        0.124    16.882 r  game_/ball_x[3]_i_5/O
                         net (fo=1, routed)           0.000    16.882    game_/ball_x[3]_i_5_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.432 r  game_/ball_x_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.432    game_/ball_x_reg[3]_i_2_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.745 r  game_/ball_x_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.295    18.040    game_/ball_x0[7]
    SLICE_X11Y61         LUT6 (Prop_lut6_I5_O)        0.306    18.346 r  game_/ball_x[7]_i_1/O
                         net (fo=1, routed)           0.000    18.346    game_/ball_x[7]_i_1_n_0
    SLICE_X11Y61         FDCE                                         r  game_/ball_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.521    14.959    game_/clk_IBUF_BUFG
    SLICE_X11Y61         FDCE                                         r  game_/ball_x_reg[7]/C
                         clock pessimism              0.276    15.235    
                         clock uncertainty           -0.035    15.199    
    SLICE_X11Y61         FDCE (Setup_fdce_C_D)        0.031    15.230    game_/ball_x_reg[7]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -18.346    
  -------------------------------------------------------------------
                         slack                                 -3.115    

Slack (VIOLATED) :        -3.095ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_x_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.112ns  (logic 9.091ns (69.334%)  route 4.021ns (30.666%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 14.960 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.645     5.263    game_/clk_IBUF_BUFG
    SLICE_X10Y56         FDCE                                         r  game_/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDCE (Prop_fdce_C_Q)         0.518     5.781 r  game_/ball_y_reg[4]/Q
                         net (fo=16, routed)          0.599     6.379    game_/ball_y_reg[8]_0[4]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_D[4]_P[8])
                                                      5.070    11.449 r  game_/collide_dot_return1/P[8]
                         net (fo=2, routed)           0.799    12.248    game_/collide_dot_return1_n_97
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_C[8]_P[4])
                                                      1.820    14.068 r  game_/collide_dot_return0/P[4]
                         net (fo=1, routed)           0.998    15.066    game_/collide_dot_return0_n_101
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.124    15.190 f  game_/velocity_y[9]_i_24/O
                         net (fo=3, routed)           0.313    15.503    game_/velocity_y[9]_i_24_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I0_O)        0.124    15.627 f  game_/velocity_y[9]_i_9/O
                         net (fo=14, routed)          0.621    16.249    game_/velocity_y[9]_i_9_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.124    16.373 r  game_/velocity_x[7]_i_5/O
                         net (fo=12, routed)          0.385    16.758    game_/velocity_x[7]_i_5_n_0
    SLICE_X11Y58         LUT5 (Prop_lut5_I1_O)        0.124    16.882 r  game_/ball_x[3]_i_5/O
                         net (fo=1, routed)           0.000    16.882    game_/ball_x[3]_i_5_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.432 r  game_/ball_x_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.432    game_/ball_x_reg[3]_i_2_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.766 r  game_/ball_x_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.306    18.072    game_/ball_x0[5]
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.303    18.375 r  game_/ball_x[5]_i_1/O
                         net (fo=1, routed)           0.000    18.375    game_/ball_x[5]_i_1_n_0
    SLICE_X10Y60         FDCE                                         r  game_/ball_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.522    14.960    game_/clk_IBUF_BUFG
    SLICE_X10Y60         FDCE                                         r  game_/ball_x_reg[5]/C
                         clock pessimism              0.276    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X10Y60         FDCE (Setup_fdce_C_D)        0.079    15.279    game_/ball_x_reg[5]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -18.375    
  -------------------------------------------------------------------
                         slack                                 -3.095    

Slack (VIOLATED) :        -3.090ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_y_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.110ns  (logic 8.631ns (65.836%)  route 4.479ns (34.164%))
  Logic Levels:           8  (CARRY4=1 DSP48E1=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 14.961 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.645     5.263    game_/clk_IBUF_BUFG
    SLICE_X10Y56         FDCE                                         r  game_/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDCE (Prop_fdce_C_Q)         0.518     5.781 r  game_/ball_y_reg[4]/Q
                         net (fo=16, routed)          0.599     6.379    game_/ball_y_reg[8]_0[4]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_D[4]_P[8])
                                                      5.070    11.449 r  game_/collide_dot_return1/P[8]
                         net (fo=2, routed)           0.799    12.248    game_/collide_dot_return1_n_97
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_C[8]_P[4])
                                                      1.820    14.068 f  game_/collide_dot_return0/P[4]
                         net (fo=1, routed)           0.998    15.066    game_/collide_dot_return0_n_101
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.124    15.190 r  game_/velocity_y[9]_i_24/O
                         net (fo=3, routed)           0.313    15.503    game_/velocity_y[9]_i_24_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I0_O)        0.124    15.627 r  game_/velocity_y[9]_i_9/O
                         net (fo=14, routed)          0.715    16.342    game_/velocity_y[9]_i_9_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I0_O)        0.124    16.466 r  game_/velocity_y[9]_i_14/O
                         net (fo=2, routed)           0.749    17.215    game_/velocity_y[9]_i_14_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I3_O)        0.124    17.339 r  game_/ball_y[9]_i_4_comp_1/O
                         net (fo=1, routed)           0.000    17.339    game_/ball_y[9]_i_4_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.763 r  game_/ball_y_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.307    18.070    game_/ball_y0[9]
    SLICE_X10Y58         LUT6 (Prop_lut6_I5_O)        0.303    18.373 r  game_/ball_y[9]_i_1/O
                         net (fo=1, routed)           0.000    18.373    game_/ball_y[9]_i_1_n_0
    SLICE_X10Y58         FDCE                                         r  game_/ball_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.523    14.961    game_/clk_IBUF_BUFG
    SLICE_X10Y58         FDCE                                         r  game_/ball_y_reg[9]/C
                         clock pessimism              0.276    15.237    
                         clock uncertainty           -0.035    15.201    
    SLICE_X10Y58         FDCE (Setup_fdce_C_D)        0.081    15.282    game_/ball_y_reg[9]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -18.373    
  -------------------------------------------------------------------
                         slack                                 -3.090    

Slack (VIOLATED) :        -3.025ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_x_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.991ns  (logic 8.975ns (69.086%)  route 4.016ns (30.914%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.645     5.263    game_/clk_IBUF_BUFG
    SLICE_X10Y56         FDCE                                         r  game_/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDCE (Prop_fdce_C_Q)         0.518     5.781 r  game_/ball_y_reg[4]/Q
                         net (fo=16, routed)          0.599     6.379    game_/ball_y_reg[8]_0[4]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_D[4]_P[8])
                                                      5.070    11.449 r  game_/collide_dot_return1/P[8]
                         net (fo=2, routed)           0.799    12.248    game_/collide_dot_return1_n_97
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_C[8]_P[4])
                                                      1.820    14.068 r  game_/collide_dot_return0/P[4]
                         net (fo=1, routed)           0.998    15.066    game_/collide_dot_return0_n_101
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.124    15.190 f  game_/velocity_y[9]_i_24/O
                         net (fo=3, routed)           0.313    15.503    game_/velocity_y[9]_i_24_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I0_O)        0.124    15.627 f  game_/velocity_y[9]_i_9/O
                         net (fo=14, routed)          0.621    16.249    game_/velocity_y[9]_i_9_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.124    16.373 r  game_/velocity_x[7]_i_5/O
                         net (fo=12, routed)          0.385    16.758    game_/velocity_x[7]_i_5_n_0
    SLICE_X11Y58         LUT5 (Prop_lut5_I1_O)        0.124    16.882 r  game_/ball_x[3]_i_5/O
                         net (fo=1, routed)           0.000    16.882    game_/ball_x[3]_i_5_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.432 r  game_/ball_x_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.432    game_/ball_x_reg[3]_i_2_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.654 r  game_/ball_x_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.301    17.955    game_/ball_x0[4]
    SLICE_X11Y61         LUT6 (Prop_lut6_I5_O)        0.299    18.254 r  game_/ball_x[4]_i_1/O
                         net (fo=1, routed)           0.000    18.254    game_/ball_x[4]_i_1_n_0
    SLICE_X11Y61         FDPE                                         r  game_/ball_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.521    14.959    game_/clk_IBUF_BUFG
    SLICE_X11Y61         FDPE                                         r  game_/ball_x_reg[4]/C
                         clock pessimism              0.276    15.235    
                         clock uncertainty           -0.035    15.199    
    SLICE_X11Y61         FDPE (Setup_fdpe_C_D)        0.029    15.228    game_/ball_x_reg[4]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                         -18.254    
  -------------------------------------------------------------------
                         slack                                 -3.025    

Slack (VIOLATED) :        -3.023ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.883ns  (logic 8.662ns (67.236%)  route 4.221ns (32.764%))
  Logic Levels:           7  (CARRY4=1 DSP48E1=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.645     5.263    game_/clk_IBUF_BUFG
    SLICE_X10Y56         FDCE                                         r  game_/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDCE (Prop_fdce_C_Q)         0.518     5.781 r  game_/ball_y_reg[4]/Q
                         net (fo=16, routed)          0.599     6.379    game_/ball_y_reg[8]_0[4]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_D[4]_P[8])
                                                      5.070    11.449 r  game_/collide_dot_return1/P[8]
                         net (fo=2, routed)           0.799    12.248    game_/collide_dot_return1_n_97
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_C[8]_P[4])
                                                      1.820    14.068 f  game_/collide_dot_return0/P[4]
                         net (fo=1, routed)           0.998    15.066    game_/collide_dot_return0_n_101
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.124    15.190 r  game_/velocity_y[9]_i_24/O
                         net (fo=3, routed)           0.313    15.503    game_/velocity_y[9]_i_24_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I0_O)        0.124    15.627 r  game_/velocity_y[9]_i_9/O
                         net (fo=14, routed)          0.810    16.437    game_/velocity_y[9]_i_9_n_0
    SLICE_X11Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.561 r  game_/ball_y[3]_i_5_comp/O
                         net (fo=1, routed)           0.000    16.561    game_/ball_y[3]_i_5_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.141 r  game_/ball_y_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.363    17.504    game_/ball_y0[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I5_O)        0.302    17.806 r  game_/ball_y[2]_i_1/O
                         net (fo=1, routed)           0.339    18.146    game_/ball_y[2]_i_1_n_0
    SLICE_X9Y55          FDCE                                         r  game_/ball_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.521    14.959    game_/clk_IBUF_BUFG
    SLICE_X9Y55          FDCE                                         r  game_/ball_y_reg[2]/C
                         clock pessimism              0.260    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X9Y55          FDCE (Setup_fdce_C_D)       -0.061    15.122    game_/ball_y_reg[2]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -18.146    
  -------------------------------------------------------------------
                         slack                                 -3.023    

Slack (VIOLATED) :        -2.999ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_x_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.017ns  (logic 8.995ns (69.104%)  route 4.022ns (30.896%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 14.961 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.645     5.263    game_/clk_IBUF_BUFG
    SLICE_X10Y56         FDCE                                         r  game_/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDCE (Prop_fdce_C_Q)         0.518     5.781 r  game_/ball_y_reg[4]/Q
                         net (fo=16, routed)          0.599     6.379    game_/ball_y_reg[8]_0[4]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_D[4]_P[8])
                                                      5.070    11.449 r  game_/collide_dot_return1/P[8]
                         net (fo=2, routed)           0.799    12.248    game_/collide_dot_return1_n_97
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_C[8]_P[4])
                                                      1.820    14.068 r  game_/collide_dot_return0/P[4]
                         net (fo=1, routed)           0.998    15.066    game_/collide_dot_return0_n_101
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.124    15.190 f  game_/velocity_y[9]_i_24/O
                         net (fo=3, routed)           0.313    15.503    game_/velocity_y[9]_i_24_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I0_O)        0.124    15.627 f  game_/velocity_y[9]_i_9/O
                         net (fo=14, routed)          0.621    16.249    game_/velocity_y[9]_i_9_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.124    16.373 r  game_/velocity_x[7]_i_5/O
                         net (fo=12, routed)          0.385    16.758    game_/velocity_x[7]_i_5_n_0
    SLICE_X11Y58         LUT5 (Prop_lut5_I1_O)        0.124    16.882 r  game_/ball_x[3]_i_5/O
                         net (fo=1, routed)           0.000    16.882    game_/ball_x[3]_i_5_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.432 r  game_/ball_x_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.432    game_/ball_x_reg[3]_i_2_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.671 r  game_/ball_x_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.307    17.977    game_/ball_x0[6]
    SLICE_X10Y58         LUT6 (Prop_lut6_I5_O)        0.302    18.279 r  game_/ball_x[6]_i_1/O
                         net (fo=1, routed)           0.000    18.279    game_/ball_x[6]_i_1_n_0
    SLICE_X10Y58         FDPE                                         r  game_/ball_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.523    14.961    game_/clk_IBUF_BUFG
    SLICE_X10Y58         FDPE                                         r  game_/ball_x_reg[6]/C
                         clock pessimism              0.276    15.237    
                         clock uncertainty           -0.035    15.201    
    SLICE_X10Y58         FDPE (Setup_fdpe_C_D)        0.079    15.280    game_/ball_x_reg[6]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -18.279    
  -------------------------------------------------------------------
                         slack                                 -2.999    

Slack (VIOLATED) :        -2.927ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_y_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.943ns  (logic 8.975ns (69.344%)  route 3.968ns (30.656%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 14.961 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.645     5.263    game_/clk_IBUF_BUFG
    SLICE_X10Y56         FDCE                                         r  game_/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDCE (Prop_fdce_C_Q)         0.518     5.781 r  game_/ball_y_reg[4]/Q
                         net (fo=16, routed)          0.599     6.379    game_/ball_y_reg[8]_0[4]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_D[4]_P[8])
                                                      5.070    11.449 r  game_/collide_dot_return1/P[8]
                         net (fo=2, routed)           0.799    12.248    game_/collide_dot_return1_n_97
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_C[8]_P[4])
                                                      1.820    14.068 f  game_/collide_dot_return0/P[4]
                         net (fo=1, routed)           0.998    15.066    game_/collide_dot_return0_n_101
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.124    15.190 r  game_/velocity_y[9]_i_24/O
                         net (fo=3, routed)           0.313    15.503    game_/velocity_y[9]_i_24_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I0_O)        0.124    15.627 r  game_/velocity_y[9]_i_9/O
                         net (fo=14, routed)          0.585    16.212    game_/velocity_y[9]_i_9_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I5_O)        0.124    16.336 r  game_/velocity_y[9]_i_17/O
                         net (fo=17, routed)          0.364    16.701    game_/velocity_y[9]_i_17_n_0
    SLICE_X11Y56         LUT4 (Prop_lut4_I2_O)        0.124    16.825 r  game_/ball_y[7]_i_5/O
                         net (fo=1, routed)           0.000    16.825    game_/ball_y[7]_i_5_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.375 r  game_/ball_y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.375    game_/ball_y_reg[7]_i_2_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.597 r  game_/ball_y_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.310    17.907    game_/ball_y0[8]
    SLICE_X10Y58         LUT6 (Prop_lut6_I5_O)        0.299    18.206 r  game_/ball_y[8]_i_1/O
                         net (fo=1, routed)           0.000    18.206    game_/ball_y[8]_i_1_n_0
    SLICE_X10Y58         FDPE                                         r  game_/ball_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.523    14.961    game_/clk_IBUF_BUFG
    SLICE_X10Y58         FDPE                                         r  game_/ball_y_reg[8]/C
                         clock pessimism              0.276    15.237    
                         clock uncertainty           -0.035    15.201    
    SLICE_X10Y58         FDPE (Setup_fdpe_C_D)        0.077    15.278    game_/ball_y_reg[8]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -18.206    
  -------------------------------------------------------------------
                         slack                                 -2.927    

Slack (VIOLATED) :        -2.918ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/ball_x_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.868ns  (logic 8.850ns (68.774%)  route 4.018ns (31.226%))
  Logic Levels:           8  (CARRY4=1 DSP48E1=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 14.958 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.645     5.263    game_/clk_IBUF_BUFG
    SLICE_X10Y56         FDCE                                         r  game_/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDCE (Prop_fdce_C_Q)         0.518     5.781 r  game_/ball_y_reg[4]/Q
                         net (fo=16, routed)          0.599     6.379    game_/ball_y_reg[8]_0[4]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_D[4]_P[8])
                                                      5.070    11.449 r  game_/collide_dot_return1/P[8]
                         net (fo=2, routed)           0.799    12.248    game_/collide_dot_return1_n_97
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_C[8]_P[4])
                                                      1.820    14.068 r  game_/collide_dot_return0/P[4]
                         net (fo=1, routed)           0.998    15.066    game_/collide_dot_return0_n_101
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.124    15.190 f  game_/velocity_y[9]_i_24/O
                         net (fo=3, routed)           0.313    15.503    game_/velocity_y[9]_i_24_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I0_O)        0.124    15.627 f  game_/velocity_y[9]_i_9/O
                         net (fo=14, routed)          0.621    16.249    game_/velocity_y[9]_i_9_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.124    16.373 r  game_/velocity_x[7]_i_5/O
                         net (fo=12, routed)          0.385    16.758    game_/velocity_x[7]_i_5_n_0
    SLICE_X11Y58         LUT5 (Prop_lut5_I1_O)        0.124    16.882 r  game_/ball_x[3]_i_5/O
                         net (fo=1, routed)           0.000    16.882    game_/ball_x[3]_i_5_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.522 r  game_/ball_x_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.303    17.825    game_/ball_x0[3]
    SLICE_X9Y58          LUT6 (Prop_lut6_I5_O)        0.306    18.131 r  game_/ball_x[3]_i_1/O
                         net (fo=1, routed)           0.000    18.131    game_/ball_x[3]_i_1_n_0
    SLICE_X9Y58          FDPE                                         r  game_/ball_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.520    14.958    game_/clk_IBUF_BUFG
    SLICE_X9Y58          FDPE                                         r  game_/ball_x_reg[3]/C
                         clock pessimism              0.260    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X9Y58          FDPE (Setup_fdpe_C_D)        0.031    15.213    game_/ball_x_reg[3]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -18.131    
  -------------------------------------------------------------------
                         slack                                 -2.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 game_/score_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_/temp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.590     1.524    game_/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  game_/score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  game_/score_reg[2]/Q
                         net (fo=2, routed)           0.068     1.734    led_/score[2]
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.045     1.779 r  led_/temp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.779    led_/temp[2]_i_1_n_0
    SLICE_X2Y76          FDCE                                         r  led_/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.860     2.040    led_/clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  led_/temp_reg[2]/C
                         clock pessimism             -0.503     1.537    
    SLICE_X2Y76          FDCE (Hold_fdce_C_D)         0.120     1.657    led_/temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 game_/cnt_200ms_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/tick_200ms_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.601     1.535    game_/clk_IBUF_BUFG
    SLICE_X3Y58          FDCE                                         r  game_/cnt_200ms_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDCE (Prop_fdce_C_Q)         0.141     1.676 r  game_/cnt_200ms_reg[1]/Q
                         net (fo=2, routed)           0.098     1.775    game_/cnt_200ms[1]
    SLICE_X2Y58          LUT5 (Prop_lut5_I2_O)        0.045     1.820 r  game_/tick_200ms_i_1/O
                         net (fo=1, routed)           0.000     1.820    game_/tick_200ms_i_1_n_0
    SLICE_X2Y58          FDCE                                         r  game_/tick_200ms_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.874     2.054    game_/clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  game_/tick_200ms_reg/C
                         clock pessimism             -0.506     1.548    
    SLICE_X2Y58          FDCE (Hold_fdce_C_D)         0.120     1.668    game_/tick_200ms_reg
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game_/score_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_/temp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.592     1.526    game_/clk_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  game_/score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.141     1.667 r  game_/score_reg[4]/Q
                         net (fo=2, routed)           0.099     1.767    led_/score[4]
    SLICE_X2Y77          LUT6 (Prop_lut6_I0_O)        0.045     1.812 r  led_/temp[4]_i_1/O
                         net (fo=1, routed)           0.000     1.812    led_/temp[4]_i_1_n_0
    SLICE_X2Y77          FDCE                                         r  led_/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.862     2.042    led_/clk_IBUF_BUFG
    SLICE_X2Y77          FDCE                                         r  led_/temp_reg[4]/C
                         clock pessimism             -0.503     1.539    
    SLICE_X2Y77          FDCE (Hold_fdce_C_D)         0.120     1.659    led_/temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 tick_/cnt_50ms_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_50ms_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.601%)  route 0.106ns (36.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.592     1.526    tick_/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  tick_/cnt_50ms_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.667 r  tick_/cnt_50ms_reg[0]/Q
                         net (fo=7, routed)           0.106     1.774    tick_/cnt_50ms_reg_n_0_[0]
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.045     1.819 r  tick_/cnt_50ms[5]_i_1/O
                         net (fo=1, routed)           0.000     1.819    tick_/cnt_50ms[5]
    SLICE_X1Y77          FDCE                                         r  tick_/cnt_50ms_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.862     2.042    tick_/clk_IBUF_BUFG
    SLICE_X1Y77          FDCE                                         r  tick_/cnt_50ms_reg[5]/C
                         clock pessimism             -0.503     1.539    
    SLICE_X1Y77          FDCE (Hold_fdce_C_D)         0.092     1.631    tick_/cnt_50ms_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 game_/score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_/temp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.143%)  route 0.151ns (44.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.592     1.526    game_/clk_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  game_/score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.141     1.667 r  game_/score_reg[5]/Q
                         net (fo=2, routed)           0.151     1.819    led_/score[5]
    SLICE_X2Y77          LUT6 (Prop_lut6_I0_O)        0.045     1.864 r  led_/temp[5]_i_1/O
                         net (fo=1, routed)           0.000     1.864    led_/temp[5]_i_1_n_0
    SLICE_X2Y77          FDCE                                         r  led_/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.862     2.042    led_/clk_IBUF_BUFG
    SLICE_X2Y77          FDCE                                         r  led_/temp_reg[5]/C
                         clock pessimism             -0.503     1.539    
    SLICE_X2Y77          FDCE (Hold_fdce_C_D)         0.121     1.660    led_/temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 tick_/cnt_50ms_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_50ms_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.843%)  route 0.130ns (41.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.592     1.526    tick_/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  tick_/cnt_50ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.667 r  tick_/cnt_50ms_reg[2]/Q
                         net (fo=6, routed)           0.130     1.797    tick_/cnt_50ms_reg_n_0_[2]
    SLICE_X1Y77          LUT6 (Prop_lut6_I2_O)        0.045     1.842 r  tick_/cnt_50ms[1]_i_1/O
                         net (fo=1, routed)           0.000     1.842    tick_/cnt_50ms[1]
    SLICE_X1Y77          FDCE                                         r  tick_/cnt_50ms_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.862     2.042    tick_/clk_IBUF_BUFG
    SLICE_X1Y77          FDCE                                         r  tick_/cnt_50ms_reg[1]/C
                         clock pessimism             -0.503     1.539    
    SLICE_X1Y77          FDCE (Hold_fdce_C_D)         0.091     1.630    tick_/cnt_50ms_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 tick_/cnt_50ms_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_50ms_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.657%)  route 0.131ns (41.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.592     1.526    tick_/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  tick_/cnt_50ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.667 r  tick_/cnt_50ms_reg[2]/Q
                         net (fo=6, routed)           0.131     1.798    tick_/cnt_50ms_reg_n_0_[2]
    SLICE_X1Y77          LUT6 (Prop_lut6_I2_O)        0.045     1.843 r  tick_/cnt_50ms[4]_i_1/O
                         net (fo=1, routed)           0.000     1.843    tick_/cnt_50ms[4]
    SLICE_X1Y77          FDCE                                         r  tick_/cnt_50ms_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.862     2.042    tick_/clk_IBUF_BUFG
    SLICE_X1Y77          FDCE                                         r  tick_/cnt_50ms_reg[4]/C
                         clock pessimism             -0.503     1.539    
    SLICE_X1Y77          FDCE (Hold_fdce_C_D)         0.092     1.631    tick_/cnt_50ms_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 game_/score_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_/temp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.073%)  route 0.178ns (48.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.592     1.526    game_/clk_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  game_/score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.141     1.667 r  game_/score_reg[7]/Q
                         net (fo=2, routed)           0.178     1.845    led_/score[7]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.045     1.890 r  led_/temp[7]_i_1/O
                         net (fo=1, routed)           0.000     1.890    led_/temp[7]_i_1_n_0
    SLICE_X2Y79          FDCE                                         r  led_/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.864     2.044    led_/clk_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  led_/temp_reg[7]/C
                         clock pessimism             -0.503     1.541    
    SLICE_X2Y79          FDCE (Hold_fdce_C_D)         0.120     1.661    led_/temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 game_/score_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_/temp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.264%)  route 0.170ns (47.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.592     1.526    game_/clk_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  game_/score_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.141     1.667 r  game_/score_reg[6]/Q
                         net (fo=2, routed)           0.170     1.837    led_/score[6]
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.045     1.882 r  led_/temp[6]_i_1/O
                         net (fo=1, routed)           0.000     1.882    led_/temp[6]_i_1_n_0
    SLICE_X4Y78          FDCE                                         r  led_/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.860     2.040    led_/clk_IBUF_BUFG
    SLICE_X4Y78          FDCE                                         r  led_/temp_reg[6]/C
                         clock pessimism             -0.480     1.560    
    SLICE_X4Y78          FDCE (Hold_fdce_C_D)         0.091     1.651    led_/temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 tick_/tick_50ms_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_/temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.745%)  route 0.212ns (53.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.591     1.525    tick_/clk_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  tick_/tick_50ms_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDCE (Prop_fdce_C_Q)         0.141     1.666 r  tick_/tick_50ms_reg/Q
                         net (fo=49, routed)          0.212     1.878    led_/tick_50ms
    SLICE_X2Y76          LUT6 (Prop_lut6_I4_O)        0.045     1.923 r  led_/temp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.923    led_/temp[0]_i_1_n_0
    SLICE_X2Y76          FDCE                                         r  led_/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.860     2.040    led_/clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  led_/temp_reg[0]/C
                         clock pessimism             -0.480     1.560    
    SLICE_X2Y76          FDCE (Hold_fdce_C_D)         0.121     1.681    led_/temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y58   game_/ball_x_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y57   game_/ball_x_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y57   game_/ball_x_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X9Y58    game_/ball_x_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X11Y61   game_/ball_x_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y60   game_/ball_x_reg[5]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X10Y58   game_/ball_x_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y61   game_/ball_x_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y62   game_/ball_x_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y58   game_/ball_x_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y58   game_/ball_x_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y57   game_/ball_x_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y57   game_/ball_x_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y57   game_/ball_x_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y57   game_/ball_x_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y58    game_/ball_x_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y58    game_/ball_x_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X11Y61   game_/ball_x_reg[4]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X11Y61   game_/ball_x_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y58   game_/ball_x_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y58   game_/ball_x_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y57   game_/ball_x_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y57   game_/ball_x_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y57   game_/ball_x_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y57   game_/ball_x_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y58    game_/ball_x_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y58    game_/ball_x_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X11Y61   game_/ball_x_reg[4]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X11Y61   game_/ball_x_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            debug_btn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.740ns  (logic 5.124ns (58.625%)  route 3.616ns (41.375%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  btn_throw_IBUF_inst/O
                         net (fo=26, routed)          3.616     5.119    debug_btn_OBUF
    AB22                 OBUF (Prop_obuf_I_O)         3.620     8.740 r  debug_btn_OBUF_inst/O
                         net (fo=0)                   0.000     8.740    debug_btn
    AB22                                                              r  debug_btn (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            debug_btn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.692ns  (logic 1.591ns (59.104%)  route 1.101ns (40.896%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=26, routed)          1.101     1.372    debug_btn_OBUF
    AB22                 OBUF (Prop_obuf_I_O)         1.320     2.692 r  debug_btn_OBUF_inst/O
                         net (fo=0)                   0.000     2.692    debug_btn
    AB22                                                              r  debug_btn (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.356ns  (logic 13.759ns (45.327%)  route 16.597ns (54.673%))
  Logic Levels:           18  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.718     5.336    vga_/clk_IBUF_BUFG
    SLICE_X3Y63          FDCE                                         r  vga_/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDCE (Prop_fdce_C_Q)         0.419     5.755 r  vga_/v_count_reg_reg[7]/Q
                         net (fo=28, routed)          2.266     8.020    vga_/v_count_reg_reg_n_0_[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I1_O)        0.297     8.317 r  vga_/red3_i_13/O
                         net (fo=1, routed)           0.000     8.317    vga_/red3_i_13_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.867 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.867    vga_/red3_i_2_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.106 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.889    10.996    drawer_/O[2]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.029    15.025 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.027    drawer_/red3__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    16.545 r  drawer_/red3__1/P[4]
                         net (fo=2, routed)           1.417    17.962    drawer_/red3__1_n_101
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.124    18.086 r  drawer_/red_OBUF[1]_inst_i_100/O
                         net (fo=1, routed)           0.000    18.086    drawer_/red_OBUF[1]_inst_i_100_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.619 r  drawer_/red_OBUF[1]_inst_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.619    drawer_/red_OBUF[1]_inst_i_86_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.934 r  drawer_/red_OBUF[1]_inst_i_77/O[3]
                         net (fo=1, routed)           1.142    20.076    drawer_/red_OBUF[1]_inst_i_77_n_4
    SLICE_X13Y81         LUT2 (Prop_lut2_I1_O)        0.307    20.383 r  drawer_/red_OBUF[1]_inst_i_54/O
                         net (fo=1, routed)           0.000    20.383    drawer_/red_OBUF[1]_inst_i_54_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.784 r  drawer_/red_OBUF[1]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.784    drawer_/red_OBUF[1]_inst_i_31_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.097 f  drawer_/red_OBUF[1]_inst_i_29/O[3]
                         net (fo=1, routed)           0.813    21.910    drawer_/red_OBUF[1]_inst_i_29_n_4
    SLICE_X14Y81         LUT4 (Prop_lut4_I1_O)        0.306    22.216 f  drawer_/red_OBUF[1]_inst_i_52/O
                         net (fo=1, routed)           0.669    22.884    drawer_/red_OBUF[1]_inst_i_52_n_0
    SLICE_X12Y80         LUT5 (Prop_lut5_I4_O)        0.124    23.008 f  drawer_/red_OBUF[1]_inst_i_30/O
                         net (fo=1, routed)           0.954    23.963    drawer_/red_OBUF[1]_inst_i_30_n_0
    SLICE_X14Y78         LUT6 (Prop_lut6_I5_O)        0.124    24.087 f  drawer_/red_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.806    24.893    drawer_/red_OBUF[1]_inst_i_11_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I4_O)        0.124    25.017 r  drawer_/red_OBUF[1]_inst_i_3/O
                         net (fo=6, routed)           1.453    26.469    vga_/blue[2]
    SLICE_X5Y67          LUT6 (Prop_lut6_I0_O)        0.124    26.593 r  vga_/red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.314    27.907    vga_/red_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y70          LUT3 (Prop_lut3_I1_O)        0.152    28.059 r  vga_/red_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.873    31.931    red_OBUF[2]
    G18                  OBUF (Prop_obuf_I_O)         3.760    35.692 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    35.692    red[3]
    G18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.312ns  (logic 13.758ns (45.388%)  route 16.554ns (54.612%))
  Logic Levels:           18  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.718     5.336    vga_/clk_IBUF_BUFG
    SLICE_X3Y63          FDCE                                         r  vga_/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDCE (Prop_fdce_C_Q)         0.419     5.755 r  vga_/v_count_reg_reg[7]/Q
                         net (fo=28, routed)          2.266     8.020    vga_/v_count_reg_reg_n_0_[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I1_O)        0.297     8.317 r  vga_/red3_i_13/O
                         net (fo=1, routed)           0.000     8.317    vga_/red3_i_13_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.867 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.867    vga_/red3_i_2_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.106 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.889    10.996    drawer_/O[2]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.029    15.025 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.027    drawer_/red3__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    16.545 r  drawer_/red3__1/P[4]
                         net (fo=2, routed)           1.417    17.962    drawer_/red3__1_n_101
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.124    18.086 r  drawer_/red_OBUF[1]_inst_i_100/O
                         net (fo=1, routed)           0.000    18.086    drawer_/red_OBUF[1]_inst_i_100_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.619 r  drawer_/red_OBUF[1]_inst_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.619    drawer_/red_OBUF[1]_inst_i_86_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.934 r  drawer_/red_OBUF[1]_inst_i_77/O[3]
                         net (fo=1, routed)           1.142    20.076    drawer_/red_OBUF[1]_inst_i_77_n_4
    SLICE_X13Y81         LUT2 (Prop_lut2_I1_O)        0.307    20.383 r  drawer_/red_OBUF[1]_inst_i_54/O
                         net (fo=1, routed)           0.000    20.383    drawer_/red_OBUF[1]_inst_i_54_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.784 r  drawer_/red_OBUF[1]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.784    drawer_/red_OBUF[1]_inst_i_31_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.097 f  drawer_/red_OBUF[1]_inst_i_29/O[3]
                         net (fo=1, routed)           0.813    21.910    drawer_/red_OBUF[1]_inst_i_29_n_4
    SLICE_X14Y81         LUT4 (Prop_lut4_I1_O)        0.306    22.216 f  drawer_/red_OBUF[1]_inst_i_52/O
                         net (fo=1, routed)           0.669    22.884    drawer_/red_OBUF[1]_inst_i_52_n_0
    SLICE_X12Y80         LUT5 (Prop_lut5_I4_O)        0.124    23.008 f  drawer_/red_OBUF[1]_inst_i_30/O
                         net (fo=1, routed)           0.954    23.963    drawer_/red_OBUF[1]_inst_i_30_n_0
    SLICE_X14Y78         LUT6 (Prop_lut6_I5_O)        0.124    24.087 f  drawer_/red_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.806    24.893    drawer_/red_OBUF[1]_inst_i_11_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I4_O)        0.124    25.017 r  drawer_/red_OBUF[1]_inst_i_3/O
                         net (fo=6, routed)           1.453    26.469    vga_/blue[2]
    SLICE_X5Y67          LUT6 (Prop_lut6_I0_O)        0.124    26.593 r  vga_/red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.314    27.907    vga_/red_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y70          LUT3 (Prop_lut3_I1_O)        0.152    28.059 r  vga_/red_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.830    31.889    red_OBUF[2]
    H18                  OBUF (Prop_obuf_I_O)         3.759    35.647 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    35.647    red[2]
    H18                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.169ns  (logic 13.738ns (45.536%)  route 16.431ns (54.464%))
  Logic Levels:           18  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.718     5.336    vga_/clk_IBUF_BUFG
    SLICE_X3Y63          FDCE                                         r  vga_/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDCE (Prop_fdce_C_Q)         0.419     5.755 r  vga_/v_count_reg_reg[7]/Q
                         net (fo=28, routed)          2.266     8.020    vga_/v_count_reg_reg_n_0_[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I1_O)        0.297     8.317 r  vga_/red3_i_13/O
                         net (fo=1, routed)           0.000     8.317    vga_/red3_i_13_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.867 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.867    vga_/red3_i_2_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.106 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.889    10.996    drawer_/O[2]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.029    15.025 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.027    drawer_/red3__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    16.545 r  drawer_/red3__1/P[4]
                         net (fo=2, routed)           1.417    17.962    drawer_/red3__1_n_101
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.124    18.086 r  drawer_/red_OBUF[1]_inst_i_100/O
                         net (fo=1, routed)           0.000    18.086    drawer_/red_OBUF[1]_inst_i_100_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.619 r  drawer_/red_OBUF[1]_inst_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.619    drawer_/red_OBUF[1]_inst_i_86_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.934 r  drawer_/red_OBUF[1]_inst_i_77/O[3]
                         net (fo=1, routed)           1.142    20.076    drawer_/red_OBUF[1]_inst_i_77_n_4
    SLICE_X13Y81         LUT2 (Prop_lut2_I1_O)        0.307    20.383 r  drawer_/red_OBUF[1]_inst_i_54/O
                         net (fo=1, routed)           0.000    20.383    drawer_/red_OBUF[1]_inst_i_54_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.784 r  drawer_/red_OBUF[1]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.784    drawer_/red_OBUF[1]_inst_i_31_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.097 f  drawer_/red_OBUF[1]_inst_i_29/O[3]
                         net (fo=1, routed)           0.813    21.910    drawer_/red_OBUF[1]_inst_i_29_n_4
    SLICE_X14Y81         LUT4 (Prop_lut4_I1_O)        0.306    22.216 f  drawer_/red_OBUF[1]_inst_i_52/O
                         net (fo=1, routed)           0.669    22.884    drawer_/red_OBUF[1]_inst_i_52_n_0
    SLICE_X12Y80         LUT5 (Prop_lut5_I4_O)        0.124    23.008 f  drawer_/red_OBUF[1]_inst_i_30/O
                         net (fo=1, routed)           0.954    23.963    drawer_/red_OBUF[1]_inst_i_30_n_0
    SLICE_X14Y78         LUT6 (Prop_lut6_I5_O)        0.124    24.087 f  drawer_/red_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.806    24.893    drawer_/red_OBUF[1]_inst_i_11_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I4_O)        0.124    25.017 r  drawer_/red_OBUF[1]_inst_i_3/O
                         net (fo=6, routed)           1.453    26.469    vga_/blue[2]
    SLICE_X5Y67          LUT6 (Prop_lut6_I0_O)        0.124    26.593 r  vga_/red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.930    27.523    vga_/red_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y70          LUT4 (Prop_lut4_I0_O)        0.119    27.642 r  vga_/red_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           4.091    31.733    red_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.772    35.505 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    35.505    red[1]
    G17                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.163ns  (logic 13.724ns (45.498%)  route 16.440ns (54.502%))
  Logic Levels:           18  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.718     5.336    vga_/clk_IBUF_BUFG
    SLICE_X3Y63          FDCE                                         r  vga_/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDCE (Prop_fdce_C_Q)         0.419     5.755 r  vga_/v_count_reg_reg[7]/Q
                         net (fo=28, routed)          2.266     8.020    vga_/v_count_reg_reg_n_0_[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I1_O)        0.297     8.317 r  vga_/red3_i_13/O
                         net (fo=1, routed)           0.000     8.317    vga_/red3_i_13_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.867 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.867    vga_/red3_i_2_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.106 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.889    10.996    drawer_/O[2]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.029    15.025 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.027    drawer_/red3__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    16.545 r  drawer_/red3__1/P[4]
                         net (fo=2, routed)           1.417    17.962    drawer_/red3__1_n_101
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.124    18.086 r  drawer_/red_OBUF[1]_inst_i_100/O
                         net (fo=1, routed)           0.000    18.086    drawer_/red_OBUF[1]_inst_i_100_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.619 r  drawer_/red_OBUF[1]_inst_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.619    drawer_/red_OBUF[1]_inst_i_86_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.934 r  drawer_/red_OBUF[1]_inst_i_77/O[3]
                         net (fo=1, routed)           1.142    20.076    drawer_/red_OBUF[1]_inst_i_77_n_4
    SLICE_X13Y81         LUT2 (Prop_lut2_I1_O)        0.307    20.383 r  drawer_/red_OBUF[1]_inst_i_54/O
                         net (fo=1, routed)           0.000    20.383    drawer_/red_OBUF[1]_inst_i_54_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.784 r  drawer_/red_OBUF[1]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.784    drawer_/red_OBUF[1]_inst_i_31_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.097 f  drawer_/red_OBUF[1]_inst_i_29/O[3]
                         net (fo=1, routed)           0.813    21.910    drawer_/red_OBUF[1]_inst_i_29_n_4
    SLICE_X14Y81         LUT4 (Prop_lut4_I1_O)        0.306    22.216 f  drawer_/red_OBUF[1]_inst_i_52/O
                         net (fo=1, routed)           0.669    22.884    drawer_/red_OBUF[1]_inst_i_52_n_0
    SLICE_X12Y80         LUT5 (Prop_lut5_I4_O)        0.124    23.008 f  drawer_/red_OBUF[1]_inst_i_30/O
                         net (fo=1, routed)           0.954    23.963    drawer_/red_OBUF[1]_inst_i_30_n_0
    SLICE_X14Y78         LUT6 (Prop_lut6_I5_O)        0.124    24.087 f  drawer_/red_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.806    24.893    drawer_/red_OBUF[1]_inst_i_11_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I4_O)        0.124    25.017 r  drawer_/red_OBUF[1]_inst_i_3/O
                         net (fo=6, routed)           1.453    26.469    vga_/blue[2]
    SLICE_X5Y67          LUT6 (Prop_lut6_I0_O)        0.124    26.593 r  vga_/red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.930    27.523    vga_/red_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y70          LUT4 (Prop_lut4_I0_O)        0.119    27.642 r  vga_/red_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           4.100    31.741    red_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.758    35.499 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    35.499    red[0]
    H17                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.900ns  (logic 13.386ns (46.320%)  route 15.514ns (53.680%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.718     5.336    vga_/clk_IBUF_BUFG
    SLICE_X3Y63          FDCE                                         r  vga_/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDCE (Prop_fdce_C_Q)         0.419     5.755 r  vga_/v_count_reg_reg[7]/Q
                         net (fo=28, routed)          2.266     8.020    vga_/v_count_reg_reg_n_0_[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I1_O)        0.297     8.317 r  vga_/red3_i_13/O
                         net (fo=1, routed)           0.000     8.317    vga_/red3_i_13_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.867 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.867    vga_/red3_i_2_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.106 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.889    10.996    drawer_/O[2]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.029    15.025 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.027    drawer_/red3__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    16.545 r  drawer_/red3__1/P[4]
                         net (fo=2, routed)           1.417    17.962    drawer_/red3__1_n_101
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.124    18.086 r  drawer_/red_OBUF[1]_inst_i_100/O
                         net (fo=1, routed)           0.000    18.086    drawer_/red_OBUF[1]_inst_i_100_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.619 r  drawer_/red_OBUF[1]_inst_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.619    drawer_/red_OBUF[1]_inst_i_86_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.934 r  drawer_/red_OBUF[1]_inst_i_77/O[3]
                         net (fo=1, routed)           1.142    20.076    drawer_/red_OBUF[1]_inst_i_77_n_4
    SLICE_X13Y81         LUT2 (Prop_lut2_I1_O)        0.307    20.383 r  drawer_/red_OBUF[1]_inst_i_54/O
                         net (fo=1, routed)           0.000    20.383    drawer_/red_OBUF[1]_inst_i_54_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.784 r  drawer_/red_OBUF[1]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.784    drawer_/red_OBUF[1]_inst_i_31_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.097 r  drawer_/red_OBUF[1]_inst_i_29/O[3]
                         net (fo=1, routed)           0.813    21.910    drawer_/red_OBUF[1]_inst_i_29_n_4
    SLICE_X14Y81         LUT4 (Prop_lut4_I1_O)        0.306    22.216 r  drawer_/red_OBUF[1]_inst_i_52/O
                         net (fo=1, routed)           0.669    22.884    drawer_/red_OBUF[1]_inst_i_52_n_0
    SLICE_X12Y80         LUT5 (Prop_lut5_I4_O)        0.124    23.008 r  drawer_/red_OBUF[1]_inst_i_30/O
                         net (fo=1, routed)           0.954    23.963    drawer_/red_OBUF[1]_inst_i_30_n_0
    SLICE_X14Y78         LUT6 (Prop_lut6_I5_O)        0.124    24.087 r  drawer_/red_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.806    24.893    drawer_/red_OBUF[1]_inst_i_11_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I4_O)        0.124    25.017 f  drawer_/red_OBUF[1]_inst_i_3/O
                         net (fo=6, routed)           1.708    26.724    vga_/blue[2]
    SLICE_X2Y70          LUT3 (Prop_lut3_I0_O)        0.124    26.848 r  vga_/green_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.848    30.696    green_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.539    34.236 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    34.236    green[0]
    J19                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.766ns  (logic 13.404ns (46.598%)  route 15.361ns (53.402%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.718     5.336    vga_/clk_IBUF_BUFG
    SLICE_X3Y63          FDCE                                         r  vga_/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDCE (Prop_fdce_C_Q)         0.419     5.755 r  vga_/v_count_reg_reg[7]/Q
                         net (fo=28, routed)          2.266     8.020    vga_/v_count_reg_reg_n_0_[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I1_O)        0.297     8.317 r  vga_/red3_i_13/O
                         net (fo=1, routed)           0.000     8.317    vga_/red3_i_13_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.867 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.867    vga_/red3_i_2_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.106 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.889    10.996    drawer_/O[2]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.029    15.025 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.027    drawer_/red3__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    16.545 r  drawer_/red3__1/P[4]
                         net (fo=2, routed)           1.417    17.962    drawer_/red3__1_n_101
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.124    18.086 r  drawer_/red_OBUF[1]_inst_i_100/O
                         net (fo=1, routed)           0.000    18.086    drawer_/red_OBUF[1]_inst_i_100_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.619 r  drawer_/red_OBUF[1]_inst_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.619    drawer_/red_OBUF[1]_inst_i_86_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.934 r  drawer_/red_OBUF[1]_inst_i_77/O[3]
                         net (fo=1, routed)           1.142    20.076    drawer_/red_OBUF[1]_inst_i_77_n_4
    SLICE_X13Y81         LUT2 (Prop_lut2_I1_O)        0.307    20.383 r  drawer_/red_OBUF[1]_inst_i_54/O
                         net (fo=1, routed)           0.000    20.383    drawer_/red_OBUF[1]_inst_i_54_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.784 r  drawer_/red_OBUF[1]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.784    drawer_/red_OBUF[1]_inst_i_31_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.097 f  drawer_/red_OBUF[1]_inst_i_29/O[3]
                         net (fo=1, routed)           0.813    21.910    drawer_/red_OBUF[1]_inst_i_29_n_4
    SLICE_X14Y81         LUT4 (Prop_lut4_I1_O)        0.306    22.216 f  drawer_/red_OBUF[1]_inst_i_52/O
                         net (fo=1, routed)           0.669    22.884    drawer_/red_OBUF[1]_inst_i_52_n_0
    SLICE_X12Y80         LUT5 (Prop_lut5_I4_O)        0.124    23.008 f  drawer_/red_OBUF[1]_inst_i_30/O
                         net (fo=1, routed)           0.954    23.963    drawer_/red_OBUF[1]_inst_i_30_n_0
    SLICE_X14Y78         LUT6 (Prop_lut6_I5_O)        0.124    24.087 f  drawer_/red_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.806    24.893    drawer_/red_OBUF[1]_inst_i_11_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I4_O)        0.124    25.017 r  drawer_/red_OBUF[1]_inst_i_3/O
                         net (fo=6, routed)           1.727    26.743    vga_/blue[2]
    SLICE_X2Y70          LUT4 (Prop_lut4_I3_O)        0.124    26.867 r  vga_/green_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.677    30.544    green_OBUF[3]
    G20                  OBUF (Prop_obuf_I_O)         3.557    34.101 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    34.101    green[3]
    G20                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.760ns  (logic 13.388ns (46.549%)  route 15.373ns (53.451%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.718     5.336    vga_/clk_IBUF_BUFG
    SLICE_X3Y63          FDCE                                         r  vga_/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDCE (Prop_fdce_C_Q)         0.419     5.755 r  vga_/v_count_reg_reg[7]/Q
                         net (fo=28, routed)          2.266     8.020    vga_/v_count_reg_reg_n_0_[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I1_O)        0.297     8.317 r  vga_/red3_i_13/O
                         net (fo=1, routed)           0.000     8.317    vga_/red3_i_13_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.867 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.867    vga_/red3_i_2_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.106 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.889    10.996    drawer_/O[2]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.029    15.025 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.027    drawer_/red3__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    16.545 r  drawer_/red3__1/P[4]
                         net (fo=2, routed)           1.417    17.962    drawer_/red3__1_n_101
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.124    18.086 r  drawer_/red_OBUF[1]_inst_i_100/O
                         net (fo=1, routed)           0.000    18.086    drawer_/red_OBUF[1]_inst_i_100_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.619 r  drawer_/red_OBUF[1]_inst_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.619    drawer_/red_OBUF[1]_inst_i_86_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.934 r  drawer_/red_OBUF[1]_inst_i_77/O[3]
                         net (fo=1, routed)           1.142    20.076    drawer_/red_OBUF[1]_inst_i_77_n_4
    SLICE_X13Y81         LUT2 (Prop_lut2_I1_O)        0.307    20.383 r  drawer_/red_OBUF[1]_inst_i_54/O
                         net (fo=1, routed)           0.000    20.383    drawer_/red_OBUF[1]_inst_i_54_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.784 r  drawer_/red_OBUF[1]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.784    drawer_/red_OBUF[1]_inst_i_31_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.097 r  drawer_/red_OBUF[1]_inst_i_29/O[3]
                         net (fo=1, routed)           0.813    21.910    drawer_/red_OBUF[1]_inst_i_29_n_4
    SLICE_X14Y81         LUT4 (Prop_lut4_I1_O)        0.306    22.216 r  drawer_/red_OBUF[1]_inst_i_52/O
                         net (fo=1, routed)           0.669    22.884    drawer_/red_OBUF[1]_inst_i_52_n_0
    SLICE_X12Y80         LUT5 (Prop_lut5_I4_O)        0.124    23.008 r  drawer_/red_OBUF[1]_inst_i_30/O
                         net (fo=1, routed)           0.954    23.963    drawer_/red_OBUF[1]_inst_i_30_n_0
    SLICE_X14Y78         LUT6 (Prop_lut6_I5_O)        0.124    24.087 r  drawer_/red_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.806    24.893    drawer_/red_OBUF[1]_inst_i_11_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I4_O)        0.124    25.017 f  drawer_/red_OBUF[1]_inst_i_3/O
                         net (fo=6, routed)           1.708    26.724    vga_/blue[2]
    SLICE_X2Y70          LUT3 (Prop_lut3_I0_O)        0.124    26.848 r  vga_/green_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.707    30.555    green_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.541    34.096 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    34.096    green[1]
    H19                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.614ns  (logic 13.401ns (46.835%)  route 15.212ns (53.165%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.718     5.336    vga_/clk_IBUF_BUFG
    SLICE_X3Y63          FDCE                                         r  vga_/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDCE (Prop_fdce_C_Q)         0.419     5.755 r  vga_/v_count_reg_reg[7]/Q
                         net (fo=28, routed)          2.266     8.020    vga_/v_count_reg_reg_n_0_[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I1_O)        0.297     8.317 r  vga_/red3_i_13/O
                         net (fo=1, routed)           0.000     8.317    vga_/red3_i_13_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.867 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.867    vga_/red3_i_2_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.106 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.889    10.996    drawer_/O[2]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.029    15.025 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.027    drawer_/red3__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    16.545 r  drawer_/red3__1/P[4]
                         net (fo=2, routed)           1.417    17.962    drawer_/red3__1_n_101
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.124    18.086 r  drawer_/red_OBUF[1]_inst_i_100/O
                         net (fo=1, routed)           0.000    18.086    drawer_/red_OBUF[1]_inst_i_100_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.619 r  drawer_/red_OBUF[1]_inst_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.619    drawer_/red_OBUF[1]_inst_i_86_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.934 r  drawer_/red_OBUF[1]_inst_i_77/O[3]
                         net (fo=1, routed)           1.142    20.076    drawer_/red_OBUF[1]_inst_i_77_n_4
    SLICE_X13Y81         LUT2 (Prop_lut2_I1_O)        0.307    20.383 r  drawer_/red_OBUF[1]_inst_i_54/O
                         net (fo=1, routed)           0.000    20.383    drawer_/red_OBUF[1]_inst_i_54_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.784 r  drawer_/red_OBUF[1]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.784    drawer_/red_OBUF[1]_inst_i_31_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.097 r  drawer_/red_OBUF[1]_inst_i_29/O[3]
                         net (fo=1, routed)           0.813    21.910    drawer_/red_OBUF[1]_inst_i_29_n_4
    SLICE_X14Y81         LUT4 (Prop_lut4_I1_O)        0.306    22.216 r  drawer_/red_OBUF[1]_inst_i_52/O
                         net (fo=1, routed)           0.669    22.884    drawer_/red_OBUF[1]_inst_i_52_n_0
    SLICE_X12Y80         LUT5 (Prop_lut5_I4_O)        0.124    23.008 r  drawer_/red_OBUF[1]_inst_i_30/O
                         net (fo=1, routed)           0.954    23.963    drawer_/red_OBUF[1]_inst_i_30_n_0
    SLICE_X14Y78         LUT6 (Prop_lut6_I5_O)        0.124    24.087 r  drawer_/red_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.806    24.893    drawer_/red_OBUF[1]_inst_i_11_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I4_O)        0.124    25.017 f  drawer_/red_OBUF[1]_inst_i_3/O
                         net (fo=6, routed)           1.356    26.372    vga_/blue[2]
    SLICE_X2Y70          LUT3 (Prop_lut3_I1_O)        0.124    26.496 r  vga_/blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.899    30.395    blue_OBUF[2]
    J22                  OBUF (Prop_obuf_I_O)         3.554    33.950 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    33.950    blue[3]
    J22                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.460ns  (logic 13.399ns (47.081%)  route 15.061ns (52.919%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.718     5.336    vga_/clk_IBUF_BUFG
    SLICE_X3Y63          FDCE                                         r  vga_/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDCE (Prop_fdce_C_Q)         0.419     5.755 r  vga_/v_count_reg_reg[7]/Q
                         net (fo=28, routed)          2.266     8.020    vga_/v_count_reg_reg_n_0_[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I1_O)        0.297     8.317 r  vga_/red3_i_13/O
                         net (fo=1, routed)           0.000     8.317    vga_/red3_i_13_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.867 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.867    vga_/red3_i_2_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.106 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.889    10.996    drawer_/O[2]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.029    15.025 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.027    drawer_/red3__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    16.545 r  drawer_/red3__1/P[4]
                         net (fo=2, routed)           1.417    17.962    drawer_/red3__1_n_101
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.124    18.086 r  drawer_/red_OBUF[1]_inst_i_100/O
                         net (fo=1, routed)           0.000    18.086    drawer_/red_OBUF[1]_inst_i_100_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.619 r  drawer_/red_OBUF[1]_inst_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.619    drawer_/red_OBUF[1]_inst_i_86_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.934 r  drawer_/red_OBUF[1]_inst_i_77/O[3]
                         net (fo=1, routed)           1.142    20.076    drawer_/red_OBUF[1]_inst_i_77_n_4
    SLICE_X13Y81         LUT2 (Prop_lut2_I1_O)        0.307    20.383 r  drawer_/red_OBUF[1]_inst_i_54/O
                         net (fo=1, routed)           0.000    20.383    drawer_/red_OBUF[1]_inst_i_54_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.784 r  drawer_/red_OBUF[1]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.784    drawer_/red_OBUF[1]_inst_i_31_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.097 r  drawer_/red_OBUF[1]_inst_i_29/O[3]
                         net (fo=1, routed)           0.813    21.910    drawer_/red_OBUF[1]_inst_i_29_n_4
    SLICE_X14Y81         LUT4 (Prop_lut4_I1_O)        0.306    22.216 r  drawer_/red_OBUF[1]_inst_i_52/O
                         net (fo=1, routed)           0.669    22.884    drawer_/red_OBUF[1]_inst_i_52_n_0
    SLICE_X12Y80         LUT5 (Prop_lut5_I4_O)        0.124    23.008 r  drawer_/red_OBUF[1]_inst_i_30/O
                         net (fo=1, routed)           0.954    23.963    drawer_/red_OBUF[1]_inst_i_30_n_0
    SLICE_X14Y78         LUT6 (Prop_lut6_I5_O)        0.124    24.087 r  drawer_/red_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.806    24.893    drawer_/red_OBUF[1]_inst_i_11_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I4_O)        0.124    25.017 f  drawer_/red_OBUF[1]_inst_i_3/O
                         net (fo=6, routed)           1.356    26.372    vga_/blue[2]
    SLICE_X2Y70          LUT3 (Prop_lut3_I1_O)        0.124    26.496 r  vga_/blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.747    30.243    blue_OBUF[2]
    H22                  OBUF (Prop_obuf_I_O)         3.552    33.796 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    33.796    blue[2]
    H22                                                               r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.315ns  (logic 13.630ns (48.137%)  route 14.685ns (51.863%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.718     5.336    vga_/clk_IBUF_BUFG
    SLICE_X3Y63          FDCE                                         r  vga_/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDCE (Prop_fdce_C_Q)         0.419     5.755 r  vga_/v_count_reg_reg[7]/Q
                         net (fo=28, routed)          2.266     8.020    vga_/v_count_reg_reg_n_0_[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I1_O)        0.297     8.317 r  vga_/red3_i_13/O
                         net (fo=1, routed)           0.000     8.317    vga_/red3_i_13_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.867 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.867    vga_/red3_i_2_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.106 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.889    10.996    drawer_/O[2]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.029    15.025 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.027    drawer_/red3__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    16.545 r  drawer_/red3__1/P[4]
                         net (fo=2, routed)           1.417    17.962    drawer_/red3__1_n_101
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.124    18.086 r  drawer_/red_OBUF[1]_inst_i_100/O
                         net (fo=1, routed)           0.000    18.086    drawer_/red_OBUF[1]_inst_i_100_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.619 r  drawer_/red_OBUF[1]_inst_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.619    drawer_/red_OBUF[1]_inst_i_86_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.934 r  drawer_/red_OBUF[1]_inst_i_77/O[3]
                         net (fo=1, routed)           1.142    20.076    drawer_/red_OBUF[1]_inst_i_77_n_4
    SLICE_X13Y81         LUT2 (Prop_lut2_I1_O)        0.307    20.383 r  drawer_/red_OBUF[1]_inst_i_54/O
                         net (fo=1, routed)           0.000    20.383    drawer_/red_OBUF[1]_inst_i_54_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.784 r  drawer_/red_OBUF[1]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.784    drawer_/red_OBUF[1]_inst_i_31_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.097 r  drawer_/red_OBUF[1]_inst_i_29/O[3]
                         net (fo=1, routed)           0.813    21.910    drawer_/red_OBUF[1]_inst_i_29_n_4
    SLICE_X14Y81         LUT4 (Prop_lut4_I1_O)        0.306    22.216 r  drawer_/red_OBUF[1]_inst_i_52/O
                         net (fo=1, routed)           0.669    22.884    drawer_/red_OBUF[1]_inst_i_52_n_0
    SLICE_X12Y80         LUT5 (Prop_lut5_I4_O)        0.124    23.008 r  drawer_/red_OBUF[1]_inst_i_30/O
                         net (fo=1, routed)           0.954    23.963    drawer_/red_OBUF[1]_inst_i_30_n_0
    SLICE_X14Y78         LUT6 (Prop_lut6_I5_O)        0.124    24.087 r  drawer_/red_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.806    24.893    drawer_/red_OBUF[1]_inst_i_11_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I4_O)        0.124    25.017 f  drawer_/red_OBUF[1]_inst_i_3/O
                         net (fo=6, routed)           1.708    26.724    vga_/blue[2]
    SLICE_X2Y70          LUT4 (Prop_lut4_I0_O)        0.153    26.877 r  vga_/green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.019    29.897    green_OBUF[2]
    H20                  OBUF (Prop_obuf_I_O)         3.754    33.651 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    33.651    green[2]
    H20                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_/digit_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.382ns (80.069%)  route 0.344ns (19.931%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.601     1.535    led_/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  led_/digit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  led_/digit_reg[5]/Q
                         net (fo=1, routed)           0.344     2.020    digit_OBUF[5]
    N17                  OBUF (Prop_obuf_I_O)         1.241     3.262 r  digit_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.262    digit[5]
    N17                                                               r  digit[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.385ns (79.984%)  route 0.347ns (20.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.601     1.535    led_/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  led_/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  led_/digit_reg[1]/Q
                         net (fo=1, routed)           0.347     2.023    digit_OBUF[1]
    R14                  OBUF (Prop_obuf_I_O)         1.244     3.267 r  digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.267    digit[1]
    R14                                                               r  digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.390ns (79.536%)  route 0.358ns (20.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.601     1.535    led_/clk_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  led_/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  led_/digit_reg[0]/Q
                         net (fo=1, routed)           0.358     2.034    digit_OBUF[0]
    P14                  OBUF (Prop_obuf_I_O)         1.249     3.283 r  digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.283    digit[0]
    P14                                                               r  digit[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.410ns (79.768%)  route 0.358ns (20.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.601     1.535    led_/clk_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  led_/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  led_/digit_reg[2]/Q
                         net (fo=1, routed)           0.358     2.034    digit_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.269     3.303 r  digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.303    digit[2]
    P15                                                               r  digit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/seg_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.436ns (80.407%)  route 0.350ns (19.593%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.589     1.523    led_/clk_IBUF_BUFG
    SLICE_X3Y74          FDCE                                         r  led_/seg_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  led_/seg_data_reg[6]/Q
                         net (fo=1, routed)           0.350     2.014    seg_data_OBUF[6]
    V18                  OBUF (Prop_obuf_I_O)         1.295     3.310 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.310    seg_data[6]
    V18                                                               r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/digit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.448ns (80.156%)  route 0.358ns (19.844%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.601     1.535    led_/clk_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  led_/digit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.128     1.663 r  led_/digit_reg[4]/Q
                         net (fo=1, routed)           0.358     2.022    digit_OBUF[4]
    R16                  OBUF (Prop_obuf_I_O)         1.320     3.342 r  digit_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.342    digit[4]
    R16                                                               r  digit[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/digit_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.430ns (78.071%)  route 0.402ns (21.929%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.601     1.535    led_/clk_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  led_/digit_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.128     1.663 r  led_/digit_reg[6]/Q
                         net (fo=1, routed)           0.402     2.065    digit_OBUF[6]
    P17                  OBUF (Prop_obuf_I_O)         1.302     3.367 r  digit_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.367    digit[6]
    P17                                                               r  digit[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.424ns (77.394%)  route 0.416ns (22.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.601     1.535    led_/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  led_/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.128     1.663 r  led_/digit_reg[3]/Q
                         net (fo=1, routed)           0.416     2.079    digit_OBUF[3]
    P16                  OBUF (Prop_obuf_I_O)         1.296     3.375 r  digit_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.375    digit[3]
    P16                                                               r  digit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/seg_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 1.453ns (78.303%)  route 0.403ns (21.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.589     1.523    led_/clk_IBUF_BUFG
    SLICE_X2Y74          FDCE                                         r  led_/seg_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  led_/seg_data_reg[1]/Q
                         net (fo=1, routed)           0.403     2.090    seg_data_OBUF[1]
    V17                  OBUF (Prop_obuf_I_O)         1.289     3.379 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    seg_data[1]
    V17                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/seg_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.425ns (76.595%)  route 0.436ns (23.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.589     1.523    led_/clk_IBUF_BUFG
    SLICE_X3Y74          FDCE                                         r  led_/seg_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  led_/seg_data_reg[0]/Q
                         net (fo=1, routed)           0.436     2.100    seg_data_OBUF[0]
    U17                  OBUF (Prop_obuf_I_O)         1.284     3.384 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.384    seg_data[0]
    U17                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           231 Endpoints
Min Delay           231 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_speed_y[0]
                            (input port)
  Destination:            game_/ball_y_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.742ns  (logic 4.114ns (26.132%)  route 11.628ns (73.868%))
  Logic Levels:           14  (CARRY4=2 IBUF=1 LUT3=2 LUT4=2 LUT6=7)
  Clock Path Skew:        4.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K6                                                0.000     0.000 r  sw_speed_y[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_y[0]
    K6                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  sw_speed_y_IBUF[0]_inst/O
                         net (fo=23, routed)          5.973     7.461    game_/sw_speed_y_IBUF[0]
    SLICE_X5Y58          LUT4 (Prop_lut4_I2_O)        0.124     7.585 f  game_/velocity_y[9]_i_45/O
                         net (fo=4, routed)           0.583     8.168    game_/velocity_y[9]_i_45_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124     8.292 r  game_/velocity_y[9]_i_55/O
                         net (fo=2, routed)           0.667     8.959    game_/velocity_y[9]_i_55_n_0
    SLICE_X5Y58          LUT3 (Prop_lut3_I0_O)        0.152     9.111 r  game_/velocity_y[9]_i_40/O
                         net (fo=2, routed)           0.459     9.570    game_/velocity_y[9]_i_40_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.332     9.902 r  game_/velocity_y[9]_i_44/O
                         net (fo=1, routed)           0.000     9.902    game_/velocity_y[9]_i_44_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    10.154 r  game_/velocity_y_reg[9]_i_29/O[0]
                         net (fo=1, routed)           0.639    10.792    game_/velocity_y_reg[9]_i_29_n_7
    SLICE_X7Y55          LUT6 (Prop_lut6_I5_O)        0.295    11.087 r  game_/velocity_y[5]_i_8/O
                         net (fo=1, routed)           0.151    11.239    game_/velocity_y[5]_i_8_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I5_O)        0.124    11.363 r  game_/velocity_y[5]_i_4/O
                         net (fo=5, routed)           0.847    12.210    game_/velocity_y[5]_i_4_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.334 r  game_/velocity_y[9]_i_18/O
                         net (fo=7, routed)           0.625    12.959    game_/velocity_y[9]_i_18_n_0
    SLICE_X9Y56          LUT3 (Prop_lut3_I1_O)        0.124    13.083 r  game_/velocity_y[9]_i_12/O
                         net (fo=4, routed)           0.972    14.054    game_/velocity_y[9]_i_12_n_0
    SLICE_X10Y59         LUT4 (Prop_lut4_I1_O)        0.124    14.178 r  game_/velocity_y[9]_i_4_comp_1/O
                         net (fo=1, routed)           0.406    14.584    game_/velocity_y[9]_i_4_n_0_repN
    SLICE_X11Y57         LUT6 (Prop_lut6_I4_O)        0.124    14.708 r  game_/ball_y[9]_i_4_comp_1/O
                         net (fo=1, routed)           0.000    14.708    game_/ball_y[9]_i_4_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.132 r  game_/ball_y_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.307    15.439    game_/ball_y0[9]
    SLICE_X10Y58         LUT6 (Prop_lut6_I5_O)        0.303    15.742 r  game_/ball_y[9]_i_1/O
                         net (fo=1, routed)           0.000    15.742    game_/ball_y[9]_i_1_n_0
    SLICE_X10Y58         FDCE                                         r  game_/ball_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.523     4.961    game_/clk_IBUF_BUFG
    SLICE_X10Y58         FDCE                                         r  game_/ball_y_reg[9]/C

Slack:                    inf
  Source:                 sw_speed_y[0]
                            (input port)
  Destination:            game_/ball_y_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.564ns  (logic 3.933ns (25.268%)  route 11.631ns (74.732%))
  Logic Levels:           14  (CARRY4=2 IBUF=1 LUT3=2 LUT4=2 LUT6=7)
  Clock Path Skew:        4.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K6                                                0.000     0.000 r  sw_speed_y[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_y[0]
    K6                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  sw_speed_y_IBUF[0]_inst/O
                         net (fo=23, routed)          5.973     7.461    game_/sw_speed_y_IBUF[0]
    SLICE_X5Y58          LUT4 (Prop_lut4_I2_O)        0.124     7.585 f  game_/velocity_y[9]_i_45/O
                         net (fo=4, routed)           0.583     8.168    game_/velocity_y[9]_i_45_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124     8.292 r  game_/velocity_y[9]_i_55/O
                         net (fo=2, routed)           0.667     8.959    game_/velocity_y[9]_i_55_n_0
    SLICE_X5Y58          LUT3 (Prop_lut3_I0_O)        0.152     9.111 r  game_/velocity_y[9]_i_40/O
                         net (fo=2, routed)           0.459     9.570    game_/velocity_y[9]_i_40_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.332     9.902 r  game_/velocity_y[9]_i_44/O
                         net (fo=1, routed)           0.000     9.902    game_/velocity_y[9]_i_44_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    10.154 r  game_/velocity_y_reg[9]_i_29/O[0]
                         net (fo=1, routed)           0.639    10.792    game_/velocity_y_reg[9]_i_29_n_7
    SLICE_X7Y55          LUT6 (Prop_lut6_I5_O)        0.295    11.087 r  game_/velocity_y[5]_i_8/O
                         net (fo=1, routed)           0.151    11.239    game_/velocity_y[5]_i_8_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I5_O)        0.124    11.363 r  game_/velocity_y[5]_i_4/O
                         net (fo=5, routed)           0.847    12.210    game_/velocity_y[5]_i_4_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.334 r  game_/velocity_y[9]_i_18/O
                         net (fo=7, routed)           0.625    12.959    game_/velocity_y[9]_i_18_n_0
    SLICE_X9Y56          LUT3 (Prop_lut3_I1_O)        0.124    13.083 r  game_/velocity_y[9]_i_12/O
                         net (fo=4, routed)           0.972    14.054    game_/velocity_y[9]_i_12_n_0
    SLICE_X10Y59         LUT4 (Prop_lut4_I1_O)        0.124    14.178 r  game_/velocity_y[9]_i_4_comp_1/O
                         net (fo=1, routed)           0.406    14.584    game_/velocity_y[9]_i_4_n_0_repN
    SLICE_X11Y57         LUT6 (Prop_lut6_I4_O)        0.124    14.708 r  game_/ball_y[9]_i_4_comp_1/O
                         net (fo=1, routed)           0.000    14.708    game_/ball_y[9]_i_4_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.955 r  game_/ball_y_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.310    15.265    game_/ball_y0[8]
    SLICE_X10Y58         LUT6 (Prop_lut6_I5_O)        0.299    15.564 r  game_/ball_y[8]_i_1/O
                         net (fo=1, routed)           0.000    15.564    game_/ball_y[8]_i_1_n_0
    SLICE_X10Y58         FDPE                                         r  game_/ball_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.523     4.961    game_/clk_IBUF_BUFG
    SLICE_X10Y58         FDPE                                         r  game_/ball_y_reg[8]/C

Slack:                    inf
  Source:                 sw_speed_x[1]
                            (input port)
  Destination:            game_/ball_x_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.492ns  (logic 3.999ns (25.812%)  route 11.493ns (74.188%))
  Logic Levels:           13  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        4.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  sw_speed_x[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_x[1]
    L3                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sw_speed_x_IBUF[1]_inst/O
                         net (fo=19, routed)          5.952     7.450    game_/sw_speed_x_IBUF[1]
    SLICE_X3Y60          LUT4 (Prop_lut4_I3_O)        0.124     7.574 f  game_/velocity_x[9]_i_22/O
                         net (fo=5, routed)           0.341     7.915    game_/velocity_x[9]_i_22_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.124     8.039 r  game_/velocity_x[9]_i_29/O
                         net (fo=2, routed)           0.848     8.887    game_/velocity_x[9]_i_29_n_0
    SLICE_X5Y60          LUT3 (Prop_lut3_I0_O)        0.152     9.039 r  game_/velocity_x[9]_i_16/O
                         net (fo=2, routed)           0.365     9.404    game_/velocity_x[9]_i_16_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.332     9.736 r  game_/velocity_x[9]_i_20/O
                         net (fo=1, routed)           0.000     9.736    game_/velocity_x[9]_i_20_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.983 r  game_/velocity_x_reg[9]_i_9/O[0]
                         net (fo=1, routed)           0.594    10.577    game_/velocity_x_reg[9]_i_9_n_7
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.299    10.876 r  game_/velocity_x[7]_i_98/O
                         net (fo=1, routed)           0.493    11.369    game_/velocity_x[7]_i_98_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I5_O)        0.124    11.493 r  game_/velocity_x[7]_i_21/O
                         net (fo=7, routed)           1.371    12.864    game_/velocity_x[7]_i_21_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.988 r  game_/velocity_x[9]_i_6/O
                         net (fo=3, routed)           0.868    13.857    game_/velocity_x[9]_i_6_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I5_O)        0.124    13.981 r  game_/velocity_x[8]_i_2/O
                         net (fo=2, routed)           0.306    14.287    game_/velocity_x[8]
    SLICE_X11Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.411 r  game_/ball_x[9]_i_5/O
                         net (fo=1, routed)           0.000    14.411    game_/ball_x[9]_i_5_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.835 r  game_/ball_x_reg[9]_i_3/O[1]
                         net (fo=1, routed)           0.355    15.189    game_/ball_x0[9]
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.303    15.492 r  game_/ball_x[9]_i_2/O
                         net (fo=1, routed)           0.000    15.492    game_/ball_x[9]_i_2_n_0
    SLICE_X10Y60         FDPE                                         r  game_/ball_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.522     4.960    game_/clk_IBUF_BUFG
    SLICE_X10Y60         FDPE                                         r  game_/ball_x_reg[9]/C

Slack:                    inf
  Source:                 sw_speed_x[1]
                            (input port)
  Destination:            game_/ball_x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.258ns  (logic 3.818ns (25.023%)  route 11.440ns (74.977%))
  Logic Levels:           13  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        4.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  sw_speed_x[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_x[1]
    L3                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sw_speed_x_IBUF[1]_inst/O
                         net (fo=19, routed)          5.952     7.450    game_/sw_speed_x_IBUF[1]
    SLICE_X3Y60          LUT4 (Prop_lut4_I3_O)        0.124     7.574 f  game_/velocity_x[9]_i_22/O
                         net (fo=5, routed)           0.341     7.915    game_/velocity_x[9]_i_22_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.124     8.039 r  game_/velocity_x[9]_i_29/O
                         net (fo=2, routed)           0.848     8.887    game_/velocity_x[9]_i_29_n_0
    SLICE_X5Y60          LUT3 (Prop_lut3_I0_O)        0.152     9.039 r  game_/velocity_x[9]_i_16/O
                         net (fo=2, routed)           0.365     9.404    game_/velocity_x[9]_i_16_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.332     9.736 r  game_/velocity_x[9]_i_20/O
                         net (fo=1, routed)           0.000     9.736    game_/velocity_x[9]_i_20_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.983 r  game_/velocity_x_reg[9]_i_9/O[0]
                         net (fo=1, routed)           0.594    10.577    game_/velocity_x_reg[9]_i_9_n_7
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.299    10.876 r  game_/velocity_x[7]_i_98/O
                         net (fo=1, routed)           0.493    11.369    game_/velocity_x[7]_i_98_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I5_O)        0.124    11.493 r  game_/velocity_x[7]_i_21/O
                         net (fo=7, routed)           1.371    12.864    game_/velocity_x[7]_i_21_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.988 r  game_/velocity_x[9]_i_6/O
                         net (fo=3, routed)           0.868    13.857    game_/velocity_x[9]_i_6_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I5_O)        0.124    13.981 r  game_/velocity_x[8]_i_2/O
                         net (fo=2, routed)           0.306    14.287    game_/velocity_x[8]
    SLICE_X11Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.411 r  game_/ball_x[9]_i_5/O
                         net (fo=1, routed)           0.000    14.411    game_/ball_x[9]_i_5_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.658 r  game_/ball_x_reg[9]_i_3/O[0]
                         net (fo=1, routed)           0.301    14.959    game_/ball_x0[8]
    SLICE_X11Y62         LUT6 (Prop_lut6_I5_O)        0.299    15.258 r  game_/ball_x[8]_i_1/O
                         net (fo=1, routed)           0.000    15.258    game_/ball_x[8]_i_1_n_0
    SLICE_X11Y62         FDCE                                         r  game_/ball_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.520     4.958    game_/clk_IBUF_BUFG
    SLICE_X11Y62         FDCE                                         r  game_/ball_x_reg[8]/C

Slack:                    inf
  Source:                 sw_speed_y[3]
                            (input port)
  Destination:            game_/velocity_y_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.560ns  (logic 3.954ns (27.154%)  route 10.606ns (72.846%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  sw_speed_y[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_y[3]
    L4                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  sw_speed_y_IBUF[3]_inst/O
                         net (fo=9, routed)           5.896     7.380    game_/sw_speed_y_IBUF[3]
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.152     7.532 r  game_/velocity_y[9]_i_61/O
                         net (fo=2, routed)           0.434     7.967    game_/velocity_y[9]_i_61_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I5_O)        0.332     8.299 f  game_/velocity_y[9]_i_52/O
                         net (fo=2, routed)           0.661     8.960    game_/velocity_y[9]_i_52_n_0
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.150     9.110 r  game_/velocity_y[9]_i_38/O
                         net (fo=2, routed)           0.859     9.969    game_/velocity_y[9]_i_38_n_0
    SLICE_X6Y59          LUT4 (Prop_lut4_I0_O)        0.348    10.317 r  game_/velocity_y[9]_i_42/O
                         net (fo=1, routed)           0.000    10.317    game_/velocity_y[9]_i_42_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.697 r  game_/velocity_y_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.697    game_/velocity_y_reg[9]_i_29_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.020 r  game_/velocity_y_reg[9]_i_23/O[1]
                         net (fo=1, routed)           1.052    12.072    game_/velocity_y_reg[9]_i_23_n_6
    SLICE_X8Y59          LUT3 (Prop_lut3_I2_O)        0.332    12.404 r  game_/velocity_y[9]_i_8/O
                         net (fo=1, routed)           1.091    13.495    game_/velocity_y[9]_i_8_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I1_O)        0.328    13.823 r  game_/velocity_y[9]_i_3/O
                         net (fo=2, routed)           0.612    14.436    game_/velocity_y[9]_i_3_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.124    14.560 r  game_/velocity_y[9]_i_1/O
                         net (fo=1, routed)           0.000    14.560    game_/velocity_y[9]_i_1_n_0
    SLICE_X8Y57          FDCE                                         r  game_/velocity_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.520     4.958    game_/clk_IBUF_BUFG
    SLICE_X8Y57          FDCE                                         r  game_/velocity_y_reg[9]/C

Slack:                    inf
  Source:                 sw_speed_x[1]
                            (input port)
  Destination:            game_/velocity_x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.500ns  (logic 3.272ns (22.565%)  route 11.228ns (77.435%))
  Logic Levels:           11  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        4.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  sw_speed_x[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_x[1]
    L3                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sw_speed_x_IBUF[1]_inst/O
                         net (fo=19, routed)          5.952     7.450    game_/sw_speed_x_IBUF[1]
    SLICE_X3Y60          LUT4 (Prop_lut4_I3_O)        0.124     7.574 f  game_/velocity_x[9]_i_22/O
                         net (fo=5, routed)           0.341     7.915    game_/velocity_x[9]_i_22_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.124     8.039 r  game_/velocity_x[9]_i_29/O
                         net (fo=2, routed)           0.848     8.887    game_/velocity_x[9]_i_29_n_0
    SLICE_X5Y60          LUT3 (Prop_lut3_I0_O)        0.152     9.039 r  game_/velocity_x[9]_i_16/O
                         net (fo=2, routed)           0.365     9.404    game_/velocity_x[9]_i_16_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.332     9.736 r  game_/velocity_x[9]_i_20/O
                         net (fo=1, routed)           0.000     9.736    game_/velocity_x[9]_i_20_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.983 r  game_/velocity_x_reg[9]_i_9/O[0]
                         net (fo=1, routed)           0.594    10.577    game_/velocity_x_reg[9]_i_9_n_7
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.299    10.876 r  game_/velocity_x[7]_i_98/O
                         net (fo=1, routed)           0.493    11.369    game_/velocity_x[7]_i_98_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I5_O)        0.124    11.493 r  game_/velocity_x[7]_i_21/O
                         net (fo=7, routed)           1.371    12.864    game_/velocity_x[7]_i_21_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.988 r  game_/velocity_x[9]_i_6/O
                         net (fo=3, routed)           0.622    13.610    game_/velocity_x[9]_i_6_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I5_O)        0.124    13.734 r  game_/velocity_x[9]_i_2/O
                         net (fo=1, routed)           0.642    14.376    game_/velocity_x[9]_i_2_n_0
    SLICE_X11Y63         LUT5 (Prop_lut5_I4_O)        0.124    14.500 r  game_/velocity_x[9]_i_1/O
                         net (fo=1, routed)           0.000    14.500    game_/velocity_x[9]_i_1_n_0
    SLICE_X11Y63         FDCE                                         r  game_/velocity_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.519     4.957    game_/clk_IBUF_BUFG
    SLICE_X11Y63         FDCE                                         r  game_/velocity_x_reg[9]/C

Slack:                    inf
  Source:                 sw_speed_x[1]
                            (input port)
  Destination:            game_/ball_x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.496ns  (logic 4.094ns (28.243%)  route 10.402ns (71.757%))
  Logic Levels:           12  (CARRY4=2 IBUF=1 LUT3=2 LUT4=1 LUT6=6)
  Clock Path Skew:        4.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  sw_speed_x[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_x[1]
    L3                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sw_speed_x_IBUF[1]_inst/O
                         net (fo=19, routed)          5.952     7.450    game_/sw_speed_x_IBUF[1]
    SLICE_X3Y60          LUT4 (Prop_lut4_I3_O)        0.124     7.574 f  game_/velocity_x[9]_i_22/O
                         net (fo=5, routed)           0.341     7.915    game_/velocity_x[9]_i_22_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.124     8.039 r  game_/velocity_x[9]_i_29/O
                         net (fo=2, routed)           0.848     8.887    game_/velocity_x[9]_i_29_n_0
    SLICE_X5Y60          LUT3 (Prop_lut3_I0_O)        0.152     9.039 r  game_/velocity_x[9]_i_16/O
                         net (fo=2, routed)           0.365     9.404    game_/velocity_x[9]_i_16_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.332     9.736 r  game_/velocity_x[9]_i_20/O
                         net (fo=1, routed)           0.000     9.736    game_/velocity_x[9]_i_20_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.983 f  game_/velocity_x_reg[9]_i_9/O[0]
                         net (fo=1, routed)           0.594    10.577    game_/velocity_x_reg[9]_i_9_n_7
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.299    10.876 f  game_/velocity_x[7]_i_98/O
                         net (fo=1, routed)           0.493    11.369    game_/velocity_x[7]_i_98_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I5_O)        0.124    11.493 f  game_/velocity_x[7]_i_21/O
                         net (fo=7, routed)           0.658    12.152    game_/velocity_x[7]_i_21_n_0
    SLICE_X9Y58          LUT3 (Prop_lut3_I2_O)        0.124    12.276 r  game_/velocity_x[7]_i_5_comp/O
                         net (fo=1, routed)           0.855    13.131    game_/velocity_x[7]_i_5_n_0_repN
    SLICE_X11Y59         LUT6 (Prop_lut6_I4_O)        0.124    13.255 r  game_/ball_x[7]_i_5_comp_1/O
                         net (fo=1, routed)           0.000    13.255    game_/ball_x[7]_i_5_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.895 r  game_/ball_x_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.295    14.190    game_/ball_x0[7]
    SLICE_X11Y61         LUT6 (Prop_lut6_I5_O)        0.306    14.496 r  game_/ball_x[7]_i_1/O
                         net (fo=1, routed)           0.000    14.496    game_/ball_x[7]_i_1_n_0
    SLICE_X11Y61         FDCE                                         r  game_/ball_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.521     4.959    game_/clk_IBUF_BUFG
    SLICE_X11Y61         FDCE                                         r  game_/ball_x_reg[7]/C

Slack:                    inf
  Source:                 sw_speed_x[1]
                            (input port)
  Destination:            game_/ball_x_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.443ns  (logic 4.030ns (27.902%)  route 10.413ns (72.098%))
  Logic Levels:           12  (CARRY4=2 IBUF=1 LUT3=2 LUT4=1 LUT6=6)
  Clock Path Skew:        4.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  sw_speed_x[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_x[1]
    L3                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sw_speed_x_IBUF[1]_inst/O
                         net (fo=19, routed)          5.952     7.450    game_/sw_speed_x_IBUF[1]
    SLICE_X3Y60          LUT4 (Prop_lut4_I3_O)        0.124     7.574 f  game_/velocity_x[9]_i_22/O
                         net (fo=5, routed)           0.341     7.915    game_/velocity_x[9]_i_22_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.124     8.039 r  game_/velocity_x[9]_i_29/O
                         net (fo=2, routed)           0.848     8.887    game_/velocity_x[9]_i_29_n_0
    SLICE_X5Y60          LUT3 (Prop_lut3_I0_O)        0.152     9.039 r  game_/velocity_x[9]_i_16/O
                         net (fo=2, routed)           0.365     9.404    game_/velocity_x[9]_i_16_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.332     9.736 r  game_/velocity_x[9]_i_20/O
                         net (fo=1, routed)           0.000     9.736    game_/velocity_x[9]_i_20_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.983 f  game_/velocity_x_reg[9]_i_9/O[0]
                         net (fo=1, routed)           0.594    10.577    game_/velocity_x_reg[9]_i_9_n_7
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.299    10.876 f  game_/velocity_x[7]_i_98/O
                         net (fo=1, routed)           0.493    11.369    game_/velocity_x[7]_i_98_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I5_O)        0.124    11.493 f  game_/velocity_x[7]_i_21/O
                         net (fo=7, routed)           0.658    12.152    game_/velocity_x[7]_i_21_n_0
    SLICE_X9Y58          LUT3 (Prop_lut3_I2_O)        0.124    12.276 r  game_/velocity_x[7]_i_5_comp/O
                         net (fo=1, routed)           0.855    13.131    game_/velocity_x[7]_i_5_n_0_repN
    SLICE_X11Y59         LUT6 (Prop_lut6_I4_O)        0.124    13.255 r  game_/ball_x[7]_i_5_comp_1/O
                         net (fo=1, routed)           0.000    13.255    game_/ball_x[7]_i_5_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.835 r  game_/ball_x_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.307    14.141    game_/ball_x0[6]
    SLICE_X10Y58         LUT6 (Prop_lut6_I5_O)        0.302    14.443 r  game_/ball_x[6]_i_1/O
                         net (fo=1, routed)           0.000    14.443    game_/ball_x[6]_i_1_n_0
    SLICE_X10Y58         FDPE                                         r  game_/ball_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.523     4.961    game_/clk_IBUF_BUFG
    SLICE_X10Y58         FDPE                                         r  game_/ball_x_reg[6]/C

Slack:                    inf
  Source:                 sw_speed_y[0]
                            (input port)
  Destination:            game_/velocity_y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.391ns  (logic 3.387ns (23.533%)  route 11.005ns (76.467%))
  Logic Levels:           12  (CARRY4=1 IBUF=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        4.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K6                                                0.000     0.000 r  sw_speed_y[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_y[0]
    K6                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  sw_speed_y_IBUF[0]_inst/O
                         net (fo=23, routed)          5.973     7.461    game_/sw_speed_y_IBUF[0]
    SLICE_X5Y58          LUT4 (Prop_lut4_I2_O)        0.124     7.585 f  game_/velocity_y[9]_i_45/O
                         net (fo=4, routed)           0.583     8.168    game_/velocity_y[9]_i_45_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124     8.292 r  game_/velocity_y[9]_i_55/O
                         net (fo=2, routed)           0.667     8.959    game_/velocity_y[9]_i_55_n_0
    SLICE_X5Y58          LUT3 (Prop_lut3_I0_O)        0.152     9.111 r  game_/velocity_y[9]_i_40/O
                         net (fo=2, routed)           0.459     9.570    game_/velocity_y[9]_i_40_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.332     9.902 r  game_/velocity_y[9]_i_44/O
                         net (fo=1, routed)           0.000     9.902    game_/velocity_y[9]_i_44_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    10.154 r  game_/velocity_y_reg[9]_i_29/O[0]
                         net (fo=1, routed)           0.639    10.792    game_/velocity_y_reg[9]_i_29_n_7
    SLICE_X7Y55          LUT6 (Prop_lut6_I5_O)        0.295    11.087 r  game_/velocity_y[5]_i_8/O
                         net (fo=1, routed)           0.151    11.239    game_/velocity_y[5]_i_8_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I5_O)        0.124    11.363 r  game_/velocity_y[5]_i_4/O
                         net (fo=5, routed)           0.847    12.210    game_/velocity_y[5]_i_4_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.334 r  game_/velocity_y[9]_i_18/O
                         net (fo=7, routed)           0.625    12.959    game_/velocity_y[9]_i_18_n_0
    SLICE_X9Y56          LUT3 (Prop_lut3_I1_O)        0.124    13.083 r  game_/velocity_y[9]_i_12/O
                         net (fo=4, routed)           0.453    13.535    game_/velocity_y[9]_i_12_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I5_O)        0.124    13.659 r  game_/velocity_y[9]_i_4/O
                         net (fo=2, routed)           0.608    14.267    game_/velocity_y[9]_i_4_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I3_O)        0.124    14.391 r  game_/velocity_y[8]_i_1/O
                         net (fo=1, routed)           0.000    14.391    game_/velocity_y[8]_i_1_n_0
    SLICE_X9Y57          FDCE                                         r  game_/velocity_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.520     4.958    game_/clk_IBUF_BUFG
    SLICE_X9Y57          FDCE                                         r  game_/velocity_y_reg[8]/C

Slack:                    inf
  Source:                 sw_speed_y[0]
                            (input port)
  Destination:            game_/ball_y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.365ns  (logic 3.797ns (26.430%)  route 10.569ns (73.570%))
  Logic Levels:           12  (CARRY4=2 IBUF=1 LUT3=1 LUT4=2 LUT6=6)
  Clock Path Skew:        4.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K6                                                0.000     0.000 r  sw_speed_y[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_y[0]
    K6                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  sw_speed_y_IBUF[0]_inst/O
                         net (fo=23, routed)          5.973     7.461    game_/sw_speed_y_IBUF[0]
    SLICE_X5Y58          LUT4 (Prop_lut4_I2_O)        0.124     7.585 f  game_/velocity_y[9]_i_45/O
                         net (fo=4, routed)           0.583     8.168    game_/velocity_y[9]_i_45_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124     8.292 r  game_/velocity_y[9]_i_55/O
                         net (fo=2, routed)           0.667     8.959    game_/velocity_y[9]_i_55_n_0
    SLICE_X5Y58          LUT3 (Prop_lut3_I0_O)        0.152     9.111 r  game_/velocity_y[9]_i_40/O
                         net (fo=2, routed)           0.459     9.570    game_/velocity_y[9]_i_40_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.332     9.902 r  game_/velocity_y[9]_i_44/O
                         net (fo=1, routed)           0.000     9.902    game_/velocity_y[9]_i_44_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    10.154 r  game_/velocity_y_reg[9]_i_29/O[0]
                         net (fo=1, routed)           0.639    10.792    game_/velocity_y_reg[9]_i_29_n_7
    SLICE_X7Y55          LUT6 (Prop_lut6_I5_O)        0.295    11.087 r  game_/velocity_y[5]_i_8/O
                         net (fo=1, routed)           0.151    11.239    game_/velocity_y[5]_i_8_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I5_O)        0.124    11.363 r  game_/velocity_y[5]_i_4/O
                         net (fo=5, routed)           0.847    12.210    game_/velocity_y[5]_i_4_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.334 r  game_/velocity_y[9]_i_18/O
                         net (fo=7, routed)           0.895    13.229    game_/velocity_y[9]_i_18_n_0
    SLICE_X11Y56         LUT4 (Prop_lut4_I0_O)        0.124    13.353 r  game_/ball_y[7]_i_4/O
                         net (fo=1, routed)           0.000    13.353    game_/ball_y[7]_i_4_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    13.705 r  game_/ball_y_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.354    14.059    game_/ball_y0[7]
    SLICE_X10Y56         LUT6 (Prop_lut6_I5_O)        0.306    14.365 r  game_/ball_y[7]_i_1/O
                         net (fo=1, routed)           0.000    14.365    game_/ball_y[7]_i_1_n_0
    SLICE_X10Y56         FDCE                                         r  game_/ball_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.524     4.962    game_/clk_IBUF_BUFG
    SLICE_X10Y56         FDCE                                         r  game_/ball_y_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/power_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.874ns  (logic 0.316ns (16.855%)  route 1.558ns (83.145%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=26, routed)          1.558     1.829    game_/debug_btn_OBUF
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.045     1.874 r  game_/power[3]_i_2/O
                         net (fo=1, routed)           0.000     1.874    game_/power[3]_i_2_n_0
    SLICE_X2Y61          FDCE                                         r  game_/power_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.873     2.053    game_/clk_IBUF_BUFG
    SLICE_X2Y61          FDCE                                         r  game_/power_reg[3]/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/power_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.876ns  (logic 0.316ns (16.837%)  route 1.560ns (83.163%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=26, routed)          1.560     1.831    game_/debug_btn_OBUF
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.045     1.876 r  game_/power[2]_i_1/O
                         net (fo=1, routed)           0.000     1.876    game_/power[2]_i_1_n_0
    SLICE_X2Y61          FDCE                                         r  game_/power_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.873     2.053    game_/clk_IBUF_BUFG
    SLICE_X2Y61          FDCE                                         r  game_/power_reg[2]/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/power_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.877ns  (logic 0.316ns (16.829%)  route 1.561ns (83.171%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=26, routed)          1.561     1.832    game_/debug_btn_OBUF
    SLICE_X2Y60          LUT2 (Prop_lut2_I0_O)        0.045     1.877 r  game_/power[0]_i_1/O
                         net (fo=1, routed)           0.000     1.877    game_/power[0]_i_1_n_0
    SLICE_X2Y60          FDCE                                         r  game_/power_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.873     2.053    game_/clk_IBUF_BUFG
    SLICE_X2Y60          FDCE                                         r  game_/power_reg[0]/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/power_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.897ns  (logic 0.316ns (16.646%)  route 1.582ns (83.354%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=26, routed)          1.582     1.852    game_/debug_btn_OBUF
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.045     1.897 r  game_/power[1]_i_1/O
                         net (fo=1, routed)           0.000     1.897    game_/power[1]_i_1_n_0
    SLICE_X2Y61          FDCE                                         r  game_/power_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.873     2.053    game_/clk_IBUF_BUFG
    SLICE_X2Y61          FDCE                                         r  game_/power_reg[1]/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/power_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.099ns  (logic 0.316ns (15.044%)  route 1.784ns (84.956%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=26, routed)          1.660     1.931    game_/debug_btn_OBUF
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.045     1.976 r  game_/power[3]_i_1/O
                         net (fo=4, routed)           0.124     2.099    game_/power[3]_i_1_n_0
    SLICE_X2Y60          FDCE                                         r  game_/power_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.873     2.053    game_/clk_IBUF_BUFG
    SLICE_X2Y60          FDCE                                         r  game_/power_reg[0]/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/power_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.104ns  (logic 0.316ns (15.015%)  route 1.788ns (84.985%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=26, routed)          1.660     1.931    game_/debug_btn_OBUF
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.045     1.976 r  game_/power[3]_i_1/O
                         net (fo=4, routed)           0.128     2.104    game_/power[3]_i_1_n_0
    SLICE_X2Y61          FDCE                                         r  game_/power_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.873     2.053    game_/clk_IBUF_BUFG
    SLICE_X2Y61          FDCE                                         r  game_/power_reg[1]/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/power_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.104ns  (logic 0.316ns (15.015%)  route 1.788ns (84.985%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=26, routed)          1.660     1.931    game_/debug_btn_OBUF
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.045     1.976 r  game_/power[3]_i_1/O
                         net (fo=4, routed)           0.128     2.104    game_/power[3]_i_1_n_0
    SLICE_X2Y61          FDCE                                         r  game_/power_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.873     2.053    game_/clk_IBUF_BUFG
    SLICE_X2Y61          FDCE                                         r  game_/power_reg[2]/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/power_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.104ns  (logic 0.316ns (15.015%)  route 1.788ns (84.985%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=26, routed)          1.660     1.931    game_/debug_btn_OBUF
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.045     1.976 r  game_/power[3]_i_1/O
                         net (fo=4, routed)           0.128     2.104    game_/power[3]_i_1_n_0
    SLICE_X2Y61          FDCE                                         r  game_/power_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.873     2.053    game_/clk_IBUF_BUFG
    SLICE_X2Y61          FDCE                                         r  game_/power_reg[3]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            game_/empowering_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.218ns  (logic 0.275ns (12.398%)  route 1.943ns (87.602%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.943     2.173    game_/resetn_IBUF
    SLICE_X3Y59          LUT6 (Prop_lut6_I3_O)        0.045     2.218 r  game_/empowering_i_1/O
                         net (fo=1, routed)           0.000     2.218    game_/empowering_i_1_n_0
    SLICE_X3Y59          FDRE                                         r  game_/empowering_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.874     2.054    game_/clk_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  game_/empowering_reg/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            game_/ball_x_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.349ns  (logic 0.275ns (11.706%)  route 2.074ns (88.294%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.874     2.104    game_/resetn_IBUF
    SLICE_X11Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.149 f  game_/cnt_clk[31]_i_2/O
                         net (fo=169, routed)         0.200     2.349    game_/resetn
    SLICE_X11Y62         FDCE                                         f  game_/ball_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.840     2.020    game_/clk_IBUF_BUFG
    SLICE_X11Y62         FDCE                                         r  game_/ball_x_reg[8]/C





