Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May  8 18:58:11 2022
| Host         : PHYS-NC3124-D02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_TrigTest2_timing_summary_routed.rpt -rpx top_TrigTest2_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_TrigTest2
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.20 2017-11-03
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1450 register/latch pins with no clock driven by root clock pin: clk_100 (HIGH)

 There are 1016 register/latch pins with no clock driven by root clock pin: Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5396 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.027        0.000                      0                 3224        0.076        0.000                      0                 3200        7.085        0.000                       0                  1375  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
FTDI_CLK  {0.000 8.335}      16.670          59.988          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FTDI_CLK            0.027        0.000                      0                 3045        0.076        0.000                      0                 3045        7.085        0.000                       0                  1375  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              FTDI_CLK          998.359        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  FTDI_CLK           FTDI_CLK                11.568        0.000                      0                  155        0.390        0.000                      0                  155  
**default**        FTDI_CLK                                   15.277        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FTDI_CLK
  To Clock:  FTDI_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[4]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 3.994ns (67.288%)  route 1.941ns (32.712%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.626     5.173    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X0Y12          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.629 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.941     7.571    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[4].DRIVE_IO_BUS/T
    P7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.538    11.108 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[4].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    11.108    FTDI_ADBUS[4]
    P7                                                                r  FTDI_ADBUS[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[5]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.883ns  (logic 3.960ns (67.303%)  route 1.924ns (32.697%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.626     5.173    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X0Y12          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.629 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.924     7.553    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[5].DRIVE_IO_BUS/T
    L10                  OBUFT (TriStatE_obuft_T_O)
                                                      3.504    11.057 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[5].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    11.057    FTDI_ADBUS[5]
    L10                                                               r  FTDI_ADBUS[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -11.057    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[0]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 4.044ns (68.912%)  route 1.825ns (31.088%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.626     5.173    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X0Y12          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.629 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.825     7.454    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[0].DRIVE_IO_BUS/T
    N7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.588    11.042 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[0].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    11.042    FTDI_ADBUS[0]
    N7                                                                r  FTDI_ADBUS[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[3]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 4.032ns (68.807%)  route 1.828ns (31.193%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.626     5.173    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X0Y12          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.629 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.828     7.457    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[3].DRIVE_IO_BUS/T
    N8                   OBUFT (TriStatE_obuft_T_O)
                                                      3.576    11.033 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[3].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    11.033    FTDI_ADBUS[3]
    N8                                                                r  FTDI_ADBUS[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[6]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 4.030ns (69.858%)  route 1.739ns (30.142%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.626     5.173    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X0Y12          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.629 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.739     7.368    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[6].DRIVE_IO_BUS/T
    N9                   OBUFT (TriStatE_obuft_T_O)
                                                      3.574    10.942 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[6].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    10.942    FTDI_ADBUS[6]
    N9                                                                r  FTDI_ADBUS[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[7]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 4.037ns (70.138%)  route 1.719ns (29.862%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.626     5.173    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X0Y12          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.629 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.719     7.348    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[7].DRIVE_IO_BUS/T
    P10                  OBUFT (TriStatE_obuft_T_O)
                                                      3.581    10.929 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[7].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    10.929    FTDI_ADBUS[7]
    P10                                                               r  FTDI_ADBUS[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.929    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/int_FTDI_DOUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[1]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 4.059ns (70.940%)  route 1.663ns (29.060%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.627     5.174    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X2Y11          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/int_FTDI_DOUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  Inst_ftdi245_cdc/Inst_ftdi245/int_FTDI_DOUT_reg[1]/Q
                         net (fo=1, routed)           1.663     7.355    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[1].DRIVE_IO_BUS/I
    M7                   OBUFT (Prop_obuft_I_O)       3.541    10.896 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[1].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    10.896    FTDI_ADBUS[1]
    M7                                                                r  FTDI_ADBUS[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[2]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.690ns  (logic 4.006ns (70.411%)  route 1.683ns (29.589%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.626     5.173    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X0Y12          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.629 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.683     7.313    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[2].DRIVE_IO_BUS/T
    M8                   OBUFT (TriStatE_obuft_T_O)
                                                      3.550    10.863 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[2].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    10.863    FTDI_ADBUS[2]
    M8                                                                r  FTDI_ADBUS[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.863    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/FTDI_TXN_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_TXN
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.670ns  (logic 3.998ns (70.511%)  route 1.672ns (29.489%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.625     5.172    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y13          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/FTDI_TXN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  Inst_ftdi245_cdc/Inst_ftdi245/FTDI_TXN_reg/Q
                         net (fo=1, routed)           1.672     7.300    FTDI_TXN_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.542    10.842 r  FTDI_TXN_OBUF_inst/O
                         net (fo=0)                   0.000    10.842    FTDI_TXN
    R10                                                               r  FTDI_TXN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/FTDI_SIWU_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_SIWU
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 4.001ns (70.550%)  route 1.670ns (29.450%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.621     5.168    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y17          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/FTDI_SIWU_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     5.624 r  Inst_ftdi245_cdc/Inst_ftdi245/FTDI_SIWU_reg/Q
                         net (fo=1, routed)           1.670     7.294    FTDI_SIWU_OBUF
    R9                   OBUF (Prop_obuf_I_O)         3.545    10.839 r  FTDI_SIWU_OBUF_inst/O
                         net (fo=0)                   0.000    10.839    FTDI_SIWU
    R9                                                                r  FTDI_SIWU (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.839    
  -------------------------------------------------------------------
                         slack                                  0.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.695%)  route 0.189ns (57.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.580     1.490    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y28          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=50, routed)          0.189     1.820    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD3
    SLICE_X6Y28          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.848     2.002    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X6Y28          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.499     1.504    
    SLICE_X6Y28          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.744    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.695%)  route 0.189ns (57.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.580     1.490    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y28          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=50, routed)          0.189     1.820    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD3
    SLICE_X6Y28          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.848     2.002    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X6Y28          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism             -0.499     1.504    
    SLICE_X6Y28          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.744    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.695%)  route 0.189ns (57.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.580     1.490    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y28          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=50, routed)          0.189     1.820    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD3
    SLICE_X6Y28          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.848     2.002    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X6Y28          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
                         clock pessimism             -0.499     1.504    
    SLICE_X6Y28          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.744    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.695%)  route 0.189ns (57.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.580     1.490    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y28          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=50, routed)          0.189     1.820    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD3
    SLICE_X6Y28          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.848     2.002    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X6Y28          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism             -0.499     1.504    
    SLICE_X6Y28          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.744    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.695%)  route 0.189ns (57.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.580     1.490    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y28          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=50, routed)          0.189     1.820    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD3
    SLICE_X6Y28          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.848     2.002    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X6Y28          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
                         clock pessimism             -0.499     1.504    
    SLICE_X6Y28          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.744    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.695%)  route 0.189ns (57.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.580     1.490    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y28          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=50, routed)          0.189     1.820    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD3
    SLICE_X6Y28          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.848     2.002    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X6Y28          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
                         clock pessimism             -0.499     1.504    
    SLICE_X6Y28          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.744    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.695%)  route 0.189ns (57.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.580     1.490    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y28          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=50, routed)          0.189     1.820    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD3
    SLICE_X6Y28          RAMS32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.848     2.002    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X6Y28          RAMS32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
                         clock pessimism             -0.499     1.504    
    SLICE_X6Y28          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.744    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.695%)  route 0.189ns (57.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.580     1.490    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y28          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=50, routed)          0.189     1.820    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD3
    SLICE_X6Y28          RAMS32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.848     2.002    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X6Y28          RAMS32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
                         clock pessimism             -0.499     1.504    
    SLICE_X6Y28          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.744    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.312%)  route 0.258ns (64.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.580     1.490    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y28          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.258     1.889    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X6Y28          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.848     2.002    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X6Y28          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.499     1.504    
    SLICE_X6Y28          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.813    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.312%)  route 0.258ns (64.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.580     1.490    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y28          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.258     1.889    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X6Y28          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.848     2.002    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X6Y28          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism             -0.499     1.504    
    SLICE_X6Y28          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.813    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FTDI_CLK
Waveform(ns):       { 0.000 8.335 }
Period(ns):         16.670
Sources:            { FTDI_CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         16.670      14.515     BUFGCTRL_X0Y1  FTDI_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X3Y70    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/Inst_spi93lc56_16bit/waittime_reg[26]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X3Y70    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/Inst_spi93lc56_16bit/waittime_reg[27]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X3Y70    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/Inst_spi93lc56_16bit/waittime_reg[28]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X3Y71    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/Inst_spi93lc56_16bit/waittime_reg[29]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X2Y65    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/Inst_spi93lc56_16bit/waittime_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X3Y71    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/Inst_spi93lc56_16bit/waittime_reg[30]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X3Y71    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/Inst_spi93lc56_16bit/waittime_reg[31]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X3Y64    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/Inst_spi93lc56_16bit/waittime_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X3Y64    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/Inst_spi93lc56_16bit/waittime_reg[4]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y28    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y28    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y28    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y28    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y28    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y28    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y28    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y28    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y26    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_33/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y26    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_33/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X18Y17   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X18Y17   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         8.335       7.085      SLICE_X18Y17   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         8.335       7.085      SLICE_X18Y17   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X18Y18   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X18Y18   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X18Y18   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X18Y18   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X18Y18   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X18Y18   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  FTDI_CLK

Setup :            0  Failing Endpoints,  Worst Slack      998.359ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.359ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.536ns  (logic 0.456ns (29.696%)  route 1.080ns (70.304%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X16Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           1.080     1.536    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X15Y21         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X15Y21         FDRE (Setup_fdre_C_D)       -0.105   999.895    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.895    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                998.359    

Slack (MET) :             998.795ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.376%)  route 0.646ns (58.624%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.646     1.102    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X4Y21          FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)       -0.103   999.897    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.897    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                998.795    

Slack (MET) :             998.818ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.914ns  (logic 0.419ns (45.830%)  route 0.495ns (54.170%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.495     0.914    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X4Y20          FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X4Y20          FDRE (Setup_fdre_C_D)       -0.268   999.732    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                998.818    

Slack (MET) :             998.830ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.318%)  route 0.486ns (53.682%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.486     0.905    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X4Y26          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)       -0.265   999.735    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.735    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                998.830    

Slack (MET) :             998.869ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.038ns  (logic 0.456ns (43.949%)  route 0.582ns (56.051%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.582     1.038    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X4Y20          FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X4Y20          FDRE (Setup_fdre_C_D)       -0.093   999.907    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                998.869    

Slack (MET) :             998.870ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.035ns  (logic 0.456ns (44.045%)  route 0.579ns (55.955%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.579     1.035    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X4Y26          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)       -0.095   999.905    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                998.870    

Slack (MET) :             998.996ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.734ns  (logic 0.419ns (57.051%)  route 0.315ns (42.949%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.315     0.734    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X4Y27          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X4Y27          FDRE (Setup_fdre_C_D)       -0.270   999.730    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -0.734    
  -------------------------------------------------------------------
                         slack                                998.996    

Slack (MET) :             999.008ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.727ns  (logic 0.419ns (57.657%)  route 0.308ns (42.343%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X16Y21         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.308     0.727    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X16Y22         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X16Y22         FDRE (Setup_fdre_C_D)       -0.265   999.735    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.735    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                999.008    

Slack (MET) :             999.010ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.722ns  (logic 0.419ns (58.020%)  route 0.303ns (41.980%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X16Y21         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.303     0.722    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X16Y22         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X16Y22         FDRE (Setup_fdre_C_D)       -0.268   999.732    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                999.010    

Slack (MET) :             999.051ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.878ns  (logic 0.456ns (51.965%)  route 0.422ns (48.035%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X16Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.422     0.878    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X16Y22         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X16Y22         FDRE (Setup_fdre_C_D)       -0.071   999.929    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.929    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                999.051    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  FTDI_CLK
  To Clock:  FTDI_CLK

Setup :            0  Failing Endpoints,  Worst Slack       11.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.390ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.568ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/restart_validation_reg/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 0.518ns (11.380%)  route 4.034ns (88.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 21.477 - 16.670 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.557     5.104    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X14Y37         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.622 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         4.034     9.656    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X25Y17         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/restart_validation_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.439    21.477    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X25Y17         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/restart_validation_reg/C
                         clock pessimism              0.187    21.664    
                         clock uncertainty           -0.035    21.629    
    SLICE_X25Y17         FDCE (Recov_fdce_C_CLR)     -0.405    21.224    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/restart_validation_reg
  -------------------------------------------------------------------
                         required time                         21.224    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                 11.568    

Slack (MET) :             11.722ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_READ_COMPLETED_reg/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 0.518ns (11.775%)  route 3.881ns (88.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 21.478 - 16.670 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.557     5.104    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X14Y37         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.622 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         3.881     9.503    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X24Y16         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_READ_COMPLETED_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.440    21.478    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X24Y16         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_READ_COMPLETED_reg/C
                         clock pessimism              0.187    21.665    
                         clock uncertainty           -0.035    21.630    
    SLICE_X24Y16         FDCE (Recov_fdce_C_CLR)     -0.405    21.225    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_READ_COMPLETED_reg
  -------------------------------------------------------------------
                         required time                         21.225    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                 11.722    

Slack (MET) :             12.131ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[0]_rep__0/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.518ns (12.992%)  route 3.469ns (87.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 21.476 - 16.670 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.557     5.104    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X14Y37         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.622 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         3.469     9.091    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X16Y13         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.438    21.476    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X16Y13         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[0]_rep__0/C
                         clock pessimism              0.187    21.663    
                         clock uncertainty           -0.035    21.628    
    SLICE_X16Y13         FDCE (Recov_fdce_C_CLR)     -0.405    21.223    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         21.223    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                 12.131    

Slack (MET) :             12.131ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]_rep/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.518ns (12.992%)  route 3.469ns (87.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 21.476 - 16.670 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.557     5.104    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X14Y37         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.622 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         3.469     9.091    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X16Y13         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.438    21.476    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X16Y13         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]_rep/C
                         clock pessimism              0.187    21.663    
                         clock uncertainty           -0.035    21.628    
    SLICE_X16Y13         FDCE (Recov_fdce_C_CLR)     -0.405    21.223    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         21.223    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                 12.131    

Slack (MET) :             12.131ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.518ns (12.992%)  route 3.469ns (87.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 21.476 - 16.670 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.557     5.104    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X14Y37         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.622 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         3.469     9.091    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X16Y13         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.438    21.476    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X16Y13         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]_rep__0/C
                         clock pessimism              0.187    21.663    
                         clock uncertainty           -0.035    21.628    
    SLICE_X16Y13         FDCE (Recov_fdce_C_CLR)     -0.405    21.223    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         21.223    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                 12.131    

Slack (MET) :             13.246ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.456ns (15.037%)  route 2.577ns (84.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 21.543 - 16.670 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.622     5.169    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y16          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDPE (Prop_fdpe_C_Q)         0.456     5.625 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          2.577     8.202    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X6Y13          FDCE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.505    21.543    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X6Y13          FDCE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
                         clock pessimism              0.259    21.802    
                         clock uncertainty           -0.035    21.767    
    SLICE_X6Y13          FDCE (Recov_fdce_C_CLR)     -0.319    21.448    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         21.448    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                 13.246    

Slack (MET) :             13.246ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.456ns (15.037%)  route 2.577ns (84.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 21.543 - 16.670 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.622     5.169    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y16          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDPE (Prop_fdpe_C_Q)         0.456     5.625 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          2.577     8.202    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X6Y13          FDCE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.505    21.543    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X6Y13          FDCE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/C
                         clock pessimism              0.259    21.802    
                         clock uncertainty           -0.035    21.767    
    SLICE_X6Y13          FDCE (Recov_fdce_C_CLR)     -0.319    21.448    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]
  -------------------------------------------------------------------
                         required time                         21.448    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                 13.246    

Slack (MET) :             13.347ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.456ns (15.775%)  route 2.435ns (84.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 21.544 - 16.670 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.622     5.169    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y16          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDPE (Prop_fdpe_C_Q)         0.456     5.625 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          2.435     8.060    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X6Y12          FDPE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.506    21.544    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X6Y12          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.259    21.803    
                         clock uncertainty           -0.035    21.768    
    SLICE_X6Y12          FDPE (Recov_fdpe_C_PRE)     -0.361    21.407    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         21.407    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                 13.347    

Slack (MET) :             13.471ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.456ns (17.182%)  route 2.198ns (82.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 21.475 - 16.670 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.622     5.169    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y16          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDPE (Prop_fdpe_C_Q)         0.456     5.625 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          2.198     7.823    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X9Y13          FDCE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.437    21.475    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X9Y13          FDCE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/C
                         clock pessimism              0.259    21.734    
                         clock uncertainty           -0.035    21.699    
    SLICE_X9Y13          FDCE (Recov_fdce_C_CLR)     -0.405    21.294    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]
  -------------------------------------------------------------------
                         required time                         21.294    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                 13.471    

Slack (MET) :             13.471ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.456ns (17.182%)  route 2.198ns (82.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 21.475 - 16.670 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.622     5.169    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y16          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDPE (Prop_fdpe_C_Q)         0.456     5.625 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          2.198     7.823    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X9Y13          FDCE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.437    21.475    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X9Y13          FDCE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/C
                         clock pessimism              0.259    21.734    
                         clock uncertainty           -0.035    21.699    
    SLICE_X9Y13          FDCE (Recov_fdce_C_CLR)     -0.405    21.294    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]
  -------------------------------------------------------------------
                         required time                         21.294    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                 13.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.605%)  route 0.167ns (50.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.582     1.492    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y29          FDPE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDPE (Prop_fdpe_C_Q)         0.164     1.656 f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.167     1.822    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y29          FDCE                                         f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.849     2.003    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y29          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X5Y29          FDCE (Remov_fdce_C_CLR)     -0.092     1.433    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.605%)  route 0.167ns (50.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.582     1.492    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y29          FDPE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDPE (Prop_fdpe_C_Q)         0.164     1.656 f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.167     1.822    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y29          FDCE                                         f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.849     2.003    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y29          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X5Y29          FDCE (Remov_fdce_C_CLR)     -0.092     1.433    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.605%)  route 0.167ns (50.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.582     1.492    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y29          FDPE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDPE (Prop_fdpe_C_Q)         0.164     1.656 f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.167     1.822    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y29          FDCE                                         f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.849     2.003    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y29          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X5Y29          FDCE (Remov_fdce_C_CLR)     -0.092     1.433    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.605%)  route 0.167ns (50.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.582     1.492    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y29          FDPE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDPE (Prop_fdpe_C_Q)         0.164     1.656 f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.167     1.822    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y29          FDCE                                         f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.849     2.003    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y29          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X5Y29          FDCE (Remov_fdce_C_CLR)     -0.092     1.433    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.605%)  route 0.167ns (50.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.582     1.492    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y29          FDPE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDPE (Prop_fdpe_C_Q)         0.164     1.656 f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.167     1.822    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y29          FDCE                                         f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.849     2.003    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y29          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X5Y29          FDCE (Remov_fdce_C_CLR)     -0.092     1.433    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.605%)  route 0.167ns (50.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.582     1.492    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y29          FDPE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDPE (Prop_fdpe_C_Q)         0.164     1.656 f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.167     1.822    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y29          FDPE                                         f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.849     2.003    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y29          FDPE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X5Y29          FDPE (Remov_fdpe_C_PRE)     -0.095     1.430    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.195%)  route 0.201ns (58.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.586     1.496    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y16          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDPE (Prop_fdpe_C_Q)         0.141     1.637 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.201     1.838    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X4Y16          FDCE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.853     2.007    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X4Y16          FDCE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X4Y16          FDCE (Remov_fdce_C_CLR)     -0.092     1.437    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.195%)  route 0.201ns (58.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.586     1.496    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y16          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDPE (Prop_fdpe_C_Q)         0.141     1.637 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.201     1.838    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X4Y16          FDCE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.853     2.007    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X4Y16          FDCE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X4Y16          FDCE (Remov_fdce_C_CLR)     -0.092     1.437    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.195%)  route 0.201ns (58.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.586     1.496    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y16          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDPE (Prop_fdpe_C_Q)         0.141     1.637 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.201     1.838    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X4Y16          FDCE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.853     2.007    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X4Y16          FDCE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X4Y16          FDCE (Remov_fdce_C_CLR)     -0.092     1.437    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.195%)  route 0.201ns (58.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.586     1.496    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y16          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDPE (Prop_fdpe_C_Q)         0.141     1.637 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.201     1.838    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X4Y16          FDCE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.853     2.007    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X4Y16          FDCE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X4Y16          FDCE (Remov_fdce_C_CLR)     -0.092     1.437    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.401    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  FTDI_CLK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       15.277ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.277ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        1.346ns  (logic 0.456ns (33.879%)  route 0.890ns (66.121%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25                                       0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.890     1.346    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X8Y27          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X8Y27          FDRE (Setup_fdre_C_D)       -0.047    16.623    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         16.623    
                         arrival time                          -1.346    
  -------------------------------------------------------------------
                         slack                                 15.277    

Slack (MET) :             15.401ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        1.001ns  (logic 0.419ns (41.872%)  route 0.582ns (58.128%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19                                      0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X16Y19         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.582     1.001    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X17Y19         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X17Y19         FDRE (Setup_fdre_C_D)       -0.268    16.402    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         16.402    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                 15.401    

Slack (MET) :             15.407ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.996ns  (logic 0.419ns (42.070%)  route 0.577ns (57.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20                                       0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.577     0.996    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X11Y21         FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X11Y21         FDRE (Setup_fdre_C_D)       -0.267    16.403    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         16.403    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                 15.407    

Slack (MET) :             15.428ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.938%)  route 0.580ns (58.062%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19                                      0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X16Y19         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.580     0.999    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X20Y19         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X20Y19         FDRE (Setup_fdre_C_D)       -0.243    16.427    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         16.427    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                 15.428    

Slack (MET) :             15.453ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        1.000ns  (logic 0.419ns (41.880%)  route 0.581ns (58.120%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25                                       0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.581     1.000    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X8Y25          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X8Y25          FDRE (Setup_fdre_C_D)       -0.217    16.453    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         16.453    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                 15.453    

Slack (MET) :             15.616ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        1.011ns  (logic 0.456ns (45.098%)  route 0.555ns (54.902%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25                                       0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.555     1.011    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X8Y25          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X8Y25          FDRE (Setup_fdre_C_D)       -0.043    16.627    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         16.627    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                 15.616    

Slack (MET) :             15.633ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.815ns  (logic 0.419ns (51.408%)  route 0.396ns (48.592%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25                                       0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.396     0.815    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X8Y25          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X8Y25          FDRE (Setup_fdre_C_D)       -0.222    16.448    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         16.448    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                 15.633    

Slack (MET) :             15.682ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.893ns  (logic 0.456ns (51.061%)  route 0.437ns (48.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20                                       0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.437     0.893    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X9Y21          FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)       -0.095    16.575    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         16.575    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                 15.682    

Slack (MET) :             15.687ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.715ns  (logic 0.419ns (58.619%)  route 0.296ns (41.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20                                       0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.296     0.715    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X9Y21          FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)       -0.268    16.402    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         16.402    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                 15.687    

Slack (MET) :             15.691ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.886ns  (logic 0.456ns (51.449%)  route 0.430ns (48.551%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22                                       0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.430     0.886    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X9Y21          FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)       -0.093    16.577    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         16.577    
                         arrival time                          -0.886    
  -------------------------------------------------------------------
                         slack                                 15.691    





