#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002461902b960 .scope module, "tester2" "tester2" 2 17;
 .timescale 0 0;
v0000024619095170_0 .var "a", 0 0;
v0000024619095990_0 .var "b", 0 0;
v0000024619095c10_0 .var "errors", 31 0;
v0000024619094a90_0 .var "i", 31 0;
RS_00000246190422a8 .resolv tri, L_0000024619097730, L_0000024619096fc0;
v0000024619095fd0_0 .net8 "imp_out", 0 0, RS_00000246190422a8;  2 drivers, strength-aware
v0000024619096070_0 .net "out", 0 0, v0000024619095350_0;  1 drivers
v0000024619095a30_0 .var "oute", 0 0;
v0000024619094e50 .array "testvectors", 3 0, 5 0;
v0000024619094c70_0 .var "vectornum", 31 0;
v00000246190958f0_0 .var "verdict", 0 0;
S_000002461903a7b0 .scope module, "implication_mos1" "implication_mos" 2 24, 3 97 0, S_000002461902b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024619033470_0 .net "a", 0 0, v0000024619095170_0;  1 drivers
v0000024619032f70_0 .net "b", 0 0, v0000024619095990_0;  1 drivers
RS_0000024619042038 .resolv tri, L_0000024619097570, L_0000024619096bd0;
v0000024619032bb0_0 .net8 "notout", 0 0, RS_0000024619042038;  2 drivers, strength-aware
v00000246190333d0_0 .net8 "out", 0 0, RS_00000246190422a8;  alias, 2 drivers, strength-aware
S_000002461903a940 .scope module, "not_gate1" "not_gate" 3 103, 3 108 0, S_000002461903a7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_000002461903e8a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024619097570 .functor PMOS 1, L_000002461903e8a0, v0000024619095170_0, C4<0>, C4<0>;
L_000002461903e590 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024619096bd0 .functor NMOS 1, L_000002461903e590, v0000024619095170_0, C4<0>, C4<0>;
v0000024619029950_0 .net "a", 0 0, v0000024619095170_0;  alias, 1 drivers
v00000246190335b0_0 .net8 "gnd", 0 0, L_000002461903e590;  1 drivers, strength-aware
v0000024619033830_0 .net8 "out", 0 0, RS_0000024619042038;  alias, 2 drivers, strength-aware
v00000246190338d0_0 .net8 "pwr", 0 0, L_000002461903e8a0;  1 drivers, strength-aware
S_00000246190358c0 .scope module, "or_gate1" "or_gate" 3 104, 3 135 0, S_000002461903a7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024619033790_0 .net8 "a", 0 0, RS_0000024619042038;  alias, 2 drivers, strength-aware
v0000024619032c50_0 .net "b", 0 0, v0000024619095990_0;  alias, 1 drivers
RS_0000024619042158 .resolv tri, L_0000024619097030, L_0000024619097500, L_0000024619096c40;
v0000024619033330_0 .net8 "nor_out", 0 0, RS_0000024619042158;  3 drivers, strength-aware
v0000024619033290_0 .net8 "out", 0 0, RS_00000246190422a8;  alias, 2 drivers, strength-aware
S_0000024619035a50 .scope module, "nor_gate1" "nor_gate" 3 141, 3 119 0, S_00000246190358c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000002461903e980 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024619097490 .functor PMOS 1, L_000002461903e980, RS_0000024619042038, C4<0>, C4<0>;
L_0000024619097030 .functor PMOS 1, L_000002461903e980, v0000024619095990_0, C4<0>, C4<0>;
L_000002461903e910 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024619097500 .functor NMOS 1, L_000002461903e910, RS_0000024619042038, C4<0>, C4<0>;
L_0000024619096c40 .functor NMOS 1, L_000002461903e910, v0000024619095990_0, C4<0>, C4<0>;
v0000024619033650_0 .net8 "a", 0 0, RS_0000024619042038;  alias, 2 drivers, strength-aware
v0000024619033970_0 .net "b", 0 0, v0000024619095990_0;  alias, 1 drivers
v0000024619033010_0 .net8 "gnd", 0 0, L_000002461903e910;  1 drivers, strength-aware
v00000246190330b0_0 .net8 "out", 0 0, RS_0000024619042158;  alias, 3 drivers, strength-aware
v00000246190331f0_0 .net8 "pmos1_out", 0 0, L_0000024619097490;  1 drivers, strength-aware
v0000024619033150_0 .net8 "pwr", 0 0, L_000002461903e980;  1 drivers, strength-aware
S_000002461914e320 .scope module, "not_gate1" "not_gate" 3 142, 3 108 0, S_00000246190358c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024619096ee0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024619097730 .functor PMOS 1, L_0000024619096ee0, RS_0000024619042158, C4<0>, C4<0>;
L_00000246190977a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024619096fc0 .functor NMOS 1, L_00000246190977a0, RS_0000024619042158, C4<0>, C4<0>;
v0000024619032a70_0 .net8 "a", 0 0, RS_0000024619042158;  alias, 3 drivers, strength-aware
v0000024619032b10_0 .net8 "gnd", 0 0, L_00000246190977a0;  1 drivers, strength-aware
v0000024619032ed0_0 .net8 "out", 0 0, RS_00000246190422a8;  alias, 2 drivers, strength-aware
v0000024619032e30_0 .net8 "pwr", 0 0, L_0000024619096ee0;  1 drivers, strength-aware
S_000002461914e4b0 .scope module, "mux" "mux_4_1" 2 29, 2 3 0, S_000002461902b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data0";
    .port_info 1 /INPUT 32 "control";
    .port_info 2 /OUTPUT 1 "out";
v0000024619032cf0_0 .net "control", 31 0, v0000024619094a90_0;  1 drivers
v0000024619033510_0 .net8 "data0", 0 0, RS_00000246190422a8;  alias, 2 drivers, strength-aware
o00000246190424b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000246190336f0_0 .net "data1", 0 0, o00000246190424b8;  0 drivers
o00000246190424e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024619032d90_0 .net "data2", 0 0, o00000246190424e8;  0 drivers
o0000024619042518 .functor BUFZ 1, C4<z>; HiZ drive
v0000024619095490_0 .net "data3", 0 0, o0000024619042518;  0 drivers
v0000024619095350_0 .var "out", 0 0;
E_000002461902cdf0 .event anyedge, v0000024619032cf0_0, v0000024619032ed0_0;
    .scope S_000002461914e4b0;
T_0 ;
    %wait E_000002461902cdf0;
    %load/vec4 v0000024619032cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024619033510_0;
    %assign/vec4 v0000024619095350_0, 0;
    %jmp T_0.1;
T_0.1 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002461902b960;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246190958f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024619094a90_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000024619094a90_0;
    %cmpi/u 1, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0000024619094a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 34 "$display", "Test implication" {0 0 0};
    %vpi_call 2 34 "$readmemb", "imp.mem", v0000024619094e50 {0 0 0};
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024619095c10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024619094c70_0, 0, 32;
T_1.4 ;
    %load/vec4 v0000024619094c70_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz T_1.5, 5;
    %ix/getv 4, v0000024619094c70_0;
    %load/vec4a v0000024619094e50, 4;
    %pad/u 3;
    %split/vec4 1;
    %store/vec4 v0000024619095a30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024619095990_0, 0, 1;
    %store/vec4 v0000024619095170_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0000024619096070_0;
    %load/vec4 v0000024619095a30_0;
    %cmp/ne;
    %jmp/0xz  T_1.6, 6;
    %vpi_call 2 46 "$display", "Error: inputs a=0b%b b=0b%b", v0000024619095170_0, v0000024619095990_0 {0 0 0};
    %vpi_call 2 47 "$display", "  outputs: expected 0b%b, actual 0b%b", v0000024619095a30_0, v0000024619096070_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0000024619095c10_0;
    %add;
    %store/vec4 v0000024619095c10_0, 0, 32;
T_1.6 ;
    %load/vec4 v0000024619094c70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024619094c70_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %vpi_call 2 51 "$display", "%d tests completed with %d errors", v0000024619094c70_0, v0000024619095c10_0 {0 0 0};
    %load/vec4 v0000024619095c10_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.8, 6;
    %vpi_call 2 55 "$display", "FAIL" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246190958f0_0, 0, 1;
    %jmp T_1.9;
T_1.8 ;
    %vpi_call 2 60 "$display", "OK" {0 0 0};
T_1.9 ;
    %delay 5, 0;
    %load/vec4 v0000024619094a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024619094a90_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %load/vec4 v00000246190958f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %vpi_call 2 64 "$display", "Verdict: OK" {0 0 0};
    %jmp T_1.11;
T_1.10 ;
    %vpi_call 2 65 "$display", "Verdict: FAIL" {0 0 0};
T_1.11 ;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbanch.v";
    "./implication.v";
