Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Mar 27 11:23:03 2023
| Host         : AdrianG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     20          
LUTAR-1    Warning           LUT drives async reset alert    16          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (128)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (128)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: c8/cont_reg[0]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c8/cont_reg[0]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: c8/cont_reg[0]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c8/cont_reg[1]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: c8/cont_reg[1]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c8/cont_reg[1]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: c8/cont_reg[2]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: c8/cont_reg[2]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: c8/cont_reg[2]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: c8/cont_reg[3]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c8/cont_reg[3]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: c8/cont_reg[3]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c8/cont_reg[4]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c8/cont_reg[4]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c8/cont_reg[4]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c8/cont_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: c8/cont_reg[5]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c8/cont_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: c8/cont_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c8/cont_reg[6]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: c8/cont_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c8/cont_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c8/cont_reg[7]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: r/re1_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: r/re2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.846        0.000                      0                  110        0.263        0.000                      0                  110        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.846        0.000                      0                  110        0.263        0.000                      0                  110        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 r/out1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/out1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.766ns (21.423%)  route 2.810ns (78.577%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.627     5.148    r/CLK
    SLICE_X2Y31          FDRE                                         r  r/out1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  r/out1_reg[5]/Q
                         net (fo=2, routed)           1.100     6.766    r/out1[5]
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124     6.890 r  r/out1[26]_i_3/O
                         net (fo=2, routed)           0.819     7.709    r/out1[26]_i_3_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I1_O)        0.124     7.833 r  r/out1[26]_i_1/O
                         net (fo=27, routed)          0.891     8.724    r/re1
    SLICE_X2Y36          FDRE                                         r  r/out1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  reloj (IN)
                         net (fo=0)                   0.000    10.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.514    14.855    r/CLK
    SLICE_X2Y36          FDRE                                         r  r/out1_reg[25]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    14.570    r/out1_reg[25]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 r/out1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/out1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.766ns (21.423%)  route 2.810ns (78.577%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.627     5.148    r/CLK
    SLICE_X2Y31          FDRE                                         r  r/out1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  r/out1_reg[5]/Q
                         net (fo=2, routed)           1.100     6.766    r/out1[5]
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124     6.890 r  r/out1[26]_i_3/O
                         net (fo=2, routed)           0.819     7.709    r/out1[26]_i_3_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I1_O)        0.124     7.833 r  r/out1[26]_i_1/O
                         net (fo=27, routed)          0.891     8.724    r/re1
    SLICE_X2Y36          FDRE                                         r  r/out1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  reloj (IN)
                         net (fo=0)                   0.000    10.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.514    14.855    r/CLK
    SLICE_X2Y36          FDRE                                         r  r/out1_reg[26]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    14.570    r/out1_reg[26]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 r/out1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/out1_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.766ns (22.286%)  route 2.671ns (77.714%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.627     5.148    r/CLK
    SLICE_X2Y31          FDRE                                         r  r/out1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  r/out1_reg[5]/Q
                         net (fo=2, routed)           1.100     6.766    r/out1[5]
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124     6.890 r  r/out1[26]_i_3/O
                         net (fo=2, routed)           0.819     7.709    r/out1[26]_i_3_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I1_O)        0.124     7.833 r  r/out1[26]_i_1/O
                         net (fo=27, routed)          0.752     8.585    r/re1
    SLICE_X2Y35          FDRE                                         r  r/out1_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  reloj (IN)
                         net (fo=0)                   0.000    10.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.514    14.855    r/CLK
    SLICE_X2Y35          FDRE                                         r  r/out1_reg[21]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    14.570    r/out1_reg[21]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 r/out1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/out1_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.766ns (22.286%)  route 2.671ns (77.714%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.627     5.148    r/CLK
    SLICE_X2Y31          FDRE                                         r  r/out1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  r/out1_reg[5]/Q
                         net (fo=2, routed)           1.100     6.766    r/out1[5]
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124     6.890 r  r/out1[26]_i_3/O
                         net (fo=2, routed)           0.819     7.709    r/out1[26]_i_3_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I1_O)        0.124     7.833 r  r/out1[26]_i_1/O
                         net (fo=27, routed)          0.752     8.585    r/re1
    SLICE_X2Y35          FDRE                                         r  r/out1_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  reloj (IN)
                         net (fo=0)                   0.000    10.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.514    14.855    r/CLK
    SLICE_X2Y35          FDRE                                         r  r/out1_reg[22]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    14.570    r/out1_reg[22]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 r/out1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/out1_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.766ns (22.286%)  route 2.671ns (77.714%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.627     5.148    r/CLK
    SLICE_X2Y31          FDRE                                         r  r/out1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  r/out1_reg[5]/Q
                         net (fo=2, routed)           1.100     6.766    r/out1[5]
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124     6.890 r  r/out1[26]_i_3/O
                         net (fo=2, routed)           0.819     7.709    r/out1[26]_i_3_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I1_O)        0.124     7.833 r  r/out1[26]_i_1/O
                         net (fo=27, routed)          0.752     8.585    r/re1
    SLICE_X2Y35          FDRE                                         r  r/out1_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  reloj (IN)
                         net (fo=0)                   0.000    10.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.514    14.855    r/CLK
    SLICE_X2Y35          FDRE                                         r  r/out1_reg[23]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    14.570    r/out1_reg[23]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 r/out1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/out1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.766ns (22.286%)  route 2.671ns (77.714%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.627     5.148    r/CLK
    SLICE_X2Y31          FDRE                                         r  r/out1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  r/out1_reg[5]/Q
                         net (fo=2, routed)           1.100     6.766    r/out1[5]
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124     6.890 r  r/out1[26]_i_3/O
                         net (fo=2, routed)           0.819     7.709    r/out1[26]_i_3_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I1_O)        0.124     7.833 r  r/out1[26]_i_1/O
                         net (fo=27, routed)          0.752     8.585    r/re1
    SLICE_X2Y35          FDRE                                         r  r/out1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  reloj (IN)
                         net (fo=0)                   0.000    10.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.514    14.855    r/CLK
    SLICE_X2Y35          FDRE                                         r  r/out1_reg[24]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    14.570    r/out1_reg[24]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 r/out2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/out2_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.934ns (26.618%)  route 2.575ns (73.382%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.622     5.143    r/CLK
    SLICE_X5Y29          FDRE                                         r  r/out2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  r/out2_reg[0]/Q
                         net (fo=3, routed)           1.035     6.634    r/out2[0]
    SLICE_X5Y29          LUT3 (Prop_lut3_I2_O)        0.152     6.786 r  r/out2[26]_i_2/O
                         net (fo=2, routed)           0.591     7.376    r/out2[26]_i_2_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.326     7.702 r  r/out2[26]_i_1/O
                         net (fo=27, routed)          0.950     8.652    r/re2
    SLICE_X4Y35          FDRE                                         r  r/out2_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  reloj (IN)
                         net (fo=0)                   0.000    10.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.512    14.853    r/CLK
    SLICE_X4Y35          FDRE                                         r  r/out2_reg[25]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X4Y35          FDRE (Setup_fdre_C_R)       -0.429    14.662    r/out2_reg[25]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 r/out2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/out2_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.934ns (26.618%)  route 2.575ns (73.382%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.622     5.143    r/CLK
    SLICE_X5Y29          FDRE                                         r  r/out2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  r/out2_reg[0]/Q
                         net (fo=3, routed)           1.035     6.634    r/out2[0]
    SLICE_X5Y29          LUT3 (Prop_lut3_I2_O)        0.152     6.786 r  r/out2[26]_i_2/O
                         net (fo=2, routed)           0.591     7.376    r/out2[26]_i_2_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.326     7.702 r  r/out2[26]_i_1/O
                         net (fo=27, routed)          0.950     8.652    r/re2
    SLICE_X4Y35          FDRE                                         r  r/out2_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  reloj (IN)
                         net (fo=0)                   0.000    10.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.512    14.853    r/CLK
    SLICE_X4Y35          FDRE                                         r  r/out2_reg[26]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X4Y35          FDRE (Setup_fdre_C_R)       -0.429    14.662    r/out2_reg[26]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 r/out1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/out1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.766ns (22.873%)  route 2.583ns (77.127%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.627     5.148    r/CLK
    SLICE_X2Y31          FDRE                                         r  r/out1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  r/out1_reg[5]/Q
                         net (fo=2, routed)           1.100     6.766    r/out1[5]
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124     6.890 r  r/out1[26]_i_3/O
                         net (fo=2, routed)           0.819     7.709    r/out1[26]_i_3_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I1_O)        0.124     7.833 r  r/out1[26]_i_1/O
                         net (fo=27, routed)          0.664     8.497    r/re1
    SLICE_X2Y30          FDRE                                         r  r/out1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  reloj (IN)
                         net (fo=0)                   0.000    10.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.508    14.849    r/CLK
    SLICE_X2Y30          FDRE                                         r  r/out1_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.524    14.564    r/out1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 r/out1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/out1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.766ns (22.873%)  route 2.583ns (77.127%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.627     5.148    r/CLK
    SLICE_X2Y31          FDRE                                         r  r/out1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  r/out1_reg[5]/Q
                         net (fo=2, routed)           1.100     6.766    r/out1[5]
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124     6.890 r  r/out1[26]_i_3/O
                         net (fo=2, routed)           0.819     7.709    r/out1[26]_i_3_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I1_O)        0.124     7.833 r  r/out1[26]_i_1/O
                         net (fo=27, routed)          0.664     8.497    r/re1
    SLICE_X2Y30          FDRE                                         r  r/out1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  reloj (IN)
                         net (fo=0)                   0.000    10.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.508    14.849    r/CLK
    SLICE_X2Y30          FDRE                                         r  r/out1_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.524    14.564    r/out1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                  6.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 r/re2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/re2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    r/CLK
    SLICE_X5Y30          FDRE                                         r  r/re2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  r/re2_reg/Q
                         net (fo=6, routed)           0.168     1.777    r/r_2
    SLICE_X5Y30          LUT6 (Prop_lut6_I5_O)        0.045     1.822 r  r/re2_i_1/O
                         net (fo=1, routed)           0.000     1.822    r/re2_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  r/re2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.854     1.981    r/CLK
    SLICE_X5Y30          FDRE                                         r  r/re2_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.091     1.559    r/re2_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 r/out1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/out1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.474    r/CLK
    SLICE_X2Y34          FDRE                                         r  r/out1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  r/out1_reg[19]/Q
                         net (fo=2, routed)           0.125     1.764    r/out1[19]
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  r/out10_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.874    r/p_1_in[19]
    SLICE_X2Y34          FDRE                                         r  r/out1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.860     1.987    r/CLK
    SLICE_X2Y34          FDRE                                         r  r/out1_reg[19]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.134     1.608    r/out1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 r/out1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/out1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.590     1.473    r/CLK
    SLICE_X2Y33          FDRE                                         r  r/out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  r/out1_reg[15]/Q
                         net (fo=2, routed)           0.127     1.764    r/out1[15]
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  r/out10_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.874    r/p_1_in[15]
    SLICE_X2Y33          FDRE                                         r  r/out1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.859     1.986    r/CLK
    SLICE_X2Y33          FDRE                                         r  r/out1_reg[15]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.134     1.607    r/out1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 r/out1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/out1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.587     1.470    r/CLK
    SLICE_X2Y30          FDRE                                         r  r/out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  r/out1_reg[3]/Q
                         net (fo=2, routed)           0.127     1.761    r/out1[3]
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  r/out10_carry/O[2]
                         net (fo=1, routed)           0.000     1.871    r/p_1_in[3]
    SLICE_X2Y30          FDRE                                         r  r/out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.856     1.983    r/CLK
    SLICE_X2Y30          FDRE                                         r  r/out1_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.134     1.604    r/out1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 r/out2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/out2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.588     1.471    r/CLK
    SLICE_X4Y33          FDRE                                         r  r/out2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  r/out2_reg[19]/Q
                         net (fo=2, routed)           0.133     1.745    r/out2[19]
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  r/out20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.856    r/out20_carry__3_n_5
    SLICE_X4Y33          FDRE                                         r  r/out2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.857     1.984    r/CLK
    SLICE_X4Y33          FDRE                                         r  r/out2_reg[19]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.105     1.576    r/out2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 r/out2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/out2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.589     1.472    r/CLK
    SLICE_X4Y34          FDRE                                         r  r/out2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  r/out2_reg[23]/Q
                         net (fo=2, routed)           0.133     1.746    r/out2[23]
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  r/out20_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.857    r/out20_carry__4_n_5
    SLICE_X4Y34          FDRE                                         r  r/out2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.858     1.985    r/CLK
    SLICE_X4Y34          FDRE                                         r  r/out2_reg[23]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X4Y34          FDRE (Hold_fdre_C_D)         0.105     1.577    r/out2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 r/out2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/out2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.586     1.469    r/CLK
    SLICE_X4Y31          FDRE                                         r  r/out2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  r/out2_reg[11]/Q
                         net (fo=2, routed)           0.133     1.743    r/out2[11]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  r/out20_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.854    r/out20_carry__1_n_5
    SLICE_X4Y31          FDRE                                         r  r/out2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.855     1.982    r/CLK
    SLICE_X4Y31          FDRE                                         r  r/out2_reg[11]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.105     1.574    r/out2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 r/out2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/out2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    r/CLK
    SLICE_X4Y30          FDRE                                         r  r/out2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  r/out2_reg[7]/Q
                         net (fo=2, routed)           0.133     1.742    r/out2[7]
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  r/out20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.853    r/out20_carry__0_n_5
    SLICE_X4Y30          FDRE                                         r  r/out2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.854     1.981    r/CLK
    SLICE_X4Y30          FDRE                                         r  r/out2_reg[7]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.105     1.573    r/out2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 r/out2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/out2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.584     1.467    r/CLK
    SLICE_X4Y29          FDRE                                         r  r/out2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  r/out2_reg[3]/Q
                         net (fo=2, routed)           0.134     1.742    r/out2[3]
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  r/out20_carry/O[2]
                         net (fo=1, routed)           0.000     1.853    r/out20_carry_n_5
    SLICE_X4Y29          FDRE                                         r  r/out2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.853     1.980    r/CLK
    SLICE_X4Y29          FDRE                                         r  r/out2_reg[3]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.105     1.572    r/out2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 r/out2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/out2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.288ns (70.240%)  route 0.122ns (29.760%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.584     1.467    r/CLK
    SLICE_X5Y29          FDRE                                         r  r/out2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  r/out2_reg[0]/Q
                         net (fo=3, routed)           0.122     1.730    r/out2[0]
    SLICE_X4Y29          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.877 r  r/out20_carry/O[0]
                         net (fo=1, routed)           0.000     1.877    r/out20_carry_n_7
    SLICE_X4Y29          FDRE                                         r  r/out2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.853     1.980    r/CLK
    SLICE_X4Y29          FDRE                                         r  r/out2_reg[1]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.105     1.585    r/out2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { reloj }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  reloj_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y30    r/out1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32    r/out1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32    r/out1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32    r/out1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y33    r/out1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y33    r/out1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y33    r/out1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y33    r/out1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y34    r/out1_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    r/out1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    r/out1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    r/out1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    r/out1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    r/out1_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    r/out1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    r/out1_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    r/out1_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    r/out1_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    r/out1_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    r/out1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    r/out1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    r/out1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    r/out1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    r/out1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    r/out1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    r/out1_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    r/out1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    r/out1_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    r/out1_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c4/cont1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.920ns  (logic 4.163ns (41.968%)  route 5.757ns (58.032%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE                         0.000     0.000 r  c4/cont1_reg[0]/C
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  c4/cont1_reg[0]/Q
                         net (fo=20, routed)          0.896     1.414    c4/cont1_reg[0]
    SLICE_X6Y32          LUT4 (Prop_lut4_I3_O)        0.124     1.538 r  c4/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.861     6.399    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     9.920 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.920    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c4/cont1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.814ns  (logic 4.291ns (43.725%)  route 5.523ns (56.275%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE                         0.000     0.000 r  c4/cont1_reg[1]/C
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  c4/cont1_reg[1]/Q
                         net (fo=19, routed)          0.796     1.274    c4/cont1_reg[1]
    SLICE_X7Y32          LUT4 (Prop_lut4_I3_O)        0.295     1.569 r  c4/LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           4.727     6.296    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     9.814 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.814    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c4/cont1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.801ns  (logic 4.149ns (42.335%)  route 5.652ns (57.665%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE                         0.000     0.000 r  c4/cont1_reg[0]/C
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  c4/cont1_reg[0]/Q
                         net (fo=20, routed)          0.898     1.416    c4/cont1_reg[0]
    SLICE_X6Y32          LUT4 (Prop_lut4_I3_O)        0.124     1.540 r  c4/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.753     6.294    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     9.801 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.801    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c4/cont1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.478ns  (logic 4.516ns (47.652%)  route 4.961ns (52.348%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE                         0.000     0.000 r  c4/cont1_reg[1]/C
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  c4/cont1_reg[1]/Q
                         net (fo=19, routed)          0.796     1.274    c4/cont1_reg[1]
    SLICE_X7Y32          LUT4 (Prop_lut4_I3_O)        0.321     1.595 r  c4/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           4.166     5.760    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.717     9.478 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.478    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c4/cont1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.031ns  (logic 4.544ns (50.317%)  route 4.487ns (49.683%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE                         0.000     0.000 r  c4/cont1_reg[1]/C
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  c4/cont1_reg[1]/Q
                         net (fo=19, routed)          0.992     1.470    c4/cont1_reg[1]
    SLICE_X6Y32          LUT4 (Prop_lut4_I2_O)        0.327     1.797 r  c4/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.495     5.292    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.739     9.031 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.031    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c4/cont1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.896ns  (logic 4.298ns (48.317%)  route 4.598ns (51.683%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE                         0.000     0.000 r  c4/cont1_reg[1]/C
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  c4/cont1_reg[1]/Q
                         net (fo=19, routed)          0.968     1.446    c4/cont1_reg[1]
    SLICE_X7Y31          LUT4 (Prop_lut4_I3_O)        0.295     1.741 r  c4/LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.630     5.371    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     8.896 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.896    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c4/cont1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.553ns  (logic 4.277ns (50.004%)  route 4.276ns (49.996%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE                         0.000     0.000 r  c4/cont1_reg[1]/C
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  c4/cont1_reg[1]/Q
                         net (fo=19, routed)          0.970     1.448    c4/cont1_reg[1]
    SLICE_X7Y31          LUT4 (Prop_lut4_I3_O)        0.295     1.743 r  c4/LED_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.307     5.049    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504     8.553 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.553    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c4/cont1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.222ns  (logic 4.509ns (54.841%)  route 3.713ns (45.159%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE                         0.000     0.000 r  c4/cont1_reg[1]/C
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  c4/cont1_reg[1]/Q
                         net (fo=19, routed)          0.968     1.446    c4/cont1_reg[1]
    SLICE_X7Y31          LUT4 (Prop_lut4_I3_O)        0.323     1.769 r  c4/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.746     4.514    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.708     8.222 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.222    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c4/cont1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.178ns  (logic 4.393ns (53.710%)  route 3.786ns (46.290%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE                         0.000     0.000 r  c4/cont1_reg[0]/C
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  c4/cont1_reg[0]/Q
                         net (fo=20, routed)          0.896     1.414    c4/cont1_reg[0]
    SLICE_X6Y32          LUT4 (Prop_lut4_I2_O)        0.150     1.564 r  c4/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.889     4.454    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.725     8.178 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.178    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c4/cont1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.168ns  (logic 4.508ns (55.188%)  route 3.660ns (44.812%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE                         0.000     0.000 r  c4/cont1_reg[1]/C
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  c4/cont1_reg[1]/Q
                         net (fo=19, routed)          0.955     1.433    c4/cont1_reg[1]
    SLICE_X6Y30          LUT4 (Prop_lut4_I1_O)        0.321     1.754 r  c4/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.706     4.459    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.709     8.168 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.168    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c8/cont_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            c8/cont_reg[4]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE                         0.000     0.000 r  c8/cont_reg[2]_C/C
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c8/cont_reg[2]_C/Q
                         net (fo=11, routed)          0.110     0.251    c8/cont_reg[2]_C_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I2_O)        0.045     0.296 r  c8/cont[4]_P_i_1/O
                         net (fo=1, routed)           0.000     0.296    c8/plusOp[4]
    SLICE_X1Y32          FDPE                                         r  c8/cont_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c8/cont_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            c8/cont_reg[5]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.203ns (67.469%)  route 0.098ns (32.531%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          LDCE                         0.000     0.000 r  c8/cont_reg[5]_LDC/G
    SLICE_X0Y31          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  c8/cont_reg[5]_LDC/Q
                         net (fo=7, routed)           0.098     0.256    c8/cont_reg[5]_LDC_n_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I2_O)        0.045     0.301 r  c8/cont[5]_P_i_1/O
                         net (fo=1, routed)           0.000     0.301    c8/plusOp[5]
    SLICE_X1Y31          FDPE                                         r  c8/cont_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c8/cont_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            c8/cont_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE                         0.000     0.000 r  c8/cont_reg[1]_C/C
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c8/cont_reg[1]_C/Q
                         net (fo=6, routed)           0.127     0.268    c8/cont_reg[1]_C_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.045     0.313 r  c8/cont[1]_P_i_1/O
                         net (fo=1, routed)           0.000     0.313    c8/plusOp[1]
    SLICE_X2Y28          FDPE                                         r  c8/cont_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c8/cont_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            c8/cont_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (57.129%)  route 0.140ns (42.871%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE                         0.000     0.000 r  c8/cont_reg[1]_C/C
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c8/cont_reg[1]_C/Q
                         net (fo=6, routed)           0.140     0.281    c8/cont_reg[1]_C_n_0
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.045     0.326 r  c8/cont[1]_C_i_1/O
                         net (fo=1, routed)           0.000     0.326    c8/cont[1]_C_i_1_n_0
    SLICE_X3Y28          FDCE                                         r  c8/cont_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c8/cont_reg[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            c8/cont_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.150%)  route 0.164ns (46.850%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDPE                         0.000     0.000 r  c8/cont_reg[3]_P/C
    SLICE_X0Y28          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  c8/cont_reg[3]_P/Q
                         net (fo=4, routed)           0.164     0.305    c8/cont_reg[3]_P_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.045     0.350 r  c8/cont[3]_C_i_1/O
                         net (fo=1, routed)           0.000     0.350    c8/cont[3]_C_i_1_n_0
    SLICE_X1Y29          FDCE                                         r  c8/cont_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c8/cont_reg[5]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            c8/cont_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.186ns (51.400%)  route 0.176ns (48.600%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDPE                         0.000     0.000 r  c8/cont_reg[5]_P/C
    SLICE_X1Y31          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  c8/cont_reg[5]_P/Q
                         net (fo=7, routed)           0.176     0.317    c8/cont_reg[5]_P_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I2_O)        0.045     0.362 r  c8/cont[5]_C_i_1/O
                         net (fo=1, routed)           0.000     0.362    c8/cont[5]_C_i_1_n_0
    SLICE_X5Y31          FDCE                                         r  c8/cont_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c8/cont_reg[4]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            c8/cont_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE                         0.000     0.000 r  c8/cont_reg[4]_C/C
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c8/cont_reg[4]_C/Q
                         net (fo=5, routed)           0.179     0.320    c8/cont_reg[4]_C_n_0
    SLICE_X5Y32          LUT5 (Prop_lut5_I4_O)        0.042     0.362 r  c8/cont[4]_C_i_1/O
                         net (fo=1, routed)           0.000     0.362    c8/cont[4]_C_i_1_n_0
    SLICE_X5Y32          FDCE                                         r  c8/cont_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c8/cont_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            c8/cont_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDPE                         0.000     0.000 r  c8/cont_reg[2]_P/C
    SLICE_X3Y30          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  c8/cont_reg[2]_P/Q
                         net (fo=11, routed)          0.181     0.322    c8/cont_reg[2]_P_n_0
    SLICE_X3Y30          LUT4 (Prop_lut4_I3_O)        0.045     0.367 r  c8/cont[2]_P_i_1/O
                         net (fo=1, routed)           0.000     0.367    c8/plusOp[2]
    SLICE_X3Y30          FDPE                                         r  c8/cont_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c8/cont_reg[7]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            c8/cont_reg[7]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.209ns (56.766%)  route 0.159ns (43.234%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE                         0.000     0.000 r  c8/cont_reg[7]_C/C
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  c8/cont_reg[7]_C/Q
                         net (fo=5, routed)           0.159     0.323    c8/cont_reg[7]_C_n_0
    SLICE_X7Y30          LUT5 (Prop_lut5_I2_O)        0.045     0.368 r  c8/cont[7]_P_i_1/O
                         net (fo=1, routed)           0.000     0.368    c8/plusOp[7]
    SLICE_X7Y30          FDPE                                         r  c8/cont_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c8/cont_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            c8/cont_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.209ns (51.447%)  route 0.197ns (48.553%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDPE                         0.000     0.000 r  c8/cont_reg[0]_P/C
    SLICE_X2Y29          FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  c8/cont_reg[0]_P/Q
                         net (fo=8, routed)           0.197     0.361    c8/cont_reg[0]_P_n_0
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.045     0.406 r  c8/cont[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.406    c8/plusOp[0]
    SLICE_X2Y29          FDPE                                         r  c8/cont_reg[0]_P/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r/re2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c8/cont_reg[0]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.750ns  (logic 0.704ns (18.772%)  route 3.046ns (81.228%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.144    r/CLK
    SLICE_X5Y30          FDRE                                         r  r/re2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  r/re2_reg/Q
                         net (fo=6, routed)           0.951     6.552    c8/r_2
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124     6.676 f  c8/cont_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          1.163     7.839    c8/cont_reg[7]_LDC_i_3_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124     7.963 f  c8/cont_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.932     8.895    c8/cont_reg[0]_LDC_i_2_n_0
    SLICE_X1Y30          FDCE                                         f  c8/cont_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/re2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c8/cont_reg[3]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 0.730ns (19.572%)  route 3.000ns (80.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.144    r/CLK
    SLICE_X5Y30          FDRE                                         r  r/re2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  r/re2_reg/Q
                         net (fo=6, routed)           0.951     6.552    c8/r_2
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124     6.676 f  c8/cont_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          1.410     8.086    c8/cont_reg[7]_LDC_i_3_n_0
    SLICE_X1Y28          LUT5 (Prop_lut5_I0_O)        0.150     8.236 f  c8/cont_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.638     8.874    c8/cont_reg[3]_LDC_i_1_n_0
    SLICE_X0Y28          FDPE                                         f  c8/cont_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/re2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c8/cont_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.670ns  (logic 0.704ns (19.184%)  route 2.966ns (80.816%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.144    r/CLK
    SLICE_X5Y30          FDRE                                         r  r/re2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  r/re2_reg/Q
                         net (fo=6, routed)           0.951     6.552    c8/r_2
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124     6.676 f  c8/cont_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          1.008     7.684    c8/cont_reg[7]_LDC_i_3_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.808 f  c8/cont_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           1.006     8.814    c8/cont_reg[5]_LDC_i_2_n_0
    SLICE_X0Y31          LDCE                                         f  c8/cont_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/re2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c8/cont_reg[0]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.666ns  (logic 0.732ns (19.970%)  route 2.934ns (80.030%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.144    r/CLK
    SLICE_X5Y30          FDRE                                         r  r/re2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  r/re2_reg/Q
                         net (fo=6, routed)           0.951     6.552    c8/r_2
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124     6.676 f  c8/cont_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          1.163     7.839    c8/cont_reg[7]_LDC_i_3_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.152     7.991 f  c8/cont_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.819     8.810    c8/cont_reg[0]_LDC_i_1_n_0
    SLICE_X2Y29          FDPE                                         f  c8/cont_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/re2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c8/cont_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.585ns  (logic 0.704ns (19.636%)  route 2.881ns (80.364%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.144    r/CLK
    SLICE_X5Y30          FDRE                                         r  r/re2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  r/re2_reg/Q
                         net (fo=6, routed)           0.951     6.552    c8/r_2
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124     6.676 f  c8/cont_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          1.007     7.683    c8/cont_reg[7]_LDC_i_3_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I0_O)        0.124     7.807 f  c8/cont_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.922     8.730    c8/cont_reg[4]_LDC_i_2_n_0
    SLICE_X3Y32          LDCE                                         f  c8/cont_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/re2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c8/cont_reg[3]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.550ns  (logic 0.704ns (19.833%)  route 2.846ns (80.167%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.144    r/CLK
    SLICE_X5Y30          FDRE                                         r  r/re2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  r/re2_reg/Q
                         net (fo=6, routed)           0.951     6.552    c8/r_2
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124     6.676 f  c8/cont_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          1.408     8.084    c8/cont_reg[7]_LDC_i_3_n_0
    SLICE_X1Y28          LUT5 (Prop_lut5_I0_O)        0.124     8.208 f  c8/cont_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.486     8.694    c8/cont_reg[3]_LDC_i_2_n_0
    SLICE_X1Y29          FDCE                                         f  c8/cont_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/re2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c8/cont_reg[1]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.493ns  (logic 0.733ns (20.982%)  route 2.760ns (79.018%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.144    r/CLK
    SLICE_X5Y30          FDRE                                         r  r/re2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  r/re2_reg/Q
                         net (fo=6, routed)           0.951     6.552    c8/r_2
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124     6.676 f  c8/cont_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          1.160     7.836    c8/cont_reg[7]_LDC_i_3_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I0_O)        0.153     7.989 f  c8/cont_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.649     8.638    c8/cont_reg[1]_LDC_i_1_n_0
    SLICE_X2Y28          FDPE                                         f  c8/cont_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/re2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c8/cont_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.480ns  (logic 0.704ns (20.230%)  route 2.776ns (79.770%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.144    r/CLK
    SLICE_X5Y30          FDRE                                         r  r/re2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  r/re2_reg/Q
                         net (fo=6, routed)           0.951     6.552    c8/r_2
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124     6.676 f  c8/cont_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          1.163     7.839    c8/cont_reg[7]_LDC_i_3_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124     7.963 f  c8/cont_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.661     8.624    c8/cont_reg[0]_LDC_i_2_n_0
    SLICE_X3Y29          LDCE                                         f  c8/cont_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/re2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c8/cont_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.463ns  (logic 0.704ns (20.332%)  route 2.759ns (79.668%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.144    r/CLK
    SLICE_X5Y30          FDRE                                         r  r/re2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  r/re2_reg/Q
                         net (fo=6, routed)           0.951     6.552    c8/r_2
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124     6.676 f  c8/cont_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          1.408     8.084    c8/cont_reg[7]_LDC_i_3_n_0
    SLICE_X1Y28          LUT5 (Prop_lut5_I0_O)        0.124     8.208 f  c8/cont_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.399     8.607    c8/cont_reg[3]_LDC_i_2_n_0
    SLICE_X1Y28          LDCE                                         f  c8/cont_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/re2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c8/cont_reg[6]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.418ns  (logic 0.733ns (21.448%)  route 2.685ns (78.552%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.144    r/CLK
    SLICE_X5Y30          FDRE                                         r  r/re2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  r/re2_reg/Q
                         net (fo=6, routed)           0.951     6.552    c8/r_2
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124     6.676 f  c8/cont_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          0.926     7.601    c8/cont_reg[7]_LDC_i_3_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I0_O)        0.153     7.754 f  c8/cont_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.807     8.562    c8/cont_reg[6]_LDC_i_1_n_0
    SLICE_X6Y32          FDPE                                         f  c8/cont_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r/re2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c8/cont_reg[5]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.989ns  (logic 0.231ns (23.364%)  route 0.758ns (76.636%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    r/CLK
    SLICE_X5Y30          FDRE                                         r  r/re2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  r/re2_reg/Q
                         net (fo=6, routed)           0.347     1.957    c8/r_2
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.045     2.002 f  c8/cont_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          0.239     2.241    c8/cont_reg[7]_LDC_i_3_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.045     2.286 f  c8/cont_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.171     2.457    c8/cont_reg[5]_LDC_i_1_n_0
    SLICE_X1Y31          FDPE                                         f  c8/cont_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/re2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c8/cont_reg[7]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.030ns  (logic 0.231ns (22.430%)  route 0.799ns (77.570%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    r/CLK
    SLICE_X5Y30          FDRE                                         r  r/re2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  r/re2_reg/Q
                         net (fo=6, routed)           0.347     1.957    c8/r_2
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.045     2.002 f  c8/cont_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          0.129     2.131    c8/cont_reg[7]_LDC_i_3_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.045     2.176 f  c8/cont_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.322     2.498    c8/cont_reg[7]_LDC_i_1_n_0
    SLICE_X7Y30          FDPE                                         f  c8/cont_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/re2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c8/cont_reg[7]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.060ns  (logic 0.231ns (21.801%)  route 0.829ns (78.199%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    r/CLK
    SLICE_X5Y30          FDRE                                         r  r/re2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  r/re2_reg/Q
                         net (fo=6, routed)           0.347     1.957    c8/r_2
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.045     2.002 f  c8/cont_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          0.296     2.298    c8/cont_reg[7]_LDC_i_3_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I5_O)        0.045     2.343 f  c8/cont_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.185     2.528    c8/cont_reg[7]_LDC_i_2_n_0
    SLICE_X6Y29          FDCE                                         f  c8/cont_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/re2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c8/cont_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.066ns  (logic 0.231ns (21.674%)  route 0.835ns (78.326%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    r/CLK
    SLICE_X5Y30          FDRE                                         r  r/re2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  r/re2_reg/Q
                         net (fo=6, routed)           0.347     1.957    c8/r_2
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.045     2.002 f  c8/cont_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          0.296     2.298    c8/cont_reg[7]_LDC_i_3_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I5_O)        0.045     2.343 f  c8/cont_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.191     2.534    c8/cont_reg[7]_LDC_i_2_n_0
    SLICE_X6Y30          LDCE                                         f  c8/cont_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/re2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c8/cont_reg[2]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.093ns  (logic 0.231ns (21.127%)  route 0.862ns (78.873%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    r/CLK
    SLICE_X5Y30          FDRE                                         r  r/re2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  r/re2_reg/Q
                         net (fo=6, routed)           0.347     1.957    c8/r_2
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.045     2.002 f  c8/cont_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          0.323     2.325    c8/cont_reg[7]_LDC_i_3_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.045     2.370 f  c8/cont_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.191     2.561    c8/cont_reg[2]_LDC_i_1_n_0
    SLICE_X3Y30          FDPE                                         f  c8/cont_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/re2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c8/cont_reg[4]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.104ns  (logic 0.231ns (20.928%)  route 0.873ns (79.072%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    r/CLK
    SLICE_X5Y30          FDRE                                         r  r/re2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  r/re2_reg/Q
                         net (fo=6, routed)           0.347     1.957    c8/r_2
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.045     2.002 f  c8/cont_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          0.394     2.396    c8/cont_reg[7]_LDC_i_3_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I0_O)        0.045     2.441 f  c8/cont_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.131     2.572    c8/cont_reg[4]_LDC_i_2_n_0
    SLICE_X5Y32          FDCE                                         f  c8/cont_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/re2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c8/cont_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.116ns  (logic 0.231ns (20.696%)  route 0.885ns (79.304%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    r/CLK
    SLICE_X5Y30          FDRE                                         r  r/re2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  r/re2_reg/Q
                         net (fo=6, routed)           0.347     1.957    c8/r_2
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.045     2.002 f  c8/cont_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          0.323     2.325    c8/cont_reg[7]_LDC_i_3_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.045     2.370 f  c8/cont_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.214     2.584    c8/cont_reg[2]_LDC_i_2_n_0
    SLICE_X3Y31          LDCE                                         f  c8/cont_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/re2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c8/cont_reg[6]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.134ns  (logic 0.231ns (20.371%)  route 0.903ns (79.629%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    r/CLK
    SLICE_X5Y30          FDRE                                         r  r/re2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  r/re2_reg/Q
                         net (fo=6, routed)           0.347     1.957    c8/r_2
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.045     2.002 f  c8/cont_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          0.371     2.372    c8/cont_reg[7]_LDC_i_3_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I0_O)        0.045     2.417 f  c8/cont_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.185     2.602    c8/cont_reg[6]_LDC_i_2_n_0
    SLICE_X7Y31          FDCE                                         f  c8/cont_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/re2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c8/cont_reg[4]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.152ns  (logic 0.229ns (19.872%)  route 0.923ns (80.128%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    r/CLK
    SLICE_X5Y30          FDRE                                         r  r/re2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  r/re2_reg/Q
                         net (fo=6, routed)           0.347     1.957    c8/r_2
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.045     2.002 f  c8/cont_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          0.394     2.396    c8/cont_reg[7]_LDC_i_3_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I0_O)        0.043     2.439 f  c8/cont_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.181     2.621    c8/cont_reg[4]_LDC_i_1_n_0
    SLICE_X1Y32          FDPE                                         f  c8/cont_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/re2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c8/cont_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.212ns  (logic 0.231ns (19.063%)  route 0.981ns (80.937%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    r/CLK
    SLICE_X5Y30          FDRE                                         r  r/re2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  r/re2_reg/Q
                         net (fo=6, routed)           0.347     1.957    c8/r_2
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.045     2.002 f  c8/cont_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          0.448     2.450    c8/cont_reg[7]_LDC_i_3_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I0_O)        0.045     2.495 f  c8/cont_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.185     2.680    c8/cont_reg[1]_LDC_i_2_n_0
    SLICE_X2Y27          LDCE                                         f  c8/cont_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------





