# MIPS

VHDL implementation of Single-Cycle 32-bits MIPS Processor. This project has been tested on a Digilent Basys 2 FPGA


![mips](https://github.com/JisaDianaMaria/AC1-2022-2023/assets/115015756/1154954a-5102-490c-aa2d-a40ac809e68b)
