# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/0bc7/hdl/verilog/acc64mau_req_cmd.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/0bc7/hdl/verilog/acc64mau_req_size.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/0bc7/hdl/verilog/HLS_malloc_1_s.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/0bc7/hdl/verilog/acc64mau_req_addrbkb.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/0bc7/hdl/verilog/acc64mau_req_list.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/0bc7/hdl/verilog/acc64mau.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/0bc7/hdl/verilog/HLS_free_1_s.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.ip_user_files/bd/design_1/ip/design_1_acc64mau_0_0/sim/design_1_acc64mau_0_0.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/dbfe/hdl/verilog/Ext_KWTA_mux_520_ocq.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/dbfe/hdl/verilog/Ext_KWTA_mux_516_ncg.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/dbfe/hdl/verilog/Ext_KWTA.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/dbfe/hdl/verilog/Ext_KWTA_group_tribs.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/dbfe/hdl/verilog/Ext_KWTA_mux_533_pcA.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/dbfe/hdl/verilog/Ext_KWTA_shift_cojbC.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/dbfe/hdl/verilog/Ext_KWTA_extra_malbW.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/dbfe/hdl/verilog/Ext_KWTA_mark_maskbM.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/dbfe/hdl/verilog/Ext_KWTA_mux_53_6mb6.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/dbfe/hdl/verilog/Ext_KWTA_heap_trecud.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/dbfe/hdl/verilog/Ext_KWTA_maintainbkb.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/dbfe/hdl/verilog/Ext_KWTA_group_trhbi.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.ip_user_files/bd/design_1/ip/design_1_Ext_KWTA_0_0/sim/design_1_Ext_KWTA_0_0.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/1412/hdl/verilog/Ext_HTA_addr_treeeOg.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/1412/hdl/verilog/Ext_HTA_mark_mask_V.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/1412/hdl/verilog/Ext_HTA_shift_condEe.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/1412/hdl/verilog/Ext_HTA_group_trebkb.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/1412/hdl/verilog/Ext_HTA_mux_104_6g8j.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/1412/hdl/verilog/Ext_HTA.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/1412/hdl/verilog/log_2_64bit.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/1412/hdl/verilog/Ext_HTA_group_trecud.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/1412/hdl/verilog/Ext_HTA_mux_164_6fYi.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.ip_user_files/bd/design_1/ip/design_1_Ext_HTA_0_0/sim/design_1_Ext_HTA_0_0.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.ip_user_files/bd/design_1/hdl/design_1.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test64kmau.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" --include "../../../test64kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
