$date
    Jul  7, 2025  01:16:16
$end
$version
    TOOL:	xmsim	23.03-s001
$end
$timescale
    1 ps
$end

$scope module tb $end
$var event     1 !    nextgd $end
$var event     1 "    nextgm $end

$scope module vif $end
$var reg       1 #    clk $end
$var reg       1 $    resetn $end
$var reg       1 %    awvalid $end
$var reg       1 &    awready $end
$var reg       1 '    arvalid $end
$var reg       1 (    arready $end
$var reg       1 )    wvalid $end
$var reg       1 *    wready $end
$var reg       1 +    bready $end
$var reg       1 ,    bvalid $end
$var reg       1 -    rvalid $end
$var reg       1 .    rready $end
$var reg      32 /    awaddr [31:0] $end
$var reg      32 0    araddr [31:0] $end
$var reg      32 1    wdata [31:0] $end
$var reg      32 2    rdata [31:0] $end
$var reg       2 3    wresp [1:0] $end
$var reg       2 4    rresp [1:0] $end
$upscope $end


$scope module dut $end
$var wire      1 5    s_axi_aclk  $end
$var wire      1 6    s_axi_aresetn  $end
$var wire      1 7    s_axi_awvalid  $end
$var reg       1 8    s_axi_awready $end
$var wire     32 9    s_axi_awaddr [31:0] $end
$var wire      1 :    s_axi_wvalid  $end
$var reg       1 ;    s_axi_wready $end
$var wire     32 <    s_axi_wdata [31:0] $end
$var reg       1 =    s_axi_bvalid $end
$var wire      1 >    s_axi_bready  $end
$var reg       2 ?    s_axi_bresp [1:0] $end
$var wire      1 @    s_axi_arvalid  $end
$var reg       1 A    s_axi_arready $end
$var wire     32 B    s_axi_araddr [31:0] $end
$var reg       1 C    s_axi_rvalid $end
$var wire      1 D    s_axi_rready  $end
$var reg      32 E    s_axi_rdata [31:0] $end
$var reg       2 F    s_axi_rresp [1:0] $end
$var parameter 32 G    idle $end
$var parameter 32 H    send_waddr_ack $end
$var parameter 32 I    send_raddr_ack $end
$var parameter 32 J    send_wdata_ack $end
$var parameter 32 K    update_mem $end
$var parameter 32 L    send_wr_err $end
$var parameter 32 M    send_wr_resp $end
$var parameter 32 N    gen_data $end
$var parameter 32 O    send_rd_err $end
$var parameter 32 P    send_rdata $end
$var reg       4 Q    state [3:0] $end
$var reg       4 R    next_state [3:0] $end
$var reg       2 S    count [1:0] $end
$var reg      32 T    waddr [31:0] $end
$var reg      32 U    raddr [31:0] $end
$var reg      32 V    wdata [31:0] $end
$var reg      32 W    rdata [31:0] $end
$var reg      32 X    mem[0] [31:0] $end
$var reg      32 Y    mem[1] [31:0] $end
$var reg      32 Z    mem[2] [31:0] $end
$var reg      32 [    mem[3] [31:0] $end
$var reg      32 \    mem[4] [31:0] $end
$var reg      32 ]    mem[5] [31:0] $end
$var reg      32 ^    mem[6] [31:0] $end
$var reg      32 _    mem[7] [31:0] $end
$var reg      32 `    mem[8] [31:0] $end
$var reg      32 a    mem[9] [31:0] $end
$var reg      32 b    mem[10] [31:0] $end
$var reg      32 c    mem[11] [31:0] $end
$var reg      32 d    mem[12] [31:0] $end
$var reg      32 e    mem[13] [31:0] $end
$var reg      32 f    mem[14] [31:0] $end
$var reg      32 g    mem[15] [31:0] $end
$var reg      32 h    mem[16] [31:0] $end
$var reg      32 i    mem[17] [31:0] $end
$var reg      32 j    mem[18] [31:0] $end
$var reg      32 k    mem[19] [31:0] $end
$var reg      32 l    mem[20] [31:0] $end
$var reg      32 m    mem[21] [31:0] $end
$var reg      32 n    mem[22] [31:0] $end
$var reg      32 o    mem[23] [31:0] $end
$var reg      32 p    mem[24] [31:0] $end
$var reg      32 q    mem[25] [31:0] $end
$var reg      32 r    mem[26] [31:0] $end
$var reg      32 s    mem[27] [31:0] $end
$var reg      32 t    mem[28] [31:0] $end
$var reg      32 u    mem[29] [31:0] $end
$var reg      32 v    mem[30] [31:0] $end
$var reg      32 w    mem[31] [31:0] $end
$var reg      32 x    mem[32] [31:0] $end
$var reg      32 y    mem[33] [31:0] $end
$var reg      32 z    mem[34] [31:0] $end
$var reg      32 {    mem[35] [31:0] $end
$var reg      32 |    mem[36] [31:0] $end
$var reg      32 }    mem[37] [31:0] $end
$var reg      32 ~    mem[38] [31:0] $end
$var reg      32 !!   mem[39] [31:0] $end
$var reg      32 "!   mem[40] [31:0] $end
$var reg      32 #!   mem[41] [31:0] $end
$var reg      32 $!   mem[42] [31:0] $end
$var reg      32 %!   mem[43] [31:0] $end
$var reg      32 &!   mem[44] [31:0] $end
$var reg      32 '!   mem[45] [31:0] $end
$var reg      32 (!   mem[46] [31:0] $end
$var reg      32 )!   mem[47] [31:0] $end
$var reg      32 *!   mem[48] [31:0] $end
$var reg      32 +!   mem[49] [31:0] $end
$var reg      32 ,!   mem[50] [31:0] $end
$var reg      32 -!   mem[51] [31:0] $end
$var reg      32 .!   mem[52] [31:0] $end
$var reg      32 /!   mem[53] [31:0] $end
$var reg      32 0!   mem[54] [31:0] $end
$var reg      32 1!   mem[55] [31:0] $end
$var reg      32 2!   mem[56] [31:0] $end
$var reg      32 3!   mem[57] [31:0] $end
$var reg      32 4!   mem[58] [31:0] $end
$var reg      32 5!   mem[59] [31:0] $end
$var reg      32 6!   mem[60] [31:0] $end
$var reg      32 7!   mem[61] [31:0] $end
$var reg      32 8!   mem[62] [31:0] $end
$var reg      32 9!   mem[63] [31:0] $end
$var reg      32 :!   mem[64] [31:0] $end
$var reg      32 ;!   mem[65] [31:0] $end
$var reg      32 <!   mem[66] [31:0] $end
$var reg      32 =!   mem[67] [31:0] $end
$var reg      32 >!   mem[68] [31:0] $end
$var reg      32 ?!   mem[69] [31:0] $end
$var reg      32 @!   mem[70] [31:0] $end
$var reg      32 A!   mem[71] [31:0] $end
$var reg      32 B!   mem[72] [31:0] $end
$var reg      32 C!   mem[73] [31:0] $end
$var reg      32 D!   mem[74] [31:0] $end
$var reg      32 E!   mem[75] [31:0] $end
$var reg      32 F!   mem[76] [31:0] $end
$var reg      32 G!   mem[77] [31:0] $end
$var reg      32 H!   mem[78] [31:0] $end
$var reg      32 I!   mem[79] [31:0] $end
$var reg      32 J!   mem[80] [31:0] $end
$var reg      32 K!   mem[81] [31:0] $end
$var reg      32 L!   mem[82] [31:0] $end
$var reg      32 M!   mem[83] [31:0] $end
$var reg      32 N!   mem[84] [31:0] $end
$var reg      32 O!   mem[85] [31:0] $end
$var reg      32 P!   mem[86] [31:0] $end
$var reg      32 Q!   mem[87] [31:0] $end
$var reg      32 R!   mem[88] [31:0] $end
$var reg      32 S!   mem[89] [31:0] $end
$var reg      32 T!   mem[90] [31:0] $end
$var reg      32 U!   mem[91] [31:0] $end
$var reg      32 V!   mem[92] [31:0] $end
$var reg      32 W!   mem[93] [31:0] $end
$var reg      32 X!   mem[94] [31:0] $end
$var reg      32 Y!   mem[95] [31:0] $end
$var reg      32 Z!   mem[96] [31:0] $end
$var reg      32 [!   mem[97] [31:0] $end
$var reg      32 \!   mem[98] [31:0] $end
$var reg      32 ]!   mem[99] [31:0] $end
$var reg      32 ^!   mem[100] [31:0] $end
$var reg      32 _!   mem[101] [31:0] $end
$var reg      32 `!   mem[102] [31:0] $end
$var reg      32 a!   mem[103] [31:0] $end
$var reg      32 b!   mem[104] [31:0] $end
$var reg      32 c!   mem[105] [31:0] $end
$var reg      32 d!   mem[106] [31:0] $end
$var reg      32 e!   mem[107] [31:0] $end
$var reg      32 f!   mem[108] [31:0] $end
$var reg      32 g!   mem[109] [31:0] $end
$var reg      32 h!   mem[110] [31:0] $end
$var reg      32 i!   mem[111] [31:0] $end
$var reg      32 j!   mem[112] [31:0] $end
$var reg      32 k!   mem[113] [31:0] $end
$var reg      32 l!   mem[114] [31:0] $end
$var reg      32 m!   mem[115] [31:0] $end
$var reg      32 n!   mem[116] [31:0] $end
$var reg      32 o!   mem[117] [31:0] $end
$var reg      32 p!   mem[118] [31:0] $end
$var reg      32 q!   mem[119] [31:0] $end
$var reg      32 r!   mem[120] [31:0] $end
$var reg      32 s!   mem[121] [31:0] $end
$var reg      32 t!   mem[122] [31:0] $end
$var reg      32 u!   mem[123] [31:0] $end
$var reg      32 v!   mem[124] [31:0] $end
$var reg      32 w!   mem[125] [31:0] $end
$var reg      32 x!   mem[126] [31:0] $end
$var reg      32 y!   mem[127] [31:0] $end
$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
b1001 P
b1000 O
b111 N
b110 M
b101 L
b100 K
b11 J
b10 I
b1 H
b0 G
x!
x"
0#
0$
0%
x&
0'
x(
0)
x*
0+
x,
x-
x.
b0 /
b0 0
b0 1
bx 2
bx 3
bx 4
05
06
07
x8
b0 9
0:
x;
b0 <
x=
0>
bx ?
0@
xA
b0 B
xC
xD
bx E
bx F
b0 Q
b0 R
b0 S
bx T
bx U
bx V
bx W
bx X
bx Y
bx Z
bx [
bx \
bx ]
bx ^
bx _
bx `
bx a
bx b
bx c
bx d
bx e
bx f
bx g
bx h
bx i
bx j
bx k
bx l
bx m
bx n
bx o
bx p
bx q
bx r
bx s
bx t
bx u
bx v
bx w
bx x
bx y
bx z
bx {
bx |
bx }
bx ~
bx !!
bx "!
bx #!
bx $!
bx %!
bx &!
bx '!
bx (!
bx )!
bx *!
bx +!
bx ,!
bx -!
bx .!
bx /!
bx 0!
bx 1!
bx 2!
bx 3!
bx 4!
bx 5!
bx 6!
bx 7!
bx 8!
bx 9!
bx :!
bx ;!
bx <!
bx =!
bx >!
bx ?!
bx @!
bx A!
bx B!
bx C!
bx D!
bx E!
bx F!
bx G!
bx H!
bx I!
bx J!
bx K!
bx L!
bx M!
bx N!
bx O!
bx P!
bx Q!
bx R!
bx S!
bx T!
bx U!
bx V!
bx W!
bx X!
bx Y!
bx Z!
bx [!
bx \!
bx ]!
bx ^!
bx _!
bx `!
bx a!
bx b!
bx c!
bx d!
bx e!
bx f!
bx g!
bx h!
bx i!
bx j!
bx k!
bx l!
bx m!
bx n!
bx o!
bx p!
bx q!
bx r!
bx s!
bx t!
bx u!
bx v!
bx w!
bx x!
bx y!
$end
#5000
1#
15
b0 X
b0 Y
b0 Z
b0 [
b0 \
b0 ]
b0 ^
b0 _
b0 `
b0 a
b0 b
b0 c
b0 d
b0 e
b0 f
b0 g
b0 h
b0 i
b0 j
b0 k
b0 l
b0 m
b0 n
b0 o
b0 p
b0 q
b0 r
b0 s
b0 t
b0 u
b0 v
b0 w
b0 x
b0 y
b0 z
b0 {
b0 |
b0 }
b0 ~
b0 !!
b0 "!
b0 #!
b0 $!
b0 %!
b0 &!
b0 '!
b0 (!
b0 )!
b0 *!
b0 +!
b0 ,!
b0 -!
b0 .!
b0 /!
b0 0!
b0 1!
b0 2!
b0 3!
b0 4!
b0 5!
b0 6!
b0 7!
b0 8!
b0 9!
b0 :!
b0 ;!
b0 <!
b0 =!
b0 >!
b0 ?!
b0 @!
b0 A!
b0 B!
b0 C!
b0 D!
b0 E!
b0 F!
b0 G!
b0 H!
b0 I!
b0 J!
b0 K!
b0 L!
b0 M!
b0 N!
b0 O!
b0 P!
b0 Q!
b0 R!
b0 S!
b0 T!
b0 U!
b0 V!
b0 W!
b0 X!
b0 Y!
b0 Z!
b0 [!
b0 \!
b0 ]!
b0 ^!
b0 _!
b0 `!
b0 a!
b0 b!
b0 c!
b0 d!
b0 e!
b0 f!
b0 g!
b0 h!
b0 i!
b0 j!
b0 k!
b0 l!
b0 m!
b0 n!
b0 o!
b0 p!
b0 q!
b0 r!
b0 s!
b0 t!
b0 u!
b0 v!
b0 w!
b0 x!
b0 y!
08
0;
0=
b0 ?
0A
0C
b0 E
b0 F
b0 T
b0 U
b0 V
b0 W
b0 4
b0 2
0-
0(
b0 3
0,
0*
0&
#10000
0#
05
#15000
1#
15
#20000
0#
05
#25000
1#
15
#30000
0#
05
#35000
1#
15
#40000
0#
05
#45000
1#
15
1$
16
#50000
0#
05
#55000
1#
15
1%
b1 /
b1 9
17
#60000
0#
05
#65000
1#
15
b1 Q
b1 T
18
1&
#70000
0#
05
#75000
1#
15
08
0&
0%
b0 /
1)
b100 1
b100 <
1:
b0 9
07
#80000
0#
05
#85000
1#
15
b100 V
1;
b11 Q
1*
#90000
0#
05
#95000
1#
15
0;
b100 Q
b100 Y
0*
0)
b0 1
1+
0.
0D
1>
b0 <
0:
#100000
0#
05
#105000
1#
15
b110 Q
#110000
0#
05
#115000
1#
15
1=
b0 Q
1,
#120000
0#
05
#125000
1#
15
0=
b0 T
b0 V
0,
x"
0+
0>
#130000
0#
05
#135000
1#
15
1'
b1 0
b1 B
1@
#140000
0#
05
#145000
1#
15
1A
b10 Q
b1 U
1(
#150000
0#
05
#155000
1#
15
0A
0(
b111 Q
b0 0
0'
1.
1D
0@
b0 B
#160000
0#
05
#165000
1#
15
b100 W
b1 S
#170000
0#
05
#175000
1#
15
b10 S
#180000
0#
05
#185000
1#
15
1C
b100 E
b0 Q
b100 2
1-
#190000
0#
05
#195000
1#
15
0C
b0 E
b0 U
b0 W
b0 S
b0 2
0-
x"
0.
0D
#200000
0#
05
#205000
1#
15
1'
b1 0
b1 B
1@
#210000
0#
05
#215000
1#
15
1A
b10 Q
b1 U
1(
#220000
0#
05
#225000
1#
15
0A
0(
b111 Q
b0 0
0'
1.
1D
0@
b0 B
#230000
0#
05
#235000
1#
15
b100 W
b1 S
#240000
0#
05
#245000
1#
15
b10 S
#250000
0#
05
#255000
1#
15
1C
b100 E
b0 Q
b100 2
1-
#260000
0#
05
#265000
1#
15
0C
b0 E
b0 U
b0 W
b0 S
b0 2
0-
x"
0.
0D
#270000
0#
05
#275000
1#
15
1%
b1 /
b1 9
17
#280000
0#
05
#285000
1#
15
b1 Q
b1 T
18
1&
#290000
0#
05
#295000
1#
15
08
0&
0%
b0 /
1)
b11 1
b11 <
1:
b0 9
07
#300000
0#
05
#305000
1#
15
b11 V
1;
b11 Q
1*
#310000
0#
05
#315000
1#
15
0;
b100 Q
b11 Y
0*
0)
b0 1
1+
1>
b0 <
0:
#320000
0#
05
#325000
1#
15
b110 Q
#330000
0#
05
#335000
1#
15
1=
b0 Q
1,
#340000
0#
05
#345000
1#
15
0=
b0 T
b0 V
0,
x"
0+
0>
#350000
0#
05
#355000
1#
15
1'
b1 0
b1 B
1@
#360000
0#
05
#365000
1#
15
1A
b10 Q
b1 U
1(
#370000
0#
05
#375000
1#
15
0A
0(
b111 Q
b0 0
0'
1.
1D
0@
b0 B
#380000
0#
05
#385000
1#
15
b11 W
b1 S
#390000
0#
05
#395000
1#
15
b10 S
#400000
0#
05
#405000
1#
15
1C
b11 E
b0 Q
b11 2
1-
#410000
0#
05
#415000
1#
15
0C
b0 E
b0 U
b0 W
b0 S
b0 2
0-
x"
0.
0D
#420000
0#
05
#425000
1#
15
1%
b1 /
b1 9
17
#430000
0#
05
#435000
1#
15
b1 Q
b1 T
18
1&
#440000
0#
05
#445000
1#
15
08
0&
0%
b0 /
1)
b1011 1
b1011 <
1:
b0 9
07
#450000
0#
05
#455000
1#
15
b1011 V
1;
b11 Q
1*
#460000
0#
05
#465000
1#
15
0;
b100 Q
b1011 Y
0*
0)
b0 1
1+
1>
b0 <
0:
#470000
0#
05
#475000
1#
15
b110 Q
#480000
0#
05
#485000
1#
15
1=
b0 Q
1,
#490000
0#
05
#495000
1#
15
0=
b0 T
b0 V
0,
x"
0+
0>
#500000
0#
05
#505000
1#
15
1'
b1 0
b1 B
1@
#510000
0#
05
#515000
1#
15
1A
b10 Q
b1 U
1(
#520000
0#
05
#525000
1#
15
0A
0(
b111 Q
b0 0
0'
1.
1D
0@
b0 B
#530000
0#
05
#535000
1#
15
b1011 W
b1 S
#540000
0#
05
#545000
1#
15
b10 S
#550000
0#
05
#555000
1#
15
1C
b1011 E
b0 Q
b1011 2
1-
#560000
0#
05
#565000
1#
15
0C
b0 E
b0 U
b0 W
b0 S
b0 2
0-
x"
0.
0D
#570000
0#
05
#575000
1#
15
1%
b1 /
b1 9
17
#580000
0#
05
#585000
1#
15
b1 Q
b1 T
18
1&
#590000
0#
05
#595000
1#
15
08
0&
0%
b0 /
1)
b11 1
b11 <
1:
b0 9
07
#600000
0#
05
#605000
1#
15
b11 V
1;
b11 Q
1*
#610000
0#
05
#615000
1#
15
0;
b100 Q
b11 Y
0*
0)
b0 1
1+
1>
b0 <
0:
#620000
0#
05
#625000
1#
15
b110 Q
#630000
0#
05
#635000
1#
15
1=
b0 Q
1,
#640000
0#
05
#645000
1#
15
0=
b0 T
b0 V
0,
x"
0+
0>
#650000
0#
05
#655000
1#
15
1'
b1 0
b1 B
1@
#660000
0#
05
#665000
1#
15
1A
b10 Q
b1 U
1(
#670000
0#
05
#675000
1#
15
0A
0(
b111 Q
b0 0
0'
1.
1D
0@
b0 B
#680000
0#
05
#685000
1#
15
b11 W
b1 S
#690000
0#
05
#695000
1#
15
b10 S
#700000
0#
05
#705000
1#
15
1C
b11 E
b0 Q
b11 2
1-
#710000
0#
05
#715000
1#
15
0C
b0 E
b0 U
b0 W
b0 S
b0 2
0-
x"
0.
0D
#720000
0#
05
#725000
1#
15
1%
b1 /
b1 9
17
#730000
0#
05
#735000
1#
15
b1 Q
b1 T
18
1&
#740000
0#
05
#745000
1#
15
08
0&
0%
b0 /
1)
b110 1
b110 <
1:
b0 9
07
#750000
0#
05
#755000
1#
15
b110 V
1;
b11 Q
1*
#760000
0#
05
#765000
1#
15
0;
b100 Q
b110 Y
0*
0)
b0 1
1+
1>
b0 <
0:
#770000
0#
05
#775000
1#
15
b110 Q
#780000
0#
05
#785000
1#
15
1=
b0 Q
1,
#790000
0#
05
#795000
1#
15
0=
b0 T
b0 V
0,
x"
