Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Fri May 31 13:35:13 2024
| Host         : BSERVER05 running 64-bit Linux Mint 21.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file program_loader_test_timing_summary_routed.rpt -pb program_loader_test_timing_summary_routed.pb -rpx program_loader_test_timing_summary_routed.rpx -warn_on_violation
| Design       : program_loader_test
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   3           
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btn[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_controller/tx_rdy_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.846        0.000                      0                  118        0.156        0.000                      0                  118       41.160        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.846        0.000                      0                  118        0.156        0.000                      0                  118       41.160        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.846ns  (required time - arrival time)
  Source:                 uart_controller/rx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.227ns (30.564%)  route 2.788ns (69.436%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.625     5.152    uart_controller/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  uart_controller/rx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.419     5.571 r  uart_controller/rx_clk_count_reg[1]/Q
                         net (fo=9, routed)           1.175     6.746    uart_controller/rx_clk_count_reg_n_0_[1]
    SLICE_X40Y32         LUT3 (Prop_lut3_I1_O)        0.325     7.071 r  uart_controller/FSM_onehot_rx_state[4]_i_3/O
                         net (fo=1, routed)           0.292     7.362    uart_controller/FSM_onehot_rx_state[4]_i_3_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I4_O)        0.331     7.693 f  uart_controller/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=14, routed)          0.841     8.534    uart_controller/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X38Y33         LUT5 (Prop_lut5_I3_O)        0.152     8.686 r  uart_controller/rx_data[6]_i_1/O
                         net (fo=1, routed)           0.480     9.167    uart_controller/rx_data[6]_i_1_n_0
    SLICE_X39Y35         FDRE                                         r  uart_controller/rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.511    88.189    uart_controller/clk_IBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  uart_controller/rx_data_reg[6]/C
                         clock pessimism              0.272    88.461    
                         clock uncertainty           -0.035    88.426    
    SLICE_X39Y35         FDRE (Setup_fdre_C_CE)      -0.413    88.013    uart_controller/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         88.013    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                 78.846    

Slack (MET) :             78.855ns  (required time - arrival time)
  Source:                 uart_controller/rx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.227ns (30.590%)  route 2.784ns (69.410%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 88.188 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.625     5.152    uart_controller/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  uart_controller/rx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.419     5.571 r  uart_controller/rx_clk_count_reg[1]/Q
                         net (fo=9, routed)           1.175     6.746    uart_controller/rx_clk_count_reg_n_0_[1]
    SLICE_X40Y32         LUT3 (Prop_lut3_I1_O)        0.325     7.071 r  uart_controller/FSM_onehot_rx_state[4]_i_3/O
                         net (fo=1, routed)           0.292     7.362    uart_controller/FSM_onehot_rx_state[4]_i_3_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I4_O)        0.331     7.693 f  uart_controller/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=14, routed)          0.848     8.542    uart_controller/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X38Y33         LUT5 (Prop_lut5_I2_O)        0.152     8.694 r  uart_controller/rx_data[1]_i_1/O
                         net (fo=1, routed)           0.469     9.163    uart_controller/rx_data[1]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  uart_controller/rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.510    88.188    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  uart_controller/rx_data_reg[1]/C
                         clock pessimism              0.272    88.460    
                         clock uncertainty           -0.035    88.425    
    SLICE_X41Y34         FDRE (Setup_fdre_C_CE)      -0.407    88.018    uart_controller/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         88.018    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                 78.855    

Slack (MET) :             78.862ns  (required time - arrival time)
  Source:                 uart_controller/rx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 1.225ns (30.872%)  route 2.743ns (69.128%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.625     5.152    uart_controller/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  uart_controller/rx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.419     5.571 r  uart_controller/rx_clk_count_reg[1]/Q
                         net (fo=9, routed)           1.175     6.746    uart_controller/rx_clk_count_reg_n_0_[1]
    SLICE_X40Y32         LUT3 (Prop_lut3_I1_O)        0.325     7.071 r  uart_controller/FSM_onehot_rx_state[4]_i_3/O
                         net (fo=1, routed)           0.292     7.362    uart_controller/FSM_onehot_rx_state[4]_i_3_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I4_O)        0.331     7.693 f  uart_controller/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=14, routed)          0.791     8.485    uart_controller/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I3_O)        0.150     8.635 r  uart_controller/rx_data[5]_i_1/O
                         net (fo=1, routed)           0.485     9.120    uart_controller/rx_data[5]_i_1_n_0
    SLICE_X35Y35         FDRE                                         r  uart_controller/rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.509    88.187    uart_controller/clk_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  uart_controller/rx_data_reg[5]/C
                         clock pessimism              0.259    88.446    
                         clock uncertainty           -0.035    88.411    
    SLICE_X35Y35         FDRE (Setup_fdre_C_CE)      -0.429    87.982    uart_controller/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         87.982    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                 78.862    

Slack (MET) :             78.992ns  (required time - arrival time)
  Source:                 uart_controller/rx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 1.199ns (29.426%)  route 2.876ns (70.574%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.625     5.152    uart_controller/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  uart_controller/rx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.419     5.571 r  uart_controller/rx_clk_count_reg[1]/Q
                         net (fo=9, routed)           1.175     6.746    uart_controller/rx_clk_count_reg_n_0_[1]
    SLICE_X40Y32         LUT3 (Prop_lut3_I1_O)        0.325     7.071 r  uart_controller/FSM_onehot_rx_state[4]_i_3/O
                         net (fo=1, routed)           0.292     7.362    uart_controller/FSM_onehot_rx_state[4]_i_3_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I4_O)        0.331     7.693 f  uart_controller/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=14, routed)          0.841     8.534    uart_controller/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X38Y33         LUT5 (Prop_lut5_I2_O)        0.124     8.658 r  uart_controller/rx_data[2]_i_1/O
                         net (fo=1, routed)           0.568     9.227    uart_controller/rx_data[2]_i_1_n_0
    SLICE_X38Y33         FDRE                                         r  uart_controller/rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.509    88.187    uart_controller/clk_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  uart_controller/rx_data_reg[2]/C
                         clock pessimism              0.272    88.459    
                         clock uncertainty           -0.035    88.424    
    SLICE_X38Y33         FDRE (Setup_fdre_C_CE)      -0.205    88.219    uart_controller/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         88.219    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                 78.992    

Slack (MET) :             78.992ns  (required time - arrival time)
  Source:                 uart_controller/tx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.432ns (33.037%)  route 2.903ns (66.963%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.184 - 83.330 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.623     5.150    uart_controller/clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.419     5.569 f  uart_controller/tx_clk_count_reg[1]/Q
                         net (fo=6, routed)           0.896     6.465    uart_controller/tx_clk_count_reg[1]
    SLICE_X37Y32         LUT5 (Prop_lut5_I1_O)        0.329     6.794 r  uart_controller/FSM_sequential_tx_state[2]_i_3/O
                         net (fo=3, routed)           0.971     7.765    uart_controller/FSM_sequential_tx_state[2]_i_3_n_0
    SLICE_X35Y34         LUT3 (Prop_lut3_I0_O)        0.357     8.122 r  uart_controller/FSM_sequential_tx_state[2]_i_2/O
                         net (fo=13, routed)          1.035     9.158    uart_controller/FSM_sequential_tx_state[2]_i_2_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.327     9.485 r  uart_controller/tx_clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.485    uart_controller/tx_clk_count[4]
    SLICE_X37Y32         FDRE                                         r  uart_controller/tx_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.506    88.184    uart_controller/clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  uart_controller/tx_clk_count_reg[4]/C
                         clock pessimism              0.296    88.480    
                         clock uncertainty           -0.035    88.445    
    SLICE_X37Y32         FDRE (Setup_fdre_C_D)        0.032    88.477    uart_controller/tx_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         88.477    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                 78.992    

Slack (MET) :             79.123ns  (required time - arrival time)
  Source:                 uart_controller/rx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 1.199ns (30.503%)  route 2.732ns (69.497%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.625     5.152    uart_controller/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  uart_controller/rx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.419     5.571 r  uart_controller/rx_clk_count_reg[1]/Q
                         net (fo=9, routed)           1.175     6.746    uart_controller/rx_clk_count_reg_n_0_[1]
    SLICE_X40Y32         LUT3 (Prop_lut3_I1_O)        0.325     7.071 r  uart_controller/FSM_onehot_rx_state[4]_i_3/O
                         net (fo=1, routed)           0.292     7.362    uart_controller/FSM_onehot_rx_state[4]_i_3_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I4_O)        0.331     7.693 f  uart_controller/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=14, routed)          0.791     8.485    uart_controller/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I3_O)        0.124     8.609 r  uart_controller/rx_data[4]_i_1/O
                         net (fo=1, routed)           0.474     9.083    uart_controller/rx_data[4]_i_1_n_0
    SLICE_X37Y36         FDRE                                         r  uart_controller/rx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.509    88.187    uart_controller/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  uart_controller/rx_data_reg[4]/C
                         clock pessimism              0.259    88.446    
                         clock uncertainty           -0.035    88.411    
    SLICE_X37Y36         FDRE (Setup_fdre_C_CE)      -0.205    88.206    uart_controller/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         88.206    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                 79.123    

Slack (MET) :             79.125ns  (required time - arrival time)
  Source:                 uart_controller/FSM_onehot_rx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.120ns (27.633%)  route 2.933ns (72.367%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 88.186 - 83.330 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.623     5.150    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  uart_controller/FSM_onehot_rx_state_reg[2]/Q
                         net (fo=15, routed)          0.895     6.563    uart_controller/FSM_onehot_rx_state_reg_n_0_[2]
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.150     6.713 f  uart_controller/rx_clk_count[6]_i_6/O
                         net (fo=1, routed)           0.744     7.457    uart_controller/rx_clk_count[6]_i_6_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I2_O)        0.328     7.785 r  uart_controller/rx_clk_count[6]_i_3/O
                         net (fo=7, routed)           0.823     8.607    uart_controller/rx_clk_count[6]_i_3_n_0
    SLICE_X40Y32         LUT2 (Prop_lut2_I0_O)        0.124     8.731 r  uart_controller/rx_clk_count[0]_i_1/O
                         net (fo=1, routed)           0.472     9.203    uart_controller/rx_clk_count[0]_i_1_n_0
    SLICE_X38Y32         FDRE                                         r  uart_controller/rx_clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.508    88.186    uart_controller/clk_IBUF_BUFG
    SLICE_X38Y32         FDRE                                         r  uart_controller/rx_clk_count_reg[0]/C
                         clock pessimism              0.259    88.445    
                         clock uncertainty           -0.035    88.410    
    SLICE_X38Y32         FDRE (Setup_fdre_C_D)       -0.081    88.329    uart_controller/rx_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         88.329    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                 79.125    

Slack (MET) :             79.146ns  (required time - arrival time)
  Source:                 uart_controller/tx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_sequential_tx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 1.432ns (34.457%)  route 2.724ns (65.543%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 88.186 - 83.330 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.623     5.150    uart_controller/clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.419     5.569 f  uart_controller/tx_clk_count_reg[1]/Q
                         net (fo=6, routed)           0.896     6.465    uart_controller/tx_clk_count_reg[1]
    SLICE_X37Y32         LUT5 (Prop_lut5_I1_O)        0.329     6.794 r  uart_controller/FSM_sequential_tx_state[2]_i_3/O
                         net (fo=3, routed)           0.971     7.765    uart_controller/FSM_sequential_tx_state[2]_i_3_n_0
    SLICE_X35Y34         LUT3 (Prop_lut3_I0_O)        0.357     8.122 r  uart_controller/FSM_sequential_tx_state[2]_i_2/O
                         net (fo=13, routed)          0.857     8.979    uart_controller/FSM_sequential_tx_state[2]_i_2_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I2_O)        0.327     9.306 r  uart_controller/FSM_sequential_tx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.306    uart_controller/FSM_sequential_tx_state[0]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.508    88.186    uart_controller/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.272    88.458    
                         clock uncertainty           -0.035    88.423    
    SLICE_X37Y34         FDRE (Setup_fdre_C_D)        0.029    88.452    uart_controller/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         88.452    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                 79.146    

Slack (MET) :             79.198ns  (required time - arrival time)
  Source:                 uart_controller/rx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 1.199ns (31.112%)  route 2.655ns (68.888%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 88.185 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.625     5.152    uart_controller/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  uart_controller/rx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.419     5.571 r  uart_controller/rx_clk_count_reg[1]/Q
                         net (fo=9, routed)           1.175     6.746    uart_controller/rx_clk_count_reg_n_0_[1]
    SLICE_X40Y32         LUT3 (Prop_lut3_I1_O)        0.325     7.071 r  uart_controller/FSM_onehot_rx_state[4]_i_3/O
                         net (fo=1, routed)           0.292     7.362    uart_controller/FSM_onehot_rx_state[4]_i_3_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I4_O)        0.331     7.693 f  uart_controller/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=14, routed)          0.848     8.542    uart_controller/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X36Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.666 r  uart_controller/rx_data[3]_i_1/O
                         net (fo=1, routed)           0.340     9.006    uart_controller/rx_data[3]_i_1_n_0
    SLICE_X35Y33         FDRE                                         r  uart_controller/rx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.507    88.185    uart_controller/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  uart_controller/rx_data_reg[3]/C
                         clock pessimism              0.259    88.444    
                         clock uncertainty           -0.035    88.409    
    SLICE_X35Y33         FDRE (Setup_fdre_C_CE)      -0.205    88.204    uart_controller/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         88.204    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                 79.198    

Slack (MET) :             79.251ns  (required time - arrival time)
  Source:                 uart_controller/tx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 1.432ns (35.148%)  route 2.642ns (64.852%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.184 - 83.330 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.623     5.150    uart_controller/clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.419     5.569 f  uart_controller/tx_clk_count_reg[1]/Q
                         net (fo=6, routed)           0.896     6.465    uart_controller/tx_clk_count_reg[1]
    SLICE_X37Y32         LUT5 (Prop_lut5_I1_O)        0.329     6.794 r  uart_controller/FSM_sequential_tx_state[2]_i_3/O
                         net (fo=3, routed)           0.971     7.765    uart_controller/FSM_sequential_tx_state[2]_i_3_n_0
    SLICE_X35Y34         LUT3 (Prop_lut3_I0_O)        0.357     8.122 r  uart_controller/FSM_sequential_tx_state[2]_i_2/O
                         net (fo=13, routed)          0.775     8.897    uart_controller/FSM_sequential_tx_state[2]_i_2_n_0
    SLICE_X37Y32         LUT4 (Prop_lut4_I3_O)        0.327     9.224 r  uart_controller/tx_clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.224    uart_controller/tx_clk_count[2]
    SLICE_X37Y32         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.506    88.184    uart_controller/clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/C
                         clock pessimism              0.296    88.480    
                         clock uncertainty           -0.035    88.445    
    SLICE_X37Y32         FDRE (Setup_fdre_C_D)        0.031    88.476    uart_controller/tx_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         88.476    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                 79.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 pl/checksum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.141ns (65.291%)  route 0.075ns (34.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.589     1.479    pl/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  pl/checksum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pl/checksum_reg[2]/Q
                         net (fo=3, routed)           0.075     1.695    pl/checksum_reg[2]
    SLICE_X39Y34         FDRE                                         r  pl/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.992    pl/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  pl/tx_data_reg[2]/C
                         clock pessimism             -0.500     1.492    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.047     1.539    pl/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 pl/tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.589     1.479    pl/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  pl/tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pl/tx_data_reg[3]/Q
                         net (fo=1, routed)           0.116     1.736    uart_controller/D[3]
    SLICE_X36Y34         FDRE                                         r  uart_controller/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.857     1.991    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  uart_controller/tx_data_reg[3]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.063     1.576    uart_controller/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 pl/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.589     1.479    pl/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  pl/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pl/tx_data_reg[1]/Q
                         net (fo=1, routed)           0.116     1.736    uart_controller/D[1]
    SLICE_X36Y34         FDRE                                         r  uart_controller/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.857     1.991    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  uart_controller/tx_data_reg[1]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.052     1.565    uart_controller/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 pl/checksum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.069%)  route 0.141ns (49.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.589     1.479    pl/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  pl/checksum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pl/checksum_reg[0]/Q
                         net (fo=3, routed)           0.141     1.760    pl/checksum_reg[0]
    SLICE_X37Y35         FDRE                                         r  pl/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.992    pl/clk_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  pl/tx_data_reg[0]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.070     1.584    pl/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 pl/checksum_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.868%)  route 0.142ns (50.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.589     1.479    pl/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  pl/checksum_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pl/checksum_reg[4]/Q
                         net (fo=3, routed)           0.142     1.762    pl/checksum_reg[4]
    SLICE_X39Y34         FDRE                                         r  pl/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.992    pl/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  pl/tx_data_reg[4]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.072     1.565    pl/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 pl/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.208%)  route 0.164ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.589     1.479    pl/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  pl/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pl/tx_data_reg[2]/Q
                         net (fo=1, routed)           0.164     1.784    uart_controller/D[2]
    SLICE_X36Y34         FDRE                                         r  uart_controller/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.857     1.991    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  uart_controller/tx_data_reg[2]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.063     1.576    uart_controller/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 pl/checksum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.029%)  route 0.130ns (47.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.589     1.479    pl/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  pl/checksum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pl/checksum_reg[3]/Q
                         net (fo=3, routed)           0.130     1.750    pl/checksum_reg[3]
    SLICE_X39Y34         FDRE                                         r  pl/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.992    pl/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  pl/tx_data_reg[3]/C
                         clock pessimism             -0.500     1.492    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.047     1.539    pl/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.928%)  route 0.119ns (39.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.476    uart_controller/clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  uart_controller/tx_clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  uart_controller/tx_clk_count_reg[4]/Q
                         net (fo=3, routed)           0.119     1.736    uart_controller/tx_clk_count_reg[4]
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.781 r  uart_controller/tx_clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.781    uart_controller/tx_clk_count[4]
    SLICE_X37Y32         FDRE                                         r  uart_controller/tx_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.855     1.989    uart_controller/clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  uart_controller/tx_clk_count_reg[4]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.092     1.568    uart_controller/tx_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 pl/checksum_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.784%)  route 0.167ns (54.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.589     1.479    pl/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  pl/checksum_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pl/checksum_reg[5]/Q
                         net (fo=3, routed)           0.167     1.787    pl/checksum_reg[5]
    SLICE_X39Y34         FDRE                                         r  pl/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.992    pl/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  pl/tx_data_reg[5]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.075     1.568    pl/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 pl/tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.589     1.479    pl/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  pl/tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.128     1.607 r  pl/tx_data_reg[5]/Q
                         net (fo=1, routed)           0.105     1.711    uart_controller/D[5]
    SLICE_X40Y34         FDRE                                         r  uart_controller/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.992    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  uart_controller/tx_data_reg[5]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X40Y34         FDRE (Hold_fdre_C_D)        -0.002     1.491    uart_controller/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X38Y34   pl/checksum_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X38Y34   pl/checksum_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X38Y34   pl/checksum_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X38Y34   pl/checksum_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X38Y35   pl/checksum_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X38Y35   pl/checksum_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X38Y35   pl/checksum_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X38Y35   pl/checksum_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X39Y33   pl/done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y34   pl/checksum_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y34   pl/checksum_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y34   pl/checksum_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y34   pl/checksum_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y34   pl/checksum_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y34   pl/checksum_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y34   pl/checksum_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y34   pl/checksum_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y35   pl/checksum_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y35   pl/checksum_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y34   pl/checksum_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y34   pl/checksum_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y34   pl/checksum_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y34   pl/checksum_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y34   pl/checksum_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y34   pl/checksum_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y34   pl/checksum_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y34   pl/checksum_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y35   pl/checksum_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y35   pl/checksum_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 listen_reg/G
                            (positive level-sensitive latch)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.453ns  (logic 4.137ns (64.111%)  route 2.316ns (35.889%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         LDCE                         0.000     0.000 r  listen_reg/G
    SLICE_X40Y35         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  listen_reg/Q
                         net (fo=5, routed)           2.316     2.941    listen_reg_n_0
    K1                   OBUF (Prop_obuf_I_O)         3.512     6.453 r  led[1]_INST_0/O
                         net (fo=0)                   0.000     6.453    led[1]
    K1                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            listen_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.396ns  (logic 1.588ns (46.743%)  route 1.809ns (53.257%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  listen_reg_i_2/O
                         net (fo=1, routed)           1.301     2.765    uart_controller/listen_reg
    SLICE_X37Y35         LUT3 (Prop_lut3_I0_O)        0.124     2.889 r  uart_controller/listen_reg_i_1/O
                         net (fo=2, routed)           0.508     3.396    uart_controller_n_11
    SLICE_X40Y35         LDCE                                         r  listen_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            listen_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.933ns  (logic 0.277ns (29.631%)  route 0.657ns (70.369%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  listen_reg_i_2/O
                         net (fo=1, routed)           0.489     0.721    uart_controller/listen_reg
    SLICE_X37Y35         LUT3 (Prop_lut3_I0_O)        0.045     0.766 r  uart_controller/listen_reg_i_1/O
                         net (fo=2, routed)           0.168     0.933    uart_controller_n_11
    SLICE_X40Y35         LDCE                                         r  listen_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 listen_reg/G
                            (positive level-sensitive latch)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.391ns (68.696%)  route 0.634ns (31.304%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         LDCE                         0.000     0.000 r  listen_reg/G
    SLICE_X40Y35         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  listen_reg/Q
                         net (fo=5, routed)           0.634     0.812    listen_reg_n_0
    K1                   OBUF (Prop_obuf_I_O)         1.213     2.026 r  led[1]_INST_0/O
                         net (fo=0)                   0.000     2.026    led[1]
    K1                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_controller/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.361ns  (logic 4.034ns (54.801%)  route 3.327ns (45.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.627     5.154    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  uart_controller/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  uart_controller/tx_reg/Q
                         net (fo=1, routed)           3.327     8.999    uart_tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.516    12.515 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.515    uart_tx
    L12                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.814ns  (logic 3.983ns (68.499%)  route 1.832ns (31.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.626     5.153    pl/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  pl/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  pl/done_reg/Q
                         net (fo=4, routed)           1.832     7.441    pl_n_0
    E2                   OBUF (Prop_obuf_I_O)         3.527    10.967 r  led[0]_INST_0/O
                         net (fo=0)                   0.000    10.967    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_controller/tx_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            listen_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.664ns  (logic 0.715ns (42.974%)  route 0.949ns (57.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.625     5.152    uart_controller/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  uart_controller/tx_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.419     5.571 r  uart_controller/tx_rdy_reg/Q
                         net (fo=1, routed)           0.441     6.012    uart_controller/uart_ready
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.296     6.308 r  uart_controller/listen_reg_i_1/O
                         net (fo=2, routed)           0.508     6.816    uart_controller_n_11
    SLICE_X40Y35         LDCE                                         r  listen_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_controller/tx_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            listen_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.226ns (41.946%)  route 0.313ns (58.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.588     1.478    uart_controller/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  uart_controller/tx_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  uart_controller/tx_rdy_reg/Q
                         net (fo=1, routed)           0.145     1.751    uart_controller/uart_ready
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.098     1.849 r  uart_controller/listen_reg_i_1/O
                         net (fo=2, routed)           0.168     2.017    uart_controller_n_11
    SLICE_X40Y35         LDCE                                         r  listen_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.369ns (77.489%)  route 0.398ns (22.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.588     1.478    pl/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  pl/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  pl/done_reg/Q
                         net (fo=4, routed)           0.398     2.016    pl_n_0
    E2                   OBUF (Prop_obuf_I_O)         1.228     3.244 r  led[0]_INST_0/O
                         net (fo=0)                   0.000     3.244    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_controller/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.595ns  (logic 1.381ns (53.215%)  route 1.214ns (46.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.588     1.478    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  uart_controller/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  uart_controller/tx_reg/Q
                         net (fo=1, routed)           1.214     2.856    uart_tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         1.217     4.073 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.073    uart_tx
    L12                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_controller/FSM_onehot_rx_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.238ns  (logic 1.576ns (30.098%)  route 3.661ns (69.902%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_IBUF_inst/O
                         net (fo=11, routed)          3.661     5.114    uart_controller/uart_rx_IBUF
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.238 r  uart_controller/FSM_onehot_rx_state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.238    uart_controller/FSM_onehot_rx_state[2]_i_1_n_0
    SLICE_X36Y32         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.506     4.854    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_controller/FSM_onehot_rx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.098ns  (logic 1.602ns (31.434%)  route 3.495ns (68.566%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_IBUF_inst/O
                         net (fo=11, routed)          3.495     4.948    uart_controller/uart_rx_IBUF
    SLICE_X40Y32         LUT4 (Prop_lut4_I2_O)        0.150     5.098 r  uart_controller/FSM_onehot_rx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.098    uart_controller/FSM_onehot_rx_state[1]_i_1_n_0
    SLICE_X40Y32         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.508     4.856    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_controller/FSM_onehot_rx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.072ns  (logic 1.576ns (31.082%)  route 3.495ns (68.918%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=11, routed)          3.495     4.948    uart_controller/uart_rx_IBUF
    SLICE_X40Y32         LUT5 (Prop_lut5_I4_O)        0.124     5.072 r  uart_controller/FSM_onehot_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.072    uart_controller/FSM_onehot_rx_state[0]_i_1_n_0
    SLICE_X40Y32         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.508     4.856    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_controller/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.491ns  (logic 1.452ns (32.337%)  route 3.039ns (67.663%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=11, routed)          3.039     4.491    uart_controller/uart_rx_IBUF
    SLICE_X40Y33         FDRE                                         r  uart_controller/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.509     4.857    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  uart_controller/rx_data_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_controller/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.342ns  (logic 1.452ns (33.452%)  route 2.889ns (66.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=11, routed)          2.889     4.342    uart_controller/uart_rx_IBUF
    SLICE_X41Y34         FDRE                                         r  uart_controller/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.510     4.858    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  uart_controller/rx_data_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_controller/rx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.334ns  (logic 1.452ns (33.516%)  route 2.881ns (66.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=11, routed)          2.881     4.334    uart_controller/uart_rx_IBUF
    SLICE_X38Y33         FDRE                                         r  uart_controller/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.509     4.857    uart_controller/clk_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  uart_controller/rx_data_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_controller/rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.185ns  (logic 1.452ns (34.708%)  route 2.732ns (65.292%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=11, routed)          2.732     4.185    uart_controller/uart_rx_IBUF
    SLICE_X39Y35         FDRE                                         r  uart_controller/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.511     4.859    uart_controller/clk_IBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  uart_controller/rx_data_reg[6]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_controller/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.995ns  (logic 1.452ns (36.353%)  route 2.543ns (63.647%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=11, routed)          2.543     3.995    uart_controller/uart_rx_IBUF
    SLICE_X34Y33         FDRE                                         r  uart_controller/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.507     4.855    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  uart_controller/rx_data_reg[7]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_controller/rx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.991ns  (logic 1.452ns (36.396%)  route 2.538ns (63.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=11, routed)          2.538     3.991    uart_controller/uart_rx_IBUF
    SLICE_X37Y36         FDRE                                         r  uart_controller/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.509     4.857    uart_controller/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  uart_controller/rx_data_reg[4]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_controller/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.989ns  (logic 1.452ns (36.406%)  route 2.537ns (63.594%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=11, routed)          2.537     3.989    uart_controller/uart_rx_IBUF
    SLICE_X35Y33         FDRE                                         r  uart_controller/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.507     4.855    uart_controller/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  uart_controller/rx_data_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 listen_reg/G
                            (positive level-sensitive latch)
  Destination:            pl/done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.223ns (38.644%)  route 0.354ns (61.356%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         LDCE                         0.000     0.000 r  listen_reg/G
    SLICE_X40Y35         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  listen_reg/Q
                         net (fo=5, routed)           0.354     0.532    uart_controller/done_reg_0
    SLICE_X39Y33         LUT4 (Prop_lut4_I2_O)        0.045     0.577 r  uart_controller/done_i_1/O
                         net (fo=1, routed)           0.000     0.577    pl/done_reg_1
    SLICE_X39Y33         FDRE                                         r  pl/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.857     1.991    pl/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  pl/done_reg/C

Slack:                    inf
  Source:                 listen_reg/G
                            (positive level-sensitive latch)
  Destination:            pl/checksum_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.221ns (31.631%)  route 0.478ns (68.369%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         LDCE                         0.000     0.000 r  listen_reg/G
    SLICE_X40Y35         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  listen_reg/Q
                         net (fo=5, routed)           0.354     0.532    uart_controller/done_reg_0
    SLICE_X39Y33         LUT4 (Prop_lut4_I1_O)        0.043     0.575 r  uart_controller/checksum[7]_i_1/O
                         net (fo=8, routed)           0.124     0.699    pl/checksum_reg[0]_0[0]
    SLICE_X38Y34         FDRE                                         r  pl/checksum_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.992    pl/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  pl/checksum_reg[0]/C

Slack:                    inf
  Source:                 listen_reg/G
                            (positive level-sensitive latch)
  Destination:            pl/checksum_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.221ns (31.631%)  route 0.478ns (68.369%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         LDCE                         0.000     0.000 r  listen_reg/G
    SLICE_X40Y35         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  listen_reg/Q
                         net (fo=5, routed)           0.354     0.532    uart_controller/done_reg_0
    SLICE_X39Y33         LUT4 (Prop_lut4_I1_O)        0.043     0.575 r  uart_controller/checksum[7]_i_1/O
                         net (fo=8, routed)           0.124     0.699    pl/checksum_reg[0]_0[0]
    SLICE_X38Y34         FDRE                                         r  pl/checksum_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.992    pl/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  pl/checksum_reg[1]/C

Slack:                    inf
  Source:                 listen_reg/G
                            (positive level-sensitive latch)
  Destination:            pl/checksum_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.221ns (31.631%)  route 0.478ns (68.369%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         LDCE                         0.000     0.000 r  listen_reg/G
    SLICE_X40Y35         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  listen_reg/Q
                         net (fo=5, routed)           0.354     0.532    uart_controller/done_reg_0
    SLICE_X39Y33         LUT4 (Prop_lut4_I1_O)        0.043     0.575 r  uart_controller/checksum[7]_i_1/O
                         net (fo=8, routed)           0.124     0.699    pl/checksum_reg[0]_0[0]
    SLICE_X38Y34         FDRE                                         r  pl/checksum_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.992    pl/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  pl/checksum_reg[2]/C

Slack:                    inf
  Source:                 listen_reg/G
                            (positive level-sensitive latch)
  Destination:            pl/checksum_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.221ns (31.631%)  route 0.478ns (68.369%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         LDCE                         0.000     0.000 r  listen_reg/G
    SLICE_X40Y35         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  listen_reg/Q
                         net (fo=5, routed)           0.354     0.532    uart_controller/done_reg_0
    SLICE_X39Y33         LUT4 (Prop_lut4_I1_O)        0.043     0.575 r  uart_controller/checksum[7]_i_1/O
                         net (fo=8, routed)           0.124     0.699    pl/checksum_reg[0]_0[0]
    SLICE_X38Y34         FDRE                                         r  pl/checksum_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.992    pl/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  pl/checksum_reg[3]/C

Slack:                    inf
  Source:                 listen_reg/G
                            (positive level-sensitive latch)
  Destination:            pl/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.223ns (31.821%)  route 0.478ns (68.179%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         LDCE                         0.000     0.000 r  listen_reg/G
    SLICE_X40Y35         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  listen_reg/Q
                         net (fo=5, routed)           0.354     0.532    uart_controller/done_reg_0
    SLICE_X39Y33         LUT4 (Prop_lut4_I1_O)        0.045     0.577 r  uart_controller/tx_dv_i_1/O
                         net (fo=9, routed)           0.124     0.701    pl/E[0]
    SLICE_X39Y34         FDRE                                         r  pl/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.992    pl/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  pl/tx_data_reg[1]/C

Slack:                    inf
  Source:                 listen_reg/G
                            (positive level-sensitive latch)
  Destination:            pl/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.223ns (31.821%)  route 0.478ns (68.179%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         LDCE                         0.000     0.000 r  listen_reg/G
    SLICE_X40Y35         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  listen_reg/Q
                         net (fo=5, routed)           0.354     0.532    uart_controller/done_reg_0
    SLICE_X39Y33         LUT4 (Prop_lut4_I1_O)        0.045     0.577 r  uart_controller/tx_dv_i_1/O
                         net (fo=9, routed)           0.124     0.701    pl/E[0]
    SLICE_X39Y34         FDRE                                         r  pl/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.992    pl/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  pl/tx_data_reg[2]/C

Slack:                    inf
  Source:                 listen_reg/G
                            (positive level-sensitive latch)
  Destination:            pl/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.223ns (31.821%)  route 0.478ns (68.179%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         LDCE                         0.000     0.000 r  listen_reg/G
    SLICE_X40Y35         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  listen_reg/Q
                         net (fo=5, routed)           0.354     0.532    uart_controller/done_reg_0
    SLICE_X39Y33         LUT4 (Prop_lut4_I1_O)        0.045     0.577 r  uart_controller/tx_dv_i_1/O
                         net (fo=9, routed)           0.124     0.701    pl/E[0]
    SLICE_X39Y34         FDRE                                         r  pl/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.992    pl/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  pl/tx_data_reg[3]/C

Slack:                    inf
  Source:                 listen_reg/G
                            (positive level-sensitive latch)
  Destination:            pl/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.223ns (31.821%)  route 0.478ns (68.179%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         LDCE                         0.000     0.000 r  listen_reg/G
    SLICE_X40Y35         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  listen_reg/Q
                         net (fo=5, routed)           0.354     0.532    uart_controller/done_reg_0
    SLICE_X39Y33         LUT4 (Prop_lut4_I1_O)        0.045     0.577 r  uart_controller/tx_dv_i_1/O
                         net (fo=9, routed)           0.124     0.701    pl/E[0]
    SLICE_X39Y34         FDRE                                         r  pl/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.992    pl/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  pl/tx_data_reg[4]/C

Slack:                    inf
  Source:                 listen_reg/G
                            (positive level-sensitive latch)
  Destination:            pl/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.223ns (31.821%)  route 0.478ns (68.179%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         LDCE                         0.000     0.000 r  listen_reg/G
    SLICE_X40Y35         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  listen_reg/Q
                         net (fo=5, routed)           0.354     0.532    uart_controller/done_reg_0
    SLICE_X39Y33         LUT4 (Prop_lut4_I1_O)        0.045     0.577 r  uart_controller/tx_dv_i_1/O
                         net (fo=9, routed)           0.124     0.701    pl/E[0]
    SLICE_X39Y34         FDRE                                         r  pl/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.992    pl/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  pl/tx_data_reg[5]/C





