5 b 1 * 0
8 /Users/trevorw/projects/branch/covered/diags/verilog -t main -vcd null_stmt1.1.vcd -o null_stmt1.1.cdd -v null_stmt1.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" null_stmt1.1.v 11 34 1
2 1 15 8000c 1 3d 121002 0 0 1 34 2 $u0
1 a 13 830004 1 0 0 0 1 33 1002
1 b 13 830007 1 0 0 0 1 33 2
4 1 0 0
3 1 main.$u0 "main.$u0" null_stmt1.1.v 0 23 1
2 2 16 50008 1 0 20008 0 0 1 36 1
2 3 16 10001 0 1 400 0 0 a
2 4 16 10008 1 37 1100a 2 3
2 5 17 50008 1 0 20004 0 0 1 36 0
2 6 17 10001 0 1 400 0 0 b
2 7 17 10008 1 37 6 5 6
2 8 18 50005 1 1 18 0 0 a
2 9 18 10007 1 39 2a 8 0
2 10 21 7000a 0 0 20010 0 0 1 36 1
2 11 21 30003 0 1 400 0 0 b
2 12 21 3000a 0 37 22 10 11
2 13 22 50008 1 0 20004 0 0 1 36 0
2 14 22 10001 0 1 400 0 0 a
2 15 22 10008 1 37 6 13 14
2 16 19 30003 1 4e 26002 0 0 1 34 2
4 15 0 0
4 12 15 15
4 16 15 15
4 9 16 12
4 7 9 9
4 4 7 7
3 1 main.$u1 "main.$u1" null_stmt1.1.v 0 32 1
