// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "12/14/2021 20:00:28"

// 
// Device: Altera EPM1270T144C5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mediKit (
	buzz_out,
	clock,
	btn0,
	btn1,
	btn2,
	btn3,
	btn4,
	btn5,
	btn6,
	key_row,
	LCD_RS,
	LCD_RW,
	LCD_EN,
	cat,
	col_green,
	col_red,
	key_column,
	LCD_data,
	led,
	row_control,
	seg);
output 	buzz_out;
input 	clock;
input 	btn0;
input 	btn1;
input 	btn2;
input 	btn3;
input 	btn4;
input 	btn5;
input 	btn6;
input 	[3:0] key_row;
output 	LCD_RS;
output 	LCD_RW;
output 	LCD_EN;
output 	[7:0] cat;
output 	[7:0] col_green;
output 	[7:0] col_red;
output 	[3:0] key_column;
output 	[7:0] LCD_data;
output 	[15:0] led;
output 	[7:0] row_control;
output 	[6:0] seg;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst|resetmp10~regout ;
wire \inst|resetmp12~regout ;
wire \inst|resetmp4~regout ;
wire \inst|resetmp14~regout ;
wire \inst|resetmp2~regout ;
wire \inst|resetmp8~regout ;
wire \inst|resetmp6~regout ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 ;
wire \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ;
wire \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 ;
wire \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ;
wire \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ;
wire \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ;
wire \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ;
wire \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ;
wire \clock~combout ;
wire \inst4|Equal0~0_combout ;
wire \inst4|clktmp~regout ;
wire \btn0~combout ;
wire \inst|resetmp1~regout ;
wire \inst|bout0 ;
wire \inst34|process_2~0_combout ;
wire \inst30|p6~0_combout ;
wire \btn4~combout ;
wire \inst|resetmp9~regout ;
wire \inst|bout4 ;
wire \inst14|Equal3~0 ;
wire \btn2~combout ;
wire \inst|resetmp5~regout ;
wire \inst|bout2 ;
wire \inst14|count_b2~regout ;
wire \inst14|Mux0~12_combout ;
wire \btn5~combout ;
wire \inst|resetmp11~regout ;
wire \inst|bout5 ;
wire \inst14|Mux0~13_combout ;
wire \inst14|Mux0~14_combout ;
wire \inst14|Mux0~15_combout ;
wire \inst31|buz0~regout ;
wire \inst34|C~8_combout ;
wire \inst34|C~10_combout ;
wire \inst34|C~9_combout ;
wire \inst34|C~11_combout ;
wire \inst30|Equal0~1_combout ;
wire \inst34|Mux7~0_combout ;
wire \inst34|C~5_combout ;
wire \inst34|Mux8~0_combout ;
wire \inst34|C~6_combout ;
wire \inst34|seg_temp5~5_combout ;
wire \inst34|Mux5~2_combout ;
wire \inst34|Mux5~3_combout ;
wire \inst34|Mux12~2_combout ;
wire \inst34|Mux12~3_combout ;
wire \inst34|Mux15~0_combout ;
wire \inst34|C~2_combout ;
wire \inst34|C~3_combout ;
wire \inst34|Mux14~4_combout ;
wire \inst34|Mux14~2_combout ;
wire \inst34|Mux14~3_combout ;
wire \inst34|seg_temp2~11_combout ;
wire \inst23|Add0~0_combout ;
wire \inst23|Add0~2 ;
wire \inst23|Add0~2COUT1_41 ;
wire \inst23|Add0~10_combout ;
wire \inst23|Add0~12 ;
wire \inst23|Add0~12COUT1_42 ;
wire \inst23|Add0~15_combout ;
wire \inst23|Add0~17 ;
wire \inst23|Add0~17COUT1_43 ;
wire \inst23|Add0~7 ;
wire \inst23|Add0~7COUT1_44 ;
wire \inst23|Add0~20_combout ;
wire \inst23|Add0~22 ;
wire \inst23|Add0~25_combout ;
wire \inst23|Add0~27 ;
wire \inst23|Add0~27COUT1_45 ;
wire \inst23|Add0~30_combout ;
wire \inst23|Add0~32 ;
wire \inst23|Add0~32COUT1_46 ;
wire \inst23|Add0~35_combout ;
wire \inst23|Equal0~1_combout ;
wire \inst23|Add0~5_combout ;
wire \inst23|Equal0~0 ;
wire \inst23|clktmp~regout ;
wire \inst34|p2~1_combout ;
wire \inst34|sel61[1]~1 ;
wire \inst34|sel61[1]~1COUT1_15 ;
wire \inst34|sel61[2]~5 ;
wire \inst34|sel61[2]~5COUT1_16 ;
wire \inst34|sel61[3]~3 ;
wire \inst34|sel61[3]~3COUT1_17 ;
wire \inst34|sel61[4]~9 ;
wire \inst34|sel61[4]~9COUT1_18 ;
wire \inst34|sel61[0]~11_combout ;
wire \inst34|sel61[0]~10_combout ;
wire \inst34|sel61[0]~12_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|StageOut[21]~13_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|StageOut[21]~14_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|StageOut[20]~15_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|StageOut[20]~16_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|StageOut[19]~11_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|StageOut[19]~12_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_32 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_33 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|StageOut[26]~2_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|StageOut[25]~4_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|StageOut[25]~5_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_34 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~32_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_35 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_36 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|StageOut[27]~8_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_37 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ;
wire \inst34|Mod0|auto_generated|divider|divider|StageOut[28]~7_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|StageOut[28]~9_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_38 ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout ;
wire \inst34|p2:count[0]~regout ;
wire \inst34|p2~0_combout ;
wire \inst34|p2:count[1]~regout ;
wire \inst34|p2:count[2]~regout ;
wire \inst34|seg_temp8[6]~6_combout ;
wire \inst30|Equal0~7_combout ;
wire \inst30|Equal0~4_combout ;
wire \inst34|seg_temp7~3_combout ;
wire \inst30|Equal0~5_combout ;
wire \inst30|Equal0~3_combout ;
wire \inst30|Equal0~6_combout ;
wire \inst30|Equal0~2_combout ;
wire \inst34|seg_temp7~2_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ;
wire \inst34|seg_temp8[6]~2_combout ;
wire \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout ;
wire \inst34|seg_temp8[6]~3_combout ;
wire \inst34|seg_temp8[6]~4_combout ;
wire \inst34|seg_temp8[6]~5_combout ;
wire \inst34|Mux131~0 ;
wire \inst34|Mux161~0_combout ;
wire \inst34|Mux32~0_combout ;
wire \inst34|seg_temp6[6]~13_combout ;
wire \inst34|numb_temp[2]~3_combout ;
wire \inst14|ys1[3]~0_combout ;
wire \inst34|seg_temp2~13_combout ;
wire \inst34|Mux132~0_combout ;
wire \inst34|numb_temp~10_combout ;
wire \inst34|seg_temp6~19_combout ;
wire \inst34|Mux32~2_combout ;
wire \inst34|Mux46~0_combout ;
wire \inst34|Mux46~1_combout ;
wire \inst34|Mux46~2_combout ;
wire \inst34|Mux32~3_combout ;
wire \inst14|rs2[1]~0_combout ;
wire \inst14|Mux74~0 ;
wire \inst34|seg_temp6~10_combout ;
wire \inst34|Mux127~0_combout ;
wire \inst34|seg_temp6~11_combout ;
wire \inst34|numb_temp~8_combout ;
wire \inst14|Mux68~0_combout ;
wire \inst34|seg_temp2~8_combout ;
wire \inst34|Mux128~0 ;
wire \inst14|Mux72~0_combout ;
wire \inst34|seg_temp6~17_combout ;
wire \inst34|Mux130~0_combout ;
wire \inst14|ys2[3]~0_combout ;
wire \inst14|Mux69~0_combout ;
wire \inst34|seg_temp2~10_combout ;
wire \inst34|Mux129~0 ;
wire \inst14|Mux70~0 ;
wire \inst14|process_6~11 ;
wire \inst14|Mux73~0_combout ;
wire \inst14|Mux71~0 ;
wire \inst14|process_6~10 ;
wire \inst14|process_6~12 ;
wire \inst14|process_6~14_combout ;
wire \inst14|process_6~13_combout ;
wire \inst14|process_6~15_combout ;
wire \inst34|seg_temp1~9_combout ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \inst34|Div0|auto_generated|divider|divider|StageOut[18]~1_combout ;
wire \inst34|Div0|auto_generated|divider|divider|StageOut[18]~0_combout ;
wire \inst34|Div0|auto_generated|divider|divider|StageOut[17]~4_combout ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \inst34|Div0|auto_generated|divider|divider|StageOut[17]~5_combout ;
wire \inst34|Div0|auto_generated|divider|divider|StageOut[16]~8_combout ;
wire \inst34|Div0|auto_generated|divider|divider|StageOut[16]~9_combout ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_33 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_29 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \inst34|Div0|auto_generated|divider|divider|StageOut[23]~2_combout ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ;
wire \inst34|Div0|auto_generated|divider|divider|StageOut[23]~3_combout ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ;
wire \inst34|Div0|auto_generated|divider|divider|StageOut[22]~7_combout ;
wire \inst34|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ;
wire \inst34|Div0|auto_generated|divider|divider|StageOut[21]~11_combout ;
wire \inst34|Div0|auto_generated|divider|divider|StageOut[21]~10_combout ;
wire \inst34|Div0|auto_generated|divider|divider|StageOut[20]~13_combout ;
wire \inst34|Div0|auto_generated|divider|divider|StageOut[20]~12_combout ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_26 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_27 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12_cout0 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_28 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_29 ;
wire \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ;
wire \inst34|seg_temp7[3]~5_combout ;
wire \inst34|nums_temp[1]~0_combout ;
wire \inst34|seg_temp7[3]~4_combout ;
wire \inst34|Mux122~0 ;
wire \inst34|seg_temp6[6]~15_combout ;
wire \inst34|seg_temp5[2]~3_combout ;
wire \inst34|nums_temp[1]~3_combout ;
wire \inst34|seg_temp6[6]~16_combout ;
wire \inst34|nums_temp~1_combout ;
wire \inst14|process_6~2_combout ;
wire \inst14|process_6~3 ;
wire \inst34|seg_temp5~2_combout ;
wire \inst34|Mux123~0_combout ;
wire \inst14|process_6~1_combout ;
wire \inst34|seg_temp1~11_combout ;
wire \inst34|Mux39~0_combout ;
wire \inst34|Mux39~1_combout ;
wire \inst34|Mux25~0_combout ;
wire \inst14|process_6~0 ;
wire \inst14|process_6~4_combout ;
wire \inst14|Mux93~0_combout ;
wire \inst14|gs2[1]~0_combout ;
wire \inst14|Mux92~0 ;
wire \inst14|Mux94~0_combout ;
wire \inst14|Mux95~0 ;
wire \inst14|process_6~5 ;
wire \inst46|Mux0~0 ;
wire \inst14|Mux90~0_combout ;
wire \inst14|Mux91~0 ;
wire \inst46|Mux0~1 ;
wire \inst14|process_6~7 ;
wire \inst14|process_6~6 ;
wire \inst14|process_6~8 ;
wire \inst14|process_6~9_combout ;
wire \inst14|process_6~16_combout ;
wire \btn1~combout ;
wire \inst|resetmp3~regout ;
wire \inst|bout1 ;
wire \inst14|cur_state~2_combout ;
wire \inst14|Mux0~17_combout ;
wire \inst14|gs1[1]~0_combout ;
wire \inst14|Mux59~0_combout ;
wire \inst14|process_6~20 ;
wire \inst14|Mux48~0_combout ;
wire \inst14|process_6~19 ;
wire \inst14|Mux51~0_combout ;
wire \inst14|process_6~18 ;
wire \inst14|Mux52~0_combout ;
wire \inst14|process_6~17 ;
wire \inst14|process_6~21_combout ;
wire \inst14|process_6~27 ;
wire \inst14|process_6~28 ;
wire \inst14|process_6~29 ;
wire \inst14|Mux58~0_combout ;
wire \inst14|process_6~30 ;
wire \inst14|Mux54~0_combout ;
wire \inst14|rs1[2]~0_combout ;
wire \inst14|Mux55~0 ;
wire \inst14|process_6~31 ;
wire \inst14|process_6~32 ;
wire \inst14|process_6~25 ;
wire \inst14|process_6~23 ;
wire \inst14|process_6~24 ;
wire \inst14|process_6~22 ;
wire \inst14|process_6~26_combout ;
wire \inst14|process_6~33_combout ;
wire \inst14|Mux0~2_combout ;
wire \inst14|Mux0~3_combout ;
wire \btn3~combout ;
wire \inst|resetmp7~regout ;
wire \inst|bout3 ;
wire \inst14|Mux0~5_combout ;
wire \btn6~combout ;
wire \inst|resetmp13~regout ;
wire \inst|bout6 ;
wire \inst14|count_b6~regout ;
wire \inst14|Mux0~6_combout ;
wire \inst14|process_6~53_combout ;
wire \inst14|process_6~52_combout ;
wire \inst14|process_6~51_combout ;
wire \inst14|process_6~54_combout ;
wire \inst14|Mux0~4_combout ;
wire \inst14|Mux0~7_combout ;
wire \inst14|Equal6~0_combout ;
wire \inst14|Mux0~9_combout ;
wire \inst14|Mux0~8_combout ;
wire \inst14|Mux0~10_combout ;
wire \inst14|Mux0~11_combout ;
wire \inst30|Equal0~8_combout ;
wire \inst34|seg_temp1~10_combout ;
wire \inst34|Mux124~0_combout ;
wire \inst14|Mux53~0 ;
wire \inst14|Mux49~0 ;
wire \inst14|Mux50~0 ;
wire \inst14|process_6~35 ;
wire \inst14|Mux57~0 ;
wire \inst14|Mux60~0 ;
wire \inst14|process_6~37 ;
wire \inst14|process_6~36 ;
wire \inst14|process_6~34 ;
wire \inst14|process_6~38_combout ;
wire \inst14|process_6~45 ;
wire \inst14|process_6~44 ;
wire \inst14|process_6~46 ;
wire \inst14|Mux56~0 ;
wire \inst14|process_6~48 ;
wire \inst14|process_6~47 ;
wire \inst14|process_6~49 ;
wire \inst14|process_6~39 ;
wire \inst38|Mux0~1 ;
wire \inst38|Mux0~0 ;
wire \inst14|process_6~41 ;
wire \inst14|process_6~40 ;
wire \inst14|process_6~42 ;
wire \inst14|process_6~43_combout ;
wire \inst14|process_6~50_combout ;
wire \inst14|count_u1~0_combout ;
wire \inst14|cur_state~10_combout ;
wire \inst14|cur_state~7_combout ;
wire \inst14|Equal5~0 ;
wire \inst14|cur_state~8_combout ;
wire \inst14|Equal2~0_combout ;
wire \inst14|cur_state~9_combout ;
wire \inst14|Mux2~0_combout ;
wire \inst14|cur_state~6_combout ;
wire \inst14|Mux2~1_combout ;
wire \inst14|Mux2~7_combout ;
wire \inst14|Mux2~8_combout ;
wire \inst14|Mux2~2_combout ;
wire \inst14|process_6~55_combout ;
wire \inst14|cur_state~3_combout ;
wire \inst14|Mux2~3_combout ;
wire \inst14|Equal1~0 ;
wire \inst14|Mux2~4_combout ;
wire \inst14|Mux2~5_combout ;
wire \inst14|Mux2~6_combout ;
wire \inst14|Mux1~0_combout ;
wire \inst14|Mux1~7_combout ;
wire \inst14|cur_state~5_combout ;
wire \inst14|Mux1~8_combout ;
wire \inst14|Mux1~6_combout ;
wire \inst14|Mux1~9_combout ;
wire \inst14|Mux1~1_combout ;
wire \inst14|Mux1~2_combout ;
wire \inst14|cur_state~4_combout ;
wire \inst14|Mux1~3_combout ;
wire \inst14|Mux1~4_combout ;
wire \inst14|Mux1~5_combout ;
wire \inst14|Mux3~8_combout ;
wire \inst14|Mux3~9_combout ;
wire \inst14|cur_state~15_combout ;
wire \inst14|cur_state~11_combout ;
wire \inst14|Mux3~0_combout ;
wire \inst14|cur_state~12_combout ;
wire \inst14|Mux3~1_combout ;
wire \inst14|Mux3~2_combout ;
wire \inst14|Mux3~3_combout ;
wire \inst14|Mux3~4_combout ;
wire \inst14|Mux3~5_combout ;
wire \inst14|cur_state~13_combout ;
wire \inst14|cur_state~14_combout ;
wire \inst14|Mux3~6_combout ;
wire \inst14|Mux3~7_combout ;
wire \inst31|p3~0_combout ;
wire \inst26|Add0~10_combout ;
wire \inst26|Add0~12 ;
wire \inst26|Add0~12COUT1_36 ;
wire \inst26|Add0~15_combout ;
wire \inst26|Add0~17 ;
wire \inst26|Add0~17COUT1_37 ;
wire \inst26|Add0~0_combout ;
wire \inst26|Add0~2 ;
wire \inst26|Add0~2COUT1_38 ;
wire \inst26|Add0~7 ;
wire \inst26|Add0~20_combout ;
wire \inst26|Add0~22 ;
wire \inst26|Add0~22COUT1_39 ;
wire \inst26|Add0~25_combout ;
wire \inst26|Add0~27 ;
wire \inst26|Add0~27COUT1_40 ;
wire \inst26|Add0~30_combout ;
wire \inst26|Equal0~1_combout ;
wire \inst26|Add0~5_combout ;
wire \inst26|Equal0~0 ;
wire \inst26|clktmp~regout ;
wire \inst31|buzz_out~0_combout ;
wire \inst35|Add0~0_combout ;
wire \inst35|Add0~2 ;
wire \inst35|Add0~2COUT1_31 ;
wire \inst35|Add0~7COUT1_32 ;
wire \inst35|Add0~12 ;
wire \inst35|Add0~12COUT1_33 ;
wire \inst35|Add0~20_combout ;
wire \inst35|Mux0~0 ;
wire \inst35|Add0~22 ;
wire \inst35|Add0~15_combout ;
wire \inst35|Add0~5_combout ;
wire \inst35|Add0~7 ;
wire \inst35|Add0~10_combout ;
wire \inst35|Equal0~0_combout ;
wire \inst35|Add0~17 ;
wire \inst35|Add0~17COUT1_34 ;
wire \inst35|Add0~25_combout ;
wire \inst35|Mux0~1 ;
wire \inst30|col_r[7]~12_combout ;
wire \inst30|p6~2_combout ;
wire \inst30|Mux0~0_combout ;
wire \inst29|tmp[0]~7 ;
wire \inst29|tmp[0]~7COUT1_13 ;
wire \inst29|tmp[1]~1 ;
wire \inst29|tmp[1]~1COUT1_14 ;
wire \inst29|tmp[2]~3 ;
wire \inst29|tmp[2]~3COUT1 ;
wire \inst29|tmp[3]~5 ;
wire \inst29|tmp[4]~9 ;
wire \inst29|tmp[4]~9COUT1_15 ;
wire \inst29|Equal0~0_combout ;
wire \inst29|Equal0~1_combout ;
wire \inst29|clktmp~regout ;
wire \inst30|col_r[7]~9_combout ;
wire \inst30|p6~1_combout ;
wire \inst30|col_g[4]~4_combout ;
wire \inst30|col_r[7]~8_combout ;
wire \inst30|col_r[7]~10_combout ;
wire \inst30|Equal0~0_combout ;
wire \inst30|col_g[4]~2_combout ;
wire \inst30|col_g[4]~3_combout ;
wire \inst30|col_r[1]~13_combout ;
wire \inst30|col_r[1]~14_combout ;
wire \inst35|Mux1~0_combout ;
wire \inst35|Mux1~2_combout ;
wire \inst35|Mux1~3_combout ;
wire \inst35|Mux1~1_combout ;
wire \inst35|Mux6~2_combout ;
wire \inst35|Mux2~0_combout ;
wire \inst35|Mux2~1_combout ;
wire \inst35|Mux2~2_combout ;
wire \inst35|Mux3~0_combout ;
wire \inst35|Mux3~1_combout ;
wire \inst39|Mux1~3_combout ;
wire \inst39|Mux0~2_combout ;
wire \inst39|Mux0~3_combout ;
wire \inst39|Mux0~0_combout ;
wire \inst39|Mux1~2_combout ;
wire \inst39|Mux0~1_combout ;
wire \inst35|Mux6~4_combout ;
wire \inst35|Mux6~5_combout ;
wire \inst45|Mux0~0_combout ;
wire \inst45|Mux1~3_combout ;
wire \inst45|Mux0~2_combout ;
wire \inst45|Mux0~3_combout ;
wire \inst45|Mux1~2_combout ;
wire \inst45|Mux0~1_combout ;
wire \inst35|Mux4~3_combout ;
wire \inst35|Mux4~4_combout ;
wire \inst35|Mux4~5_combout ;
wire \inst35|Mux4~6_combout ;
wire \inst35|Mux4~7_combout ;
wire \inst35|Mux6~3_combout ;
wire \inst38|Mux0~2 ;
wire \inst35|Mux4~8_combout ;
wire \inst35|Mux7~0_combout ;
wire \inst35|Mux4~0_combout ;
wire \inst35|Mux4~1_combout ;
wire \inst35|Mux4~2_combout ;
wire \inst35|Mux4~9_combout ;
wire \inst35|Mux5~4_combout ;
wire \inst35|Mux4~22_combout ;
wire \inst35|Mux4~20_combout ;
wire \inst35|Mux7~1_combout ;
wire \inst37|Mux0~0 ;
wire \inst37|Mux0~1 ;
wire \inst35|Mux4~21_combout ;
wire \inst35|Mux4~23_combout ;
wire \inst47|Mux0~2_combout ;
wire \inst47|Mux0~3_combout ;
wire \inst47|Mux1~2_combout ;
wire \inst47|Mux1~3 ;
wire \inst47|Mux0~0 ;
wire \inst47|Mux0~1_combout ;
wire \inst35|Mux4~11 ;
wire \inst35|Mux4~10 ;
wire \inst35|Mux4~12_combout ;
wire \inst35|Mux4~13_combout ;
wire \inst35|Mux6~7_combout ;
wire \inst43|Mux0~1_combout ;
wire \inst35|Mux5~3_combout ;
wire \inst43|Mux0~0 ;
wire \inst35|Mux4~16_combout ;
wire \inst35|Mux4~14 ;
wire \inst35|Mux5~2 ;
wire \inst35|Mux4~15_combout ;
wire \inst35|Mux4~17_combout ;
wire \inst35|Mux6~8_combout ;
wire \inst46|Mux0~2 ;
wire \inst35|Mux4~18_combout ;
wire \inst35|Mux4~19_combout ;
wire \inst35|Mux6~6_combout ;
wire \inst35|Mux6~9_combout ;
wire \inst35|Mux6~10_combout ;
wire \inst35|Mux4~24_combout ;
wire \inst41|Mux1~3_combout ;
wire \inst41|Mux0~2_combout ;
wire \inst41|Mux0~3_combout ;
wire \inst41|Mux0~0_combout ;
wire \inst41|Mux1~2_combout ;
wire \inst41|Mux0~1_combout ;
wire \inst40|Mux0~1_combout ;
wire \inst40|Mux0~0_combout ;
wire \inst40|Mux0~2_combout ;
wire \inst35|Mux4~25_combout ;
wire \inst35|Mux4~26_combout ;
wire \inst40|Mux1~0_combout ;
wire \inst40|Mux1~1_combout ;
wire \inst41|Mux1~4_combout ;
wire \inst35|Mux5~10_combout ;
wire \inst35|Mux5~11_combout ;
wire \inst46|Mux1~0_combout ;
wire \inst46|Mux1~1_combout ;
wire \inst35|Mux5~7_combout ;
wire \inst35|Mux5~8_combout ;
wire \inst35|Mux5~5 ;
wire \inst35|Mux5~6_combout ;
wire \inst47|Mux1~4_combout ;
wire \inst35|Mux5~9_combout ;
wire \inst35|Mux5~12_combout ;
wire \inst35|Mux5~13_combout ;
wire \inst35|Mux5~14_combout ;
wire \inst35|Mux5~15_combout ;
wire \inst45|Mux1~4_combout ;
wire \inst35|Mux5~16_combout ;
wire \inst39|Mux1~4_combout ;
wire \inst38|Mux1~0_combout ;
wire \inst38|Mux1~1_combout ;
wire \inst35|Mux5~17_combout ;
wire \inst35|Mux5~21_combout ;
wire \inst35|Mux7~2_combout ;
wire \inst35|Mux5~18_combout ;
wire \inst35|Mux5~19_combout ;
wire \inst35|Mux5~20_combout ;
wire \inst45|Mux2~1_combout ;
wire \inst45|Mux2~0_combout ;
wire \inst45|Mux2~2_combout ;
wire \inst44|Mux2~0_combout ;
wire \inst35|Mux4~27_combout ;
wire \inst35|Mux6~11_combout ;
wire \inst35|Mux6~12_combout ;
wire \inst38|Mux2~2_combout ;
wire \inst38|Mux2~3_combout ;
wire \inst39|Mux2~0_combout ;
wire \inst39|Mux2~1_combout ;
wire \inst39|Mux2~2_combout ;
wire \inst35|Mux6~13_combout ;
wire \inst42|Mux2~0_combout ;
wire \inst35|Mux6~14_combout ;
wire \inst35|Mux6~17_combout ;
wire \inst35|Mux6~18_combout ;
wire \inst35|Mux6~29_combout ;
wire \inst35|Mux6~15_combout ;
wire \inst36|Mux2~0_combout ;
wire \inst35|Mux6~16_combout ;
wire \inst35|Mux6~19_combout ;
wire \inst47|Mux2~0_combout ;
wire \inst47|Mux2~1 ;
wire \inst47|Mux2~2_combout ;
wire \inst46|Mux2~2_combout ;
wire \inst46|Mux2~3_combout ;
wire \inst35|Mux6~20_combout ;
wire \inst35|Mux6~21_combout ;
wire \inst35|Mux6~23_combout ;
wire \inst35|Mux6~22_combout ;
wire \inst35|Mux6~24_combout ;
wire \inst35|Mux6~25_combout ;
wire \inst41|Mux2~0_combout ;
wire \inst41|Mux2~1_combout ;
wire \inst41|Mux2~2_combout ;
wire \inst40|Mux2~2_combout ;
wire \inst40|Mux2~3_combout ;
wire \inst35|Mux6~26_combout ;
wire \inst35|Mux6~27_combout ;
wire \inst35|Mux7~10_combout ;
wire \inst35|Mux7~11_combout ;
wire \inst43|Mux3~0_combout ;
wire \inst35|Mux7~12_combout ;
wire \inst35|Mux7~13_combout ;
wire \inst46|Mux3~0_combout ;
wire \inst46|Mux3~1_combout ;
wire \inst35|Mux7~14_combout ;
wire \inst35|Mux6~28_combout ;
wire \inst36|Mux3~0_combout ;
wire \inst35|Mux7~9_combout ;
wire \inst47|Mux3~0_combout ;
wire \inst47|Mux3~1_combout ;
wire \inst47|Mux3~2_combout ;
wire \inst35|Mux7~15_combout ;
wire \inst35|Mux7~16_combout ;
wire \inst35|Mux7~17_combout ;
wire \inst35|Mux7~18_combout ;
wire \inst35|Mux7~19_combout ;
wire \inst35|Mux7~20_combout ;
wire \inst40|Mux3~0_combout ;
wire \inst40|Mux3~1_combout ;
wire \inst41|Mux3~0_combout ;
wire \inst41|Mux3~1_combout ;
wire \inst41|Mux3~2_combout ;
wire \inst35|Mux7~21_combout ;
wire \inst44|Mux3~0_combout ;
wire \inst35|Mux7~4_combout ;
wire \inst35|Mux7~5_combout ;
wire \inst45|Mux3~0_combout ;
wire \inst45|Mux3~1_combout ;
wire \inst45|Mux3~2_combout ;
wire \inst35|Mux7~6_combout ;
wire \inst38|Mux3~0_combout ;
wire \inst38|Mux3~1_combout ;
wire \inst39|Mux3~0_combout ;
wire \inst39|Mux3~1_combout ;
wire \inst39|Mux3~2_combout ;
wire \inst35|Mux7~7_combout ;
wire \inst42|Mux3~0_combout ;
wire \inst35|Mux7~3_combout ;
wire \inst35|Mux7~8_combout ;
wire \inst35|Mux7~22_combout ;
wire \inst42|Mux4~0_combout ;
wire \inst35|Mux8~19_combout ;
wire \inst40|Mux4~0_combout ;
wire \inst40|Mux4~1_combout ;
wire \inst41|Mux4~0_combout ;
wire \inst41|Mux4~1_combout ;
wire \inst41|Mux4~2_combout ;
wire \inst46|Mux4~0_combout ;
wire \inst46|Mux4~1_combout ;
wire \inst35|Mux8~4_combout ;
wire \inst35|Mux8~5_combout ;
wire \inst35|Mux8~2_combout ;
wire \inst35|Mux8~6_combout ;
wire \inst36|Mux4~0_combout ;
wire \inst35|Mux8~3_combout ;
wire \inst35|Mux8~7_combout ;
wire \inst47|Mux4~0_combout ;
wire \inst47|Mux4~1_combout ;
wire \inst47|Mux4~2_combout ;
wire \inst35|Mux8~8_combout ;
wire \inst35|Mux8~9_combout ;
wire \inst35|Mux8~10_combout ;
wire \inst35|Mux8~11_combout ;
wire \inst35|Mux8~12_combout ;
wire \inst35|Mux8~13_combout ;
wire \inst35|Mux8~14_combout ;
wire \inst44|Mux4~0_combout ;
wire \inst35|Mux8~15_combout ;
wire \inst35|Mux8~16_combout ;
wire \inst45|Mux4~0_combout ;
wire \inst45|Mux4~1_combout ;
wire \inst45|Mux4~2_combout ;
wire \inst35|Mux8~17_combout ;
wire \inst39|Mux4~0_combout ;
wire \inst39|Mux4~1_combout ;
wire \inst39|Mux4~2_combout ;
wire \inst38|Mux4~0_combout ;
wire \inst38|Mux4~1_combout ;
wire \inst35|Mux8~18_combout ;
wire \inst35|Mux8~21_combout ;
wire \inst35|Mux8~20_combout ;
wire \inst28|Add0~10_combout ;
wire \inst28|Add0~12 ;
wire \inst28|Add0~12COUT1_36 ;
wire \inst28|Add0~15_combout ;
wire \inst28|Add0~17 ;
wire \inst28|Add0~17COUT1_37 ;
wire \inst28|Add0~0_combout ;
wire \inst28|Add0~2 ;
wire \inst28|Add0~2COUT1_38 ;
wire \inst28|Add0~5_combout ;
wire \inst28|Add0~7 ;
wire \inst28|Add0~20_combout ;
wire \inst28|Add0~22 ;
wire \inst28|Add0~22COUT1_39 ;
wire \inst28|Add0~25_combout ;
wire \inst28|Add0~27 ;
wire \inst28|Add0~27COUT1_40 ;
wire \inst28|Add0~30_combout ;
wire \inst28|Equal0~0 ;
wire \inst28|Equal0~1_combout ;
wire \inst28|clktmp~regout ;
wire \inst32|flag~regout ;
wire \inst32|led~0 ;
wire \inst32|state.s8~regout ;
wire \inst32|state.s9~regout ;
wire \inst32|state.s10~regout ;
wire \inst32|state.s11~regout ;
wire \inst32|state.s12~regout ;
wire \inst32|state.s13~regout ;
wire \inst32|state.s14~regout ;
wire \inst32|state.s15~regout ;
wire \inst32|led~9 ;
wire \inst32|state.s0~regout ;
wire \inst32|state.s1~regout ;
wire \inst32|state.s2~regout ;
wire \inst32|state.s3~regout ;
wire \inst32|state.s4~regout ;
wire \inst32|state.s5~regout ;
wire \inst32|state.s6~regout ;
wire \inst32|state.s7~regout ;
wire \inst32|led~2 ;
wire \inst32|led~4_combout ;
wire \inst32|led~6 ;
wire \inst32|led~7 ;
wire \inst32|led~8 ;
wire \inst32|led~5 ;
wire \inst32|led~3 ;
wire \inst32|led~1 ;
wire \inst30|Mux8~2_combout ;
wire \inst30|col_r[5]~11_combout ;
wire \inst30|Mux8~3_combout ;
wire \inst30|Mux8~4_combout ;
wire \inst30|Mux8~5_combout ;
wire \inst30|Mux8~6_combout ;
wire \inst30|Mux8~7_combout ;
wire \inst30|Mux8~8_combout ;
wire \inst30|Mux8~9_combout ;
wire \inst14|count_u1[1]~11_combout ;
wire \inst14|count_u1[1]~12_combout ;
wire \inst14|count_u1~14_combout ;
wire \inst34|seg[4]~14_combout ;
wire \inst14|count_u1[1]~13_combout ;
wire \inst14|count_u1[1]~15_combout ;
wire \inst14|count_u1[1]~16_combout ;
wire \inst14|count_u1[0]~8 ;
wire \inst14|count_u1[0]~8COUT1_18 ;
wire \inst14|count_u1[1]~2 ;
wire \inst14|count_u1[1]~2COUT1_19 ;
wire \inst14|count_u1[2]~6 ;
wire \inst14|count_u1[2]~6COUT1_20 ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \inst14|count_u1[3]~4 ;
wire \inst14|count_u1[3]~4COUT1_21 ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \inst34|Mod5|auto_generated|divider|divider|StageOut[17]~2_combout ;
wire \inst34|Mod5|auto_generated|divider|divider|StageOut[17]~1_combout ;
wire \inst34|Mod5|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \inst34|Mod5|auto_generated|divider|divider|StageOut[16]~4_combout ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8_combout ;
wire \inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7_combout ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33 ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \inst34|Mod5|auto_generated|divider|divider|StageOut[23]~3_combout ;
wire \inst14|count_u2[2]~10_combout ;
wire \inst14|count_u2[2]~11_combout ;
wire \inst14|count_u2[2]~12_combout ;
wire \inst14|count_u2[2]~13_combout ;
wire \inst14|count_u2[2]~14_combout ;
wire \inst14|count_u2[0]~7 ;
wire \inst14|count_u2[0]~7COUT1_16 ;
wire \inst14|count_u2[1]~1 ;
wire \inst14|count_u2[1]~1COUT1_17 ;
wire \inst14|count_u2[2]~5 ;
wire \inst14|count_u2[2]~5COUT1_18 ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \inst14|count_u2[3]~3 ;
wire \inst14|count_u2[3]~3COUT1_19 ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \inst34|Mod1|auto_generated|divider|divider|StageOut[17]~2_combout ;
wire \inst34|Mod1|auto_generated|divider|divider|StageOut[17]~1_combout ;
wire \inst34|Mod1|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \inst34|Mod1|auto_generated|divider|divider|StageOut[16]~4_combout ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8_combout ;
wire \inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7_combout ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33 ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \inst34|Mod1|auto_generated|divider|divider|StageOut[23]~3_combout ;
wire \inst14|count_u3[1]~10_combout ;
wire \inst14|count_u3[1]~11_combout ;
wire \inst14|count_u3[1]~12_combout ;
wire \inst14|count_u3[1]~13_combout ;
wire \inst14|count_u3[1]~14_combout ;
wire \inst14|count_u3[0]~7 ;
wire \inst14|count_u3[0]~7COUT1_16 ;
wire \inst14|count_u3[1]~1 ;
wire \inst14|count_u3[1]~1COUT1_17 ;
wire \inst14|count_u3[2]~5 ;
wire \inst14|count_u3[2]~5COUT1_18 ;
wire \inst14|count_u3[3]~3 ;
wire \inst14|count_u3[3]~3COUT1_19 ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \inst34|Mod3|auto_generated|divider|divider|StageOut[17]~1_combout ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \inst34|Mod3|auto_generated|divider|divider|StageOut[17]~2_combout ;
wire \inst34|Mod3|auto_generated|divider|divider|StageOut[18]~7_combout ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \inst34|Mod3|auto_generated|divider|divider|StageOut[18]~8_combout ;
wire \inst34|Mod3|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \inst34|Mod3|auto_generated|divider|divider|StageOut[16]~4_combout ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33 ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ;
wire \inst34|Mod3|auto_generated|divider|divider|StageOut[23]~3_combout ;
wire \inst34|seg_tempnb[6]~7_combout ;
wire \inst34|seg_tempnb[6]~24_combout ;
wire \inst34|seg_tempnb[6]~9_combout ;
wire \inst34|seg_tempnb[6]~10_combout ;
wire \inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ;
wire \inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout ;
wire \inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ;
wire \inst34|seg_tempnb[6]~6_combout ;
wire \inst34|seg_tempnb[6]~23_combout ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ;
wire \inst34|Mod5|auto_generated|divider|divider|StageOut[22]~6_combout ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ;
wire \inst34|Mod3|auto_generated|divider|divider|StageOut[22]~6_combout ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ;
wire \inst34|Mod1|auto_generated|divider|divider|StageOut[22]~6_combout ;
wire \inst34|seg_tempnb[6]~8_combout ;
wire \inst34|seg_tempnb[6]~25_combout ;
wire \inst34|seg[6]~2_combout ;
wire \inst34|seg_tempna[6]~2_combout ;
wire \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ;
wire \inst34|Mod5|auto_generated|divider|divider|StageOut[24]~9_combout ;
wire \inst34|seg_tempnb[6]~13_combout ;
wire \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ;
wire \inst34|Mod3|auto_generated|divider|divider|StageOut[24]~9_combout ;
wire \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ;
wire \inst34|Mod1|auto_generated|divider|divider|StageOut[24]~9_combout ;
wire \inst34|seg_tempnb[6]~12_combout ;
wire \inst34|seg_tempnb[6]~11_combout ;
wire \inst34|seg_tempnb[6]~14_combout ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ;
wire \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ;
wire \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ;
wire \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ;
wire \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ;
wire \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ;
wire \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ;
wire \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ;
wire \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \inst34|seg_tempna[6]~4_combout ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \inst34|Div1|auto_generated|divider|divider|StageOut[18]~1_combout ;
wire \inst34|Div1|auto_generated|divider|divider|StageOut[18]~0_combout ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \inst34|Div1|auto_generated|divider|divider|StageOut[17]~3_combout ;
wire \inst34|Div1|auto_generated|divider|divider|StageOut[17]~2_combout ;
wire \inst34|Div1|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \inst34|Div1|auto_generated|divider|divider|StageOut[16]~4_combout ;
wire \inst34|Div1|auto_generated|divider|divider|StageOut[15]~6_combout ;
wire \inst34|Div1|auto_generated|divider|divider|StageOut[15]~7_combout ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~24_cout0 ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~24COUT1_28 ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~19_cout0 ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~19COUT1_29 ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~14_cout0 ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~14COUT1_30 ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~9_cout0 ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~9COUT1_31 ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~1_combout ;
wire \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \inst34|Div3|auto_generated|divider|divider|StageOut[18]~1_combout ;
wire \inst34|Div3|auto_generated|divider|divider|StageOut[18]~0_combout ;
wire \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \inst34|Div3|auto_generated|divider|divider|StageOut[17]~3_combout ;
wire \inst34|Div3|auto_generated|divider|divider|StageOut[17]~2_combout ;
wire \inst34|Div3|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \inst34|Div3|auto_generated|divider|divider|StageOut[16]~4_combout ;
wire \inst34|Div3|auto_generated|divider|divider|StageOut[15]~7_combout ;
wire \inst34|Div3|auto_generated|divider|divider|StageOut[15]~6_combout ;
wire \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ;
wire \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_26 ;
wire \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ;
wire \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_27 ;
wire \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ;
wire \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_28 ;
wire \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ;
wire \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_29 ;
wire \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \inst34|Div2|auto_generated|divider|divider|StageOut[18]~1_combout ;
wire \inst34|Div2|auto_generated|divider|divider|StageOut[18]~0_combout ;
wire \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \inst34|Div2|auto_generated|divider|divider|StageOut[17]~3_combout ;
wire \inst34|Div2|auto_generated|divider|divider|StageOut[17]~2_combout ;
wire \inst34|Div2|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \inst34|Div2|auto_generated|divider|divider|StageOut[16]~4_combout ;
wire \inst34|Div2|auto_generated|divider|divider|StageOut[15]~7_combout ;
wire \inst34|Div2|auto_generated|divider|divider|StageOut[15]~6_combout ;
wire \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ;
wire \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_26 ;
wire \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ;
wire \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_27 ;
wire \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ;
wire \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_28 ;
wire \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ;
wire \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_29 ;
wire \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \inst34|seg_tempna[6]~6_combout ;
wire \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~6 ;
wire \inst34|seg_temp5~10_combout ;
wire \inst34|Equal14~1 ;
wire \inst34|Equal14~0 ;
wire \inst34|Equal14~2 ;
wire \inst34|seg_temp3[3]~0_combout ;
wire \inst34|seg~7_combout ;
wire \inst34|seg_temp11[3]~0_combout ;
wire \inst34|seg~8_combout ;
wire \inst34|seg_temp5[3]~4_combout ;
wire \inst34|seg_temp13[3]~0_combout ;
wire \inst34|seg_temp9[3]~0_combout ;
wire \inst34|seg_temp1[3]~8_combout ;
wire \inst34|Mux113~4_combout ;
wire \inst34|Mux113~5_combout ;
wire \inst34|Mux113~6_combout ;
wire \inst34|seg[6]~6_combout ;
wire \inst34|Mux113~7_combout ;
wire \inst34|Mux113~8_combout ;
wire \inst34|seg[6]~5_combout ;
wire \inst34|seg_temp6~21_combout ;
wire \inst34|seg_temp14[6]~0_combout ;
wire \inst34|seg_temp6~12_combout ;
wire \inst34|seg_temp6[6]~14_combout ;
wire \inst34|seg[6]~3_combout ;
wire \inst34|seg_temp12[6]~0_combout ;
wire \inst34|seg_temp4[6]~0_combout ;
wire \inst34|seg_temp10[6]~0_combout ;
wire \inst34|seg_temp2[6]~6_combout ;
wire \inst34|Mux113~0_combout ;
wire \inst34|Mux113~1_combout ;
wire \inst34|seg[6]~4_combout ;
wire \inst34|Mux113~2_combout ;
wire \inst34|Mux113~3_combout ;
wire \inst34|seg[6]~9_combout ;
wire \inst34|seg[6]~10_combout ;
wire \inst34|Mux114~10_combout ;
wire \inst34|seg[4]~12_combout ;
wire \inst34|seg[4]~15_combout ;
wire \inst34|seg[4]~11_combout ;
wire \inst34|seg_temp1~14_combout ;
wire \inst34|Mux114~2 ;
wire \inst34|Mux114~3 ;
wire \inst34|Mux114~4_combout ;
wire \inst34|Mux114~5 ;
wire \inst34|seg[4]~13_combout ;
wire \inst34|seg_temp2~7_combout ;
wire \inst34|Mux114~6 ;
wire \inst34|Mux114~7 ;
wire \inst34|Mux114~8_combout ;
wire \inst34|Mux114~9 ;
wire \inst34|Mux114~12_combout ;
wire \inst34|seg[5]~16_combout ;
wire \inst34|seg[5]~17_combout ;
wire \inst34|Mux115~9_combout ;
wire \inst34|Mux161~1_combout ;
wire \inst34|seg_temp2~9_combout ;
wire \inst34|Mux115~4_combout ;
wire \inst34|Mux115~5_combout ;
wire \inst34|Mux115~6_combout ;
wire \inst34|Mux115~7_combout ;
wire \inst34|Mux115~8_combout ;
wire \inst34|seg_temp1~15_combout ;
wire \inst34|Mux115~0 ;
wire \inst34|Mux115~1 ;
wire \inst34|Mux115~2_combout ;
wire \inst34|Mux115~3 ;
wire \inst34|seg_temp6~22_combout ;
wire \inst34|seg_temp6~23_combout ;
wire \inst34|Mux116~0_combout ;
wire \inst34|Mux116~1_combout ;
wire \inst34|Mux116~2_combout ;
wire \inst34|Mux116~3_combout ;
wire \inst34|Mux117~9_combout ;
wire \inst34|seg_temp1~16_combout ;
wire \inst34|Mux117~0_combout ;
wire \inst34|Mux117~1_combout ;
wire \inst34|Mux117~2_combout ;
wire \inst34|Mux117~3_combout ;
wire \inst34|seg_temp2~12_combout ;
wire \inst34|Mux117~4_combout ;
wire \inst34|Mux117~5_combout ;
wire \inst34|Mux117~6_combout ;
wire \inst34|Mux117~7_combout ;
wire \inst34|Mux117~8_combout ;
wire \inst34|Mux118~9_combout ;
wire \inst34|seg_temp1~17_combout ;
wire \inst34|Mux118~0_combout ;
wire \inst34|Mux118~1_combout ;
wire \inst34|Mux118~2_combout ;
wire \inst34|Mux118~3_combout ;
wire \inst34|seg_temp2~17 ;
wire \inst34|seg_temp2~16_combout ;
wire \inst34|Mux118~4_combout ;
wire \inst34|Mux118~5 ;
wire \inst34|Mux118~6_combout ;
wire \inst34|Mux118~7 ;
wire \inst34|Mux118~8_combout ;
wire \inst34|seg_tempna[0]~3_combout ;
wire \inst34|seg_tempnb[0]~20_combout ;
wire \inst34|seg_tempnb[0]~21_combout ;
wire \inst34|Mux67~0_combout ;
wire \inst34|Mux67~1_combout ;
wire \inst34|seg_tempnb[0]~16_combout ;
wire \inst34|seg_tempnb[0]~17_combout ;
wire \inst34|seg_tempnb[0]~15_combout ;
wire \inst34|seg_tempnb[0]~18_combout ;
wire \inst34|seg_tempnb[0]~19_combout ;
wire \inst34|Mux119~9_combout ;
wire \inst34|seg_temp3~1_combout ;
wire \inst34|seg_temp5~6_combout ;
wire \inst34|seg_temp5~7_combout ;
wire \inst34|seg_temp3~2_combout ;
wire \inst34|seg_temp1~12_combout ;
wire \inst34|Mux119~0_combout ;
wire \inst34|Mux119~1_combout ;
wire \inst34|Mux119~2_combout ;
wire \inst34|Mux119~3_combout ;
wire \inst34|seg_temp5~9_combout ;
wire \inst34|seg_temp4~1_combout ;
wire \inst34|Mux32~1_combout ;
wire \inst34|seg_temp6~18_combout ;
wire \inst34|seg_temp2~14_combout ;
wire \inst34|seg_temp4~2_combout ;
wire \inst34|Mux119~4_combout ;
wire \inst34|Mux119~5_combout ;
wire \inst34|Mux119~6_combout ;
wire \inst34|Mux119~7_combout ;
wire \inst34|Mux119~8_combout ;
wire [3:0] \inst14|cur_state ;
wire [3:0] \inst34|key_c0 ;
wire [5:0] \inst35|cnt ;
wire [0:0] \inst30|sel2_2 ;
wire [1:0] \inst14|count_b4 ;
wire [7:0] \inst34|cat ;
wire [6:0] \inst14|ys1 ;
wire [6:0] \inst34|seg_temp9 ;
wire [6:0] \inst14|rs2 ;
wire [4:0] \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella ;
wire [3:0] \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella ;
wire [6:0] \inst14|yb1 ;
wire [6:0] \inst34|seg_temp8 ;
wire [6:0] \inst14|rs1 ;
wire [7:0] \inst26|tmp ;
wire [6:0] \inst14|ys2 ;
wire [6:0] \inst34|seg_temp14 ;
wire [6:0] \inst14|gb2 ;
wire [6:0] \inst14|yb2 ;
wire [6:0] \inst34|seg_temp6 ;
wire [6:0] \inst14|rb1 ;
wire [5:0] \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella ;
wire [6:0] \inst34|seg_temp12 ;
wire [15:0] \inst32|led ;
wire [6:0] \inst34|seg ;
wire [6:0] \inst34|nums ;
wire [3:0] \key_row~combout ;
wire [6:0] \inst34|numb ;
wire [1:0] \inst14|count_b5 ;
wire [1:0] \inst14|count_b1 ;
wire [6:0] \inst34|seg_temp2 ;
wire [6:0] \inst14|gs1 ;
wire [6:0] \inst34|seg_temp13 ;
wire [6:0] \inst14|gb1 ;
wire [6:0] \inst34|seg_temp3 ;
wire [6:0] \inst14|gs2 ;
wire [5:0] \inst29|tmp ;
wire [4:0] \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella ;
wire [6:0] \inst34|seg_temp7 ;
wire [6:0] \inst14|rb2 ;
wire [3:0] \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella ;
wire [4:0] \inst34|C ;
wire [3:0] \inst14|count_b0 ;
wire [3:0] \inst14|temp1 ;
wire [2:0] \inst30|sel8 ;
wire [0:0] \inst30|sel2_8 ;
wire [4:0] \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella ;
wire [3:0] \inst4|tmp ;
wire [6:0] \inst34|seg_temp4 ;
wire [6:0] \inst34|seg_temp10 ;
wire [6:0] \inst34|seg_temp5 ;
wire [3:0] \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella ;
wire [6:0] \inst34|seg_temp1 ;
wire [6:0] \inst34|seg_temp11 ;
wire [6:0] \inst34|seg_tempna ;
wire [6:0] \inst34|seg_tempnb ;
wire [6:0] \inst34|nums_temp ;
wire [6:0] \inst34|numb_temp ;
wire [6:0] \inst28|tmp ;
wire [4:0] \inst34|pre ;
wire [5:0] \inst34|sel61 ;
wire [4:0] \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella ;
wire [3:0] \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella ;
wire [4:0] \inst14|count_u1 ;
wire [4:0] \inst14|count_u3 ;
wire [4:0] \inst14|count_u2 ;
wire [4:0] \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella ;
wire [3:0] \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella ;
wire [8:0] \inst23|tmp ;
wire [3:0] \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella ;
wire [3:0] \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella ;
wire [3:0] \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella ;
wire [7:0] \inst30|col_g ;
wire [7:0] \inst30|col_r ;
wire [7:0] \inst30|row ;


// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clock~combout ),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell \inst30|sel8[0] (
// Equation(s):
// \inst30|sel8 [0] = DFFEAS((((!\inst30|sel8 [0]))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst30|sel8 [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst30|sel8 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|sel8[0] .lut_mask = "0f0f";
defparam \inst30|sel8[0] .operation_mode = "normal";
defparam \inst30|sel8[0] .output_mode = "reg_only";
defparam \inst30|sel8[0] .register_cascade_mode = "off";
defparam \inst30|sel8[0] .sum_lutc_input = "datac";
defparam \inst30|sel8[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \inst4|tmp[1] (
// Equation(s):
// \inst4|tmp [1] = DFFEAS((\inst30|sel8 [0] & (!\inst4|tmp [1] & ((\inst4|tmp [2]) # (!\inst4|tmp [3])))) # (!\inst30|sel8 [0] & (((\inst4|tmp [1])))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst4|tmp [3]),
	.datab(\inst30|sel8 [0]),
	.datac(\inst4|tmp [2]),
	.datad(\inst4|tmp [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|tmp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|tmp[1] .lut_mask = "33c4";
defparam \inst4|tmp[1] .operation_mode = "normal";
defparam \inst4|tmp[1] .output_mode = "reg_only";
defparam \inst4|tmp[1] .register_cascade_mode = "off";
defparam \inst4|tmp[1] .sum_lutc_input = "datac";
defparam \inst4|tmp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell \inst4|tmp[2] (
// Equation(s):
// \inst4|tmp [2] = DFFEAS((\inst4|tmp [2] $ (((\inst30|sel8 [0] & \inst4|tmp [1])))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst30|sel8 [0]),
	.datac(\inst4|tmp [2]),
	.datad(\inst4|tmp [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|tmp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|tmp[2] .lut_mask = "3cf0";
defparam \inst4|tmp[2] .operation_mode = "normal";
defparam \inst4|tmp[2] .output_mode = "reg_only";
defparam \inst4|tmp[2] .register_cascade_mode = "off";
defparam \inst4|tmp[2] .sum_lutc_input = "datac";
defparam \inst4|tmp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \inst4|tmp[3] (
// Equation(s):
// \inst4|tmp [3] = DFFEAS((\inst4|tmp [3] & ((\inst4|tmp [2] $ (\inst4|tmp [1])) # (!\inst30|sel8 [0]))) # (!\inst4|tmp [3] & (\inst30|sel8 [0] & (\inst4|tmp [2] & \inst4|tmp [1]))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst4|tmp [3]),
	.datab(\inst30|sel8 [0]),
	.datac(\inst4|tmp [2]),
	.datad(\inst4|tmp [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|tmp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|tmp[3] .lut_mask = "6aa2";
defparam \inst4|tmp[3] .operation_mode = "normal";
defparam \inst4|tmp[3] .output_mode = "reg_only";
defparam \inst4|tmp[3] .register_cascade_mode = "off";
defparam \inst4|tmp[3] .sum_lutc_input = "datac";
defparam \inst4|tmp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \inst4|Equal0~0 (
// Equation(s):
// \inst4|Equal0~0_combout  = (\inst4|tmp [3] & (\inst30|sel8 [0] & (!\inst4|tmp [2] & !\inst4|tmp [1])))

	.clk(gnd),
	.dataa(\inst4|tmp [3]),
	.datab(\inst30|sel8 [0]),
	.datac(\inst4|tmp [2]),
	.datad(\inst4|tmp [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|Equal0~0 .lut_mask = "0008";
defparam \inst4|Equal0~0 .operation_mode = "normal";
defparam \inst4|Equal0~0 .output_mode = "comb_only";
defparam \inst4|Equal0~0 .register_cascade_mode = "off";
defparam \inst4|Equal0~0 .sum_lutc_input = "datac";
defparam \inst4|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxii_lcell \inst4|clktmp (
// Equation(s):
// \inst4|clktmp~regout  = DFFEAS((\inst4|clktmp~regout  $ (((\inst4|Equal0~0_combout )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst4|clktmp~regout ),
	.datac(vcc),
	.datad(\inst4|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|clktmp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|clktmp .lut_mask = "33cc";
defparam \inst4|clktmp .operation_mode = "normal";
defparam \inst4|clktmp .output_mode = "reg_only";
defparam \inst4|clktmp .register_cascade_mode = "off";
defparam \inst4|clktmp .sum_lutc_input = "datac";
defparam \inst4|clktmp .synch_mode = "off";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn0~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn0~combout ),
	.padio(btn0));
// synopsys translate_off
defparam \btn0~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y4_N0
maxii_lcell \inst|resetmp1 (
// Equation(s):
// \inst|resetmp1~regout  = DFFEAS(GND, !GLOBAL(\inst4|clktmp~regout ), VCC, , , \btn0~combout , , , VCC)

	.clk(!\inst4|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\btn0~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|resetmp1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|resetmp1 .lut_mask = "0000";
defparam \inst|resetmp1 .operation_mode = "normal";
defparam \inst|resetmp1 .output_mode = "reg_only";
defparam \inst|resetmp1 .register_cascade_mode = "off";
defparam \inst|resetmp1 .sum_lutc_input = "datac";
defparam \inst|resetmp1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y4_N3
maxii_lcell \inst|resetmp2 (
// Equation(s):
// \inst|bout0  = LCELL((\clock~combout  & (\inst|resetmp1~regout  & (!B1_resetmp2))))

	.clk(!\clock~combout ),
	.dataa(\clock~combout ),
	.datab(\inst|resetmp1~regout ),
	.datac(\inst|resetmp1~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|bout0 ),
	.regout(\inst|resetmp2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|resetmp2 .lut_mask = "0808";
defparam \inst|resetmp2 .operation_mode = "normal";
defparam \inst|resetmp2 .output_mode = "comb_only";
defparam \inst|resetmp2 .register_cascade_mode = "off";
defparam \inst|resetmp2 .sum_lutc_input = "qfbk";
defparam \inst|resetmp2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \inst14|count_b0[0] (
// Equation(s):
// \inst14|count_b0 [0] = DFFEAS((((!\inst14|count_b0 [0]))), \inst|bout0 , VCC, , , , , , )

	.clk(\inst|bout0 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|count_b0 [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|count_b0 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_b0[0] .lut_mask = "0f0f";
defparam \inst14|count_b0[0] .operation_mode = "normal";
defparam \inst14|count_b0[0] .output_mode = "reg_only";
defparam \inst14|count_b0[0] .register_cascade_mode = "off";
defparam \inst14|count_b0[0] .sum_lutc_input = "datac";
defparam \inst14|count_b0[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \inst34|process_2~0 (
// Equation(s):
// \inst34|process_2~0_combout  = (\inst14|cur_state [1] & (((\inst14|cur_state [2])))) # (!\inst14|cur_state [1] & (((\inst14|cur_state [0]) # (!\inst14|cur_state [2]))))

	.clk(gnd),
	.dataa(\inst14|cur_state [1]),
	.datab(vcc),
	.datac(\inst14|cur_state [0]),
	.datad(\inst14|cur_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|process_2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|process_2~0 .lut_mask = "fa55";
defparam \inst34|process_2~0 .operation_mode = "normal";
defparam \inst34|process_2~0 .output_mode = "comb_only";
defparam \inst34|process_2~0 .register_cascade_mode = "off";
defparam \inst34|process_2~0 .sum_lutc_input = "datac";
defparam \inst34|process_2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \inst30|p6~0 (
// Equation(s):
// \inst30|p6~0_combout  = (((\inst14|cur_state [2] & !\inst14|cur_state [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|cur_state [2]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|p6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|p6~0 .lut_mask = "00f0";
defparam \inst30|p6~0 .operation_mode = "normal";
defparam \inst30|p6~0 .output_mode = "comb_only";
defparam \inst30|p6~0 .register_cascade_mode = "off";
defparam \inst30|p6~0 .sum_lutc_input = "datac";
defparam \inst30|p6~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn4~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn4~combout ),
	.padio(btn4));
// synopsys translate_off
defparam \btn4~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y8_N7
maxii_lcell \inst|resetmp9 (
// Equation(s):
// \inst|resetmp9~regout  = DFFEAS(GND, !GLOBAL(\inst4|clktmp~regout ), VCC, , , \btn4~combout , , , VCC)

	.clk(!\inst4|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\btn4~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|resetmp9~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|resetmp9 .lut_mask = "0000";
defparam \inst|resetmp9 .operation_mode = "normal";
defparam \inst|resetmp9 .output_mode = "reg_only";
defparam \inst|resetmp9 .register_cascade_mode = "off";
defparam \inst|resetmp9 .sum_lutc_input = "datac";
defparam \inst|resetmp9 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N1
maxii_lcell \inst|resetmp10 (
// Equation(s):
// \inst|bout4  = LCELL((\clock~combout  & (\inst|resetmp9~regout  & (!B1_resetmp10))))

	.clk(!\clock~combout ),
	.dataa(\clock~combout ),
	.datab(\inst|resetmp9~regout ),
	.datac(\inst|resetmp9~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|bout4 ),
	.regout(\inst|resetmp10~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|resetmp10 .lut_mask = "0808";
defparam \inst|resetmp10 .operation_mode = "normal";
defparam \inst|resetmp10 .output_mode = "comb_only";
defparam \inst|resetmp10 .register_cascade_mode = "off";
defparam \inst|resetmp10 .sum_lutc_input = "qfbk";
defparam \inst|resetmp10 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \inst14|count_b4[0] (
// Equation(s):
// \inst14|count_b4 [0] = DFFEAS((((!\inst14|count_b4 [0]))), \inst|bout4 , \inst14|count_b0 [0], , , , , , )

	.clk(\inst|bout4 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst14|count_b4 [0]),
	.aclr(!\inst14|count_b0 [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|count_b4 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_b4[0] .lut_mask = "00ff";
defparam \inst14|count_b4[0] .operation_mode = "normal";
defparam \inst14|count_b4[0] .output_mode = "reg_only";
defparam \inst14|count_b4[0] .register_cascade_mode = "off";
defparam \inst14|count_b4[0] .sum_lutc_input = "datac";
defparam \inst14|count_b4[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \inst14|count_b4[1] (
// Equation(s):
// \inst14|Equal3~0  = (((!D1_count_b4[1] & \inst14|count_b4 [0])))
// \inst14|count_b4 [1] = DFFEAS(\inst14|Equal3~0 , \inst|bout4 , \inst14|count_b0 [0], , , , , , )

	.clk(\inst|bout4 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst14|count_b4 [0]),
	.aclr(!\inst14|count_b0 [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Equal3~0 ),
	.regout(\inst14|count_b4 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_b4[1] .lut_mask = "0f00";
defparam \inst14|count_b4[1] .operation_mode = "normal";
defparam \inst14|count_b4[1] .output_mode = "reg_and_comb";
defparam \inst14|count_b4[1] .register_cascade_mode = "off";
defparam \inst14|count_b4[1] .sum_lutc_input = "qfbk";
defparam \inst14|count_b4[1] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn2~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn2~combout ),
	.padio(btn2));
// synopsys translate_off
defparam \btn2~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxii_lcell \inst|resetmp5 (
// Equation(s):
// \inst|resetmp5~regout  = DFFEAS((((\btn2~combout ))), !GLOBAL(\inst4|clktmp~regout ), VCC, , , , , , )

	.clk(!\inst4|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\btn2~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|resetmp5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|resetmp5 .lut_mask = "ff00";
defparam \inst|resetmp5 .operation_mode = "normal";
defparam \inst|resetmp5 .output_mode = "reg_only";
defparam \inst|resetmp5 .register_cascade_mode = "off";
defparam \inst|resetmp5 .sum_lutc_input = "datac";
defparam \inst|resetmp5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxii_lcell \inst|resetmp6 (
// Equation(s):
// \inst|bout2  = LCELL((\clock~combout  & (\inst|resetmp5~regout  & (!B1_resetmp6))))

	.clk(!\clock~combout ),
	.dataa(\clock~combout ),
	.datab(\inst|resetmp5~regout ),
	.datac(\inst|resetmp5~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|bout2 ),
	.regout(\inst|resetmp6~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|resetmp6 .lut_mask = "0808";
defparam \inst|resetmp6 .operation_mode = "normal";
defparam \inst|resetmp6 .output_mode = "comb_only";
defparam \inst|resetmp6 .register_cascade_mode = "off";
defparam \inst|resetmp6 .sum_lutc_input = "qfbk";
defparam \inst|resetmp6 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \inst14|count_b2 (
// Equation(s):
// \inst14|count_b2~regout  = DFFEAS((((!\inst14|count_b2~regout ))), \inst|bout2 , \inst14|count_b0 [0], , , , , , )

	.clk(\inst|bout2 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|count_b2~regout ),
	.datad(vcc),
	.aclr(!\inst14|count_b0 [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|count_b2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_b2 .lut_mask = "0f0f";
defparam \inst14|count_b2 .operation_mode = "normal";
defparam \inst14|count_b2 .output_mode = "reg_only";
defparam \inst14|count_b2 .register_cascade_mode = "off";
defparam \inst14|count_b2 .sum_lutc_input = "datac";
defparam \inst14|count_b2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \inst14|Mux0~12 (
// Equation(s):
// \inst14|Mux0~12_combout  = ((\inst14|cur_state [2] & (!\inst14|count_b2~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|cur_state [2]),
	.datac(\inst14|count_b2~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux0~12 .lut_mask = "0c0c";
defparam \inst14|Mux0~12 .operation_mode = "normal";
defparam \inst14|Mux0~12 .output_mode = "comb_only";
defparam \inst14|Mux0~12 .register_cascade_mode = "off";
defparam \inst14|Mux0~12 .sum_lutc_input = "datac";
defparam \inst14|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn5~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn5~combout ),
	.padio(btn5));
// synopsys translate_off
defparam \btn5~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y4_N9
maxii_lcell \inst|resetmp11 (
// Equation(s):
// \inst|resetmp11~regout  = DFFEAS(GND, !GLOBAL(\inst4|clktmp~regout ), VCC, , , \btn5~combout , , , VCC)

	.clk(!\inst4|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\btn5~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|resetmp11~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|resetmp11 .lut_mask = "0000";
defparam \inst|resetmp11 .operation_mode = "normal";
defparam \inst|resetmp11 .output_mode = "reg_only";
defparam \inst|resetmp11 .register_cascade_mode = "off";
defparam \inst|resetmp11 .sum_lutc_input = "datac";
defparam \inst|resetmp11 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y4_N6
maxii_lcell \inst|resetmp12 (
// Equation(s):
// \inst|bout5  = LCELL((\clock~combout  & (((!B1_resetmp12 & \inst|resetmp11~regout )))))

	.clk(!\clock~combout ),
	.dataa(\clock~combout ),
	.datab(vcc),
	.datac(\inst|resetmp11~regout ),
	.datad(\inst|resetmp11~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|bout5 ),
	.regout(\inst|resetmp12~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|resetmp12 .lut_mask = "0a00";
defparam \inst|resetmp12 .operation_mode = "normal";
defparam \inst|resetmp12 .output_mode = "comb_only";
defparam \inst|resetmp12 .register_cascade_mode = "off";
defparam \inst|resetmp12 .sum_lutc_input = "qfbk";
defparam \inst|resetmp12 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \inst14|count_b5[0] (
// Equation(s):
// \inst14|count_b5 [0] = DFFEAS((((!\inst14|count_b5 [0]))), \inst|bout5 , \inst14|count_b0 [0], , , , , , )

	.clk(\inst|bout5 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst14|count_b5 [0]),
	.aclr(!\inst14|count_b0 [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|count_b5 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_b5[0] .lut_mask = "00ff";
defparam \inst14|count_b5[0] .operation_mode = "normal";
defparam \inst14|count_b5[0] .output_mode = "reg_only";
defparam \inst14|count_b5[0] .register_cascade_mode = "off";
defparam \inst14|count_b5[0] .sum_lutc_input = "datac";
defparam \inst14|count_b5[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \inst14|count_b5[1] (
// Equation(s):
// \inst14|Equal5~0  = (((!D1_count_b5[1] & \inst14|count_b5 [0])))
// \inst14|count_b5 [1] = DFFEAS(\inst14|Equal5~0 , \inst|bout5 , \inst14|count_b0 [0], , , , , , )

	.clk(\inst|bout5 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst14|count_b5 [0]),
	.aclr(!\inst14|count_b0 [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Equal5~0 ),
	.regout(\inst14|count_b5 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_b5[1] .lut_mask = "0f00";
defparam \inst14|count_b5[1] .operation_mode = "normal";
defparam \inst14|count_b5[1] .output_mode = "reg_and_comb";
defparam \inst14|count_b5[1] .register_cascade_mode = "off";
defparam \inst14|count_b5[1] .sum_lutc_input = "qfbk";
defparam \inst14|count_b5[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \inst14|Mux0~13 (
// Equation(s):
// \inst14|Mux0~13_combout  = ((!\inst14|cur_state [2] & ((\inst14|count_b5 [1]) # (!\inst14|count_b5 [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_b5 [1]),
	.datac(\inst14|cur_state [2]),
	.datad(\inst14|count_b5 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux0~13 .lut_mask = "0c0f";
defparam \inst14|Mux0~13 .operation_mode = "normal";
defparam \inst14|Mux0~13 .output_mode = "comb_only";
defparam \inst14|Mux0~13 .register_cascade_mode = "off";
defparam \inst14|Mux0~13 .sum_lutc_input = "datac";
defparam \inst14|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \inst14|Mux0~14 (
// Equation(s):
// \inst14|Mux0~14_combout  = (\inst14|Mux0~12_combout ) # ((\inst14|cur_state [0] & ((\inst14|Mux0~13_combout ))) # (!\inst14|cur_state [0] & (!\inst14|Equal3~0 )))

	.clk(gnd),
	.dataa(\inst14|Equal3~0 ),
	.datab(\inst14|Mux0~12_combout ),
	.datac(\inst14|cur_state [0]),
	.datad(\inst14|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux0~14 .lut_mask = "fdcd";
defparam \inst14|Mux0~14 .operation_mode = "normal";
defparam \inst14|Mux0~14 .output_mode = "comb_only";
defparam \inst14|Mux0~14 .register_cascade_mode = "off";
defparam \inst14|Mux0~14 .sum_lutc_input = "datac";
defparam \inst14|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell \inst14|Mux0~15 (
// Equation(s):
// \inst14|Mux0~15_combout  = (\inst30|p6~0_combout ) # ((\inst14|count_b0 [0] & (\inst14|cur_state [3] & \inst14|Mux0~14_combout )))

	.clk(gnd),
	.dataa(\inst30|p6~0_combout ),
	.datab(\inst14|count_b0 [0]),
	.datac(\inst14|cur_state [3]),
	.datad(\inst14|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux0~15 .lut_mask = "eaaa";
defparam \inst14|Mux0~15 .operation_mode = "normal";
defparam \inst14|Mux0~15 .output_mode = "comb_only";
defparam \inst14|Mux0~15 .register_cascade_mode = "off";
defparam \inst14|Mux0~15 .sum_lutc_input = "datac";
defparam \inst14|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \inst31|buz0 (
// Equation(s):
// \inst31|buz0~regout  = DFFEAS((((!\inst31|buz0~regout ))), GLOBAL(\clock~combout ), VCC, , \inst30|sel8 [0], , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst31|buz0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst30|sel8 [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst31|buz0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst31|buz0 .lut_mask = "00ff";
defparam \inst31|buz0 .operation_mode = "normal";
defparam \inst31|buz0 .output_mode = "reg_only";
defparam \inst31|buz0 .register_cascade_mode = "off";
defparam \inst31|buz0 .sum_lutc_input = "datac";
defparam \inst31|buz0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N3
maxii_lcell \inst34|key_c0[1] (
// Equation(s):
// \inst34|key_c0 [1] = DFFEAS(((\inst31|buz0~regout ) # ((!\inst30|sel8 [0]))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst31|buz0~regout ),
	.datac(vcc),
	.datad(\inst30|sel8 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|key_c0 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|key_c0[1] .lut_mask = "ccff";
defparam \inst34|key_c0[1] .operation_mode = "normal";
defparam \inst34|key_c0[1] .output_mode = "reg_only";
defparam \inst34|key_c0[1] .register_cascade_mode = "off";
defparam \inst34|key_c0[1] .sum_lutc_input = "datac";
defparam \inst34|key_c0[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N7
maxii_lcell \inst34|key_c0[0] (
// Equation(s):
// \inst34|key_c0 [0] = DFFEAS(((\inst31|buz0~regout ) # ((\inst30|sel8 [0]))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst31|buz0~regout ),
	.datac(vcc),
	.datad(\inst30|sel8 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|key_c0 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|key_c0[0] .lut_mask = "ffcc";
defparam \inst34|key_c0[0] .operation_mode = "normal";
defparam \inst34|key_c0[0] .output_mode = "reg_only";
defparam \inst34|key_c0[0] .register_cascade_mode = "off";
defparam \inst34|key_c0[0] .sum_lutc_input = "datac";
defparam \inst34|key_c0[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N4
maxii_lcell \inst34|key_c0[3] (
// Equation(s):
// \inst34|key_c0 [3] = DFFEAS((((!\inst30|sel8 [0])) # (!\inst31|buz0~regout )), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst31|buz0~regout ),
	.datac(vcc),
	.datad(\inst30|sel8 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|key_c0 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|key_c0[3] .lut_mask = "33ff";
defparam \inst34|key_c0[3] .operation_mode = "normal";
defparam \inst34|key_c0[3] .output_mode = "reg_only";
defparam \inst34|key_c0[3] .register_cascade_mode = "off";
defparam \inst34|key_c0[3] .sum_lutc_input = "datac";
defparam \inst34|key_c0[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N1
maxii_lcell \inst34|key_c0[2] (
// Equation(s):
// \inst34|key_c0 [2] = DFFEAS((((\inst30|sel8 [0])) # (!\inst31|buz0~regout )), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst31|buz0~regout ),
	.datac(vcc),
	.datad(\inst30|sel8 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|key_c0 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|key_c0[2] .lut_mask = "ff33";
defparam \inst34|key_c0[2] .operation_mode = "normal";
defparam \inst34|key_c0[2] .output_mode = "reg_only";
defparam \inst34|key_c0[2] .register_cascade_mode = "off";
defparam \inst34|key_c0[2] .sum_lutc_input = "datac";
defparam \inst34|key_c0[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N8
maxii_lcell \inst34|C~8 (
// Equation(s):
// \inst34|C~8_combout  = (\inst34|key_c0 [1] & ((\inst34|key_c0 [0] & (\inst34|key_c0 [3] $ (\inst34|key_c0 [2]))) # (!\inst34|key_c0 [0] & (\inst34|key_c0 [3] & \inst34|key_c0 [2])))) # (!\inst34|key_c0 [1] & (\inst34|key_c0 [0] & (\inst34|key_c0 [3] & 
// \inst34|key_c0 [2])))

	.clk(gnd),
	.dataa(\inst34|key_c0 [1]),
	.datab(\inst34|key_c0 [0]),
	.datac(\inst34|key_c0 [3]),
	.datad(\inst34|key_c0 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|C~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|C~8 .lut_mask = "6880";
defparam \inst34|C~8 .operation_mode = "normal";
defparam \inst34|C~8 .output_mode = "comb_only";
defparam \inst34|C~8 .register_cascade_mode = "off";
defparam \inst34|C~8 .sum_lutc_input = "datac";
defparam \inst34|C~8 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \key_row[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\key_row~combout [1]),
	.padio(key_row[1]));
// synopsys translate_off
defparam \key_row[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \key_row[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\key_row~combout [2]),
	.padio(key_row[2]));
// synopsys translate_off
defparam \key_row[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \key_row[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\key_row~combout [3]),
	.padio(key_row[3]));
// synopsys translate_off
defparam \key_row[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_111,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \key_row[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\key_row~combout [0]),
	.padio(key_row[0]));
// synopsys translate_off
defparam \key_row[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y8_N4
maxii_lcell \inst34|C~10 (
// Equation(s):
// \inst34|C~10_combout  = (\key_row~combout [2] & (\key_row~combout [0] & (\key_row~combout [1] $ (\key_row~combout [3]))))

	.clk(gnd),
	.dataa(\key_row~combout [1]),
	.datab(\key_row~combout [2]),
	.datac(\key_row~combout [3]),
	.datad(\key_row~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|C~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|C~10 .lut_mask = "4800";
defparam \inst34|C~10 .operation_mode = "normal";
defparam \inst34|C~10 .output_mode = "comb_only";
defparam \inst34|C~10 .register_cascade_mode = "off";
defparam \inst34|C~10 .sum_lutc_input = "datac";
defparam \inst34|C~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N3
maxii_lcell \inst34|C~9 (
// Equation(s):
// \inst34|C~9_combout  = (\key_row~combout [1] & (\key_row~combout [3] & (\key_row~combout [2] $ (\key_row~combout [0]))))

	.clk(gnd),
	.dataa(\key_row~combout [1]),
	.datab(\key_row~combout [2]),
	.datac(\key_row~combout [3]),
	.datad(\key_row~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|C~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|C~9 .lut_mask = "2080";
defparam \inst34|C~9 .operation_mode = "normal";
defparam \inst34|C~9 .output_mode = "comb_only";
defparam \inst34|C~9 .register_cascade_mode = "off";
defparam \inst34|C~9 .sum_lutc_input = "datac";
defparam \inst34|C~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N6
maxii_lcell \inst34|C~11 (
// Equation(s):
// \inst34|C~11_combout  = (\inst34|C~10_combout  & (!\inst34|C~9_combout  & (\inst34|key_c0 [3] $ (!\inst34|C [2])))) # (!\inst34|C~10_combout  & (\inst34|C~9_combout  & (\inst34|key_c0 [3] $ (\inst34|C [2]))))

	.clk(gnd),
	.dataa(\inst34|C~10_combout ),
	.datab(\inst34|key_c0 [3]),
	.datac(\inst34|C [2]),
	.datad(\inst34|C~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|C~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|C~11 .lut_mask = "1482";
defparam \inst34|C~11 .operation_mode = "normal";
defparam \inst34|C~11 .output_mode = "comb_only";
defparam \inst34|C~11 .register_cascade_mode = "off";
defparam \inst34|C~11 .sum_lutc_input = "datac";
defparam \inst34|C~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \inst30|Equal0~1 (
// Equation(s):
// \inst30|Equal0~1_combout  = (!\inst14|cur_state [0] & (!\inst14|cur_state [2] & (!\inst14|cur_state [1] & !\inst14|cur_state [3])))

	.clk(gnd),
	.dataa(\inst14|cur_state [0]),
	.datab(\inst14|cur_state [2]),
	.datac(\inst14|cur_state [1]),
	.datad(\inst14|cur_state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|Equal0~1 .lut_mask = "0001";
defparam \inst30|Equal0~1 .operation_mode = "normal";
defparam \inst30|Equal0~1 .output_mode = "comb_only";
defparam \inst30|Equal0~1 .register_cascade_mode = "off";
defparam \inst30|Equal0~1 .sum_lutc_input = "datac";
defparam \inst30|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \inst34|C[2] (
// Equation(s):
// \inst34|C [2] = DFFEAS((!\inst30|Equal0~1_combout  & (\inst34|C [2] $ (((\inst34|C~8_combout  & \inst34|C~11_combout ))))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|C [2]),
	.datab(\inst34|C~8_combout ),
	.datac(\inst34|C~11_combout ),
	.datad(\inst30|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|C [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|C[2] .lut_mask = "006a";
defparam \inst34|C[2] .operation_mode = "normal";
defparam \inst34|C[2] .output_mode = "reg_only";
defparam \inst34|C[2] .register_cascade_mode = "off";
defparam \inst34|C[2] .sum_lutc_input = "datac";
defparam \inst34|C[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N3
maxii_lcell \inst34|Mux7~0 (
// Equation(s):
// \inst34|Mux7~0_combout  = (\key_row~combout [0] & ((\key_row~combout [1] & (\key_row~combout [2] $ (!\key_row~combout [3]))) # (!\key_row~combout [1] & ((!\key_row~combout [3]) # (!\key_row~combout [2]))))) # (!\key_row~combout [0] & (((!\key_row~combout 
// [3]) # (!\key_row~combout [2])) # (!\key_row~combout [1])))

	.clk(gnd),
	.dataa(\key_row~combout [0]),
	.datab(\key_row~combout [1]),
	.datac(\key_row~combout [2]),
	.datad(\key_row~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux7~0 .lut_mask = "977f";
defparam \inst34|Mux7~0 .operation_mode = "normal";
defparam \inst34|Mux7~0 .output_mode = "comb_only";
defparam \inst34|Mux7~0 .register_cascade_mode = "off";
defparam \inst34|Mux7~0 .sum_lutc_input = "datac";
defparam \inst34|Mux7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N2
maxii_lcell \inst34|C~5 (
// Equation(s):
// \inst34|C~5_combout  = (\inst34|C [1] & (!\inst34|Mux7~0_combout  & (\inst34|key_c0 [3] $ (\inst34|key_c0 [0])))) # (!\inst34|C [1] & (\inst34|key_c0 [3] & (\inst34|key_c0 [0])))

	.clk(gnd),
	.dataa(\inst34|key_c0 [3]),
	.datab(\inst34|C [1]),
	.datac(\inst34|key_c0 [0]),
	.datad(\inst34|Mux7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|C~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|C~5 .lut_mask = "2068";
defparam \inst34|C~5 .operation_mode = "normal";
defparam \inst34|C~5 .output_mode = "comb_only";
defparam \inst34|C~5 .register_cascade_mode = "off";
defparam \inst34|C~5 .sum_lutc_input = "datac";
defparam \inst34|C~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N9
maxii_lcell \inst34|Mux8~0 (
// Equation(s):
// \inst34|Mux8~0_combout  = (\key_row~combout [0] & ((\key_row~combout [1] & (\key_row~combout [2] $ (\key_row~combout [3]))) # (!\key_row~combout [1] & (\key_row~combout [2] & \key_row~combout [3])))) # (!\key_row~combout [0] & (\key_row~combout [1] & 
// (\key_row~combout [2] & \key_row~combout [3])))

	.clk(gnd),
	.dataa(\key_row~combout [0]),
	.datab(\key_row~combout [1]),
	.datac(\key_row~combout [2]),
	.datad(\key_row~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux8~0 .lut_mask = "6880";
defparam \inst34|Mux8~0 .operation_mode = "normal";
defparam \inst34|Mux8~0 .output_mode = "comb_only";
defparam \inst34|Mux8~0 .register_cascade_mode = "off";
defparam \inst34|Mux8~0 .sum_lutc_input = "datac";
defparam \inst34|Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N3
maxii_lcell \inst34|C~6 (
// Equation(s):
// \inst34|C~6_combout  = (\inst34|C [1] & (\inst34|key_c0 [1] & (\inst34|key_c0 [2]))) # (!\inst34|C [1] & (\inst34|Mux8~0_combout  & (\inst34|key_c0 [1] $ (\inst34|key_c0 [2]))))

	.clk(gnd),
	.dataa(\inst34|C [1]),
	.datab(\inst34|key_c0 [1]),
	.datac(\inst34|key_c0 [2]),
	.datad(\inst34|Mux8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|C~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|C~6 .lut_mask = "9480";
defparam \inst34|C~6 .operation_mode = "normal";
defparam \inst34|C~6 .output_mode = "comb_only";
defparam \inst34|C~6 .register_cascade_mode = "off";
defparam \inst34|C~6 .sum_lutc_input = "datac";
defparam \inst34|C~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N9
maxii_lcell \inst34|C[1] (
// Equation(s):
// \inst34|C [1] = DFFEAS((!\inst30|Equal0~1_combout  & (\inst34|C [1] $ (((\inst34|C~5_combout  & \inst34|C~6_combout ))))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst30|Equal0~1_combout ),
	.datab(\inst34|C~5_combout ),
	.datac(\inst34|C [1]),
	.datad(\inst34|C~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|C [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|C[1] .lut_mask = "1450";
defparam \inst34|C[1] .operation_mode = "normal";
defparam \inst34|C[1] .output_mode = "reg_only";
defparam \inst34|C[1] .register_cascade_mode = "off";
defparam \inst34|C[1] .sum_lutc_input = "datac";
defparam \inst34|C[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N0
maxii_lcell \inst34|seg_temp5~5 (
// Equation(s):
// \inst34|seg_temp5~5_combout  = (((!\inst34|C [2] & \inst34|C [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|C [2]),
	.datad(\inst34|C [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp5~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp5~5 .lut_mask = "0f00";
defparam \inst34|seg_temp5~5 .operation_mode = "normal";
defparam \inst34|seg_temp5~5 .output_mode = "comb_only";
defparam \inst34|seg_temp5~5 .register_cascade_mode = "off";
defparam \inst34|seg_temp5~5 .sum_lutc_input = "datac";
defparam \inst34|seg_temp5~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N5
maxii_lcell \inst34|Mux5~2 (
// Equation(s):
// \inst34|Mux5~2_combout  = (\inst34|C [3] & ((\key_row~combout [3] $ (!\key_row~combout [2])) # (!\key_row~combout [0]))) # (!\inst34|C [3] & (\key_row~combout [3] & (\key_row~combout [2])))

	.clk(gnd),
	.dataa(\inst34|C [3]),
	.datab(\key_row~combout [3]),
	.datac(\key_row~combout [2]),
	.datad(\key_row~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux5~2 .lut_mask = "c2ea";
defparam \inst34|Mux5~2 .operation_mode = "normal";
defparam \inst34|Mux5~2 .output_mode = "comb_only";
defparam \inst34|Mux5~2 .register_cascade_mode = "off";
defparam \inst34|Mux5~2 .sum_lutc_input = "datac";
defparam \inst34|Mux5~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N6
maxii_lcell \inst34|Mux5~3 (
// Equation(s):
// \inst34|Mux5~3_combout  = (\inst34|C [3] & ((\inst34|Mux5~2_combout ) # ((\key_row~combout [0] & !\key_row~combout [1])))) # (!\inst34|C [3] & (\inst34|Mux5~2_combout  & (\key_row~combout [0] $ (\key_row~combout [1]))))

	.clk(gnd),
	.dataa(\inst34|C [3]),
	.datab(\key_row~combout [0]),
	.datac(\key_row~combout [1]),
	.datad(\inst34|Mux5~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux5~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux5~3 .lut_mask = "be08";
defparam \inst34|Mux5~3 .operation_mode = "normal";
defparam \inst34|Mux5~3 .output_mode = "comb_only";
defparam \inst34|Mux5~3 .register_cascade_mode = "off";
defparam \inst34|Mux5~3 .sum_lutc_input = "datac";
defparam \inst34|Mux5~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N0
maxii_lcell \inst34|Mux12~2 (
// Equation(s):
// \inst34|Mux12~2_combout  = (\inst34|C [3] & (((!\key_row~combout [1])) # (!\key_row~combout [2]))) # (!\inst34|C [3] & (\key_row~combout [0] & (\key_row~combout [2] $ (\key_row~combout [1]))))

	.clk(gnd),
	.dataa(\inst34|C [3]),
	.datab(\key_row~combout [2]),
	.datac(\key_row~combout [1]),
	.datad(\key_row~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux12~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux12~2 .lut_mask = "3e2a";
defparam \inst34|Mux12~2 .operation_mode = "normal";
defparam \inst34|Mux12~2 .output_mode = "comb_only";
defparam \inst34|Mux12~2 .register_cascade_mode = "off";
defparam \inst34|Mux12~2 .sum_lutc_input = "datac";
defparam \inst34|Mux12~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N2
maxii_lcell \inst34|Mux12~3 (
// Equation(s):
// \inst34|Mux12~3_combout  = (\inst34|C [3] & ((\inst34|Mux12~2_combout ) # (\key_row~combout [3] $ (!\key_row~combout [0])))) # (!\inst34|C [3] & (\inst34|Mux12~2_combout  & (\key_row~combout [3] & \key_row~combout [0])))

	.clk(gnd),
	.dataa(\inst34|C [3]),
	.datab(\inst34|Mux12~2_combout ),
	.datac(\key_row~combout [3]),
	.datad(\key_row~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux12~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux12~3 .lut_mask = "e88a";
defparam \inst34|Mux12~3 .operation_mode = "normal";
defparam \inst34|Mux12~3 .output_mode = "comb_only";
defparam \inst34|Mux12~3 .register_cascade_mode = "off";
defparam \inst34|Mux12~3 .sum_lutc_input = "datac";
defparam \inst34|Mux12~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N1
maxii_lcell \inst34|Mux15~0 (
// Equation(s):
// \inst34|Mux15~0_combout  = ((\inst34|key_c0 [3] & (\inst34|Mux5~3_combout )) # (!\inst34|key_c0 [3] & ((\inst34|Mux12~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|key_c0 [3]),
	.datac(\inst34|Mux5~3_combout ),
	.datad(\inst34|Mux12~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux15~0 .lut_mask = "f3c0";
defparam \inst34|Mux15~0 .operation_mode = "normal";
defparam \inst34|Mux15~0 .output_mode = "comb_only";
defparam \inst34|Mux15~0 .register_cascade_mode = "off";
defparam \inst34|Mux15~0 .sum_lutc_input = "datac";
defparam \inst34|Mux15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \inst34|C[3] (
// Equation(s):
// \inst34|C [3] = DFFEAS((!\inst30|Equal0~1_combout  & ((\inst34|C~8_combout  & (\inst34|Mux15~0_combout )) # (!\inst34|C~8_combout  & ((\inst34|C [3]))))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|Mux15~0_combout ),
	.datab(\inst34|C [3]),
	.datac(\inst34|C~8_combout ),
	.datad(\inst30|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|C [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|C[3] .lut_mask = "00ac";
defparam \inst34|C[3] .operation_mode = "normal";
defparam \inst34|C[3] .output_mode = "reg_only";
defparam \inst34|C[3] .register_cascade_mode = "off";
defparam \inst34|C[3] .sum_lutc_input = "datac";
defparam \inst34|C[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N5
maxii_lcell \inst34|C~2 (
// Equation(s):
// \inst34|C~2_combout  = (\inst34|C [0] & (\inst34|key_c0 [0] & (\inst34|key_c0 [2]))) # (!\inst34|C [0] & (\inst34|Mux8~0_combout  & (\inst34|key_c0 [0] $ (\inst34|key_c0 [2]))))

	.clk(gnd),
	.dataa(\inst34|key_c0 [0]),
	.datab(\inst34|C [0]),
	.datac(\inst34|key_c0 [2]),
	.datad(\inst34|Mux8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|C~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|C~2 .lut_mask = "9280";
defparam \inst34|C~2 .operation_mode = "normal";
defparam \inst34|C~2 .output_mode = "comb_only";
defparam \inst34|C~2 .register_cascade_mode = "off";
defparam \inst34|C~2 .sum_lutc_input = "datac";
defparam \inst34|C~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N6
maxii_lcell \inst34|C~3 (
// Equation(s):
// \inst34|C~3_combout  = (\inst34|C [0] & (!\inst34|Mux7~0_combout  & (\inst34|key_c0 [1] $ (\inst34|key_c0 [3])))) # (!\inst34|C [0] & (((\inst34|key_c0 [1] & \inst34|key_c0 [3]))))

	.clk(gnd),
	.dataa(\inst34|Mux7~0_combout ),
	.datab(\inst34|key_c0 [1]),
	.datac(\inst34|key_c0 [3]),
	.datad(\inst34|C [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|C~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|C~3 .lut_mask = "14c0";
defparam \inst34|C~3 .operation_mode = "normal";
defparam \inst34|C~3 .output_mode = "comb_only";
defparam \inst34|C~3 .register_cascade_mode = "off";
defparam \inst34|C~3 .sum_lutc_input = "datac";
defparam \inst34|C~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N1
maxii_lcell \inst34|C[0] (
// Equation(s):
// \inst34|C [0] = DFFEAS((!\inst30|Equal0~1_combout  & (\inst34|C [0] $ (((\inst34|C~2_combout  & \inst34|C~3_combout ))))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|C~2_combout ),
	.datab(\inst34|C~3_combout ),
	.datac(\inst30|Equal0~1_combout ),
	.datad(\inst34|C [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|C [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|C[0] .lut_mask = "0708";
defparam \inst34|C[0] .operation_mode = "normal";
defparam \inst34|C[0] .output_mode = "reg_only";
defparam \inst34|C[0] .register_cascade_mode = "off";
defparam \inst34|C[0] .sum_lutc_input = "datac";
defparam \inst34|C[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N4
maxii_lcell \inst34|Mux14~4 (
// Equation(s):
// \inst34|Mux14~4_combout  = (!\inst34|key_c0 [3] & (\key_row~combout [3] & (\key_row~combout [2] & \key_row~combout [1])))

	.clk(gnd),
	.dataa(\inst34|key_c0 [3]),
	.datab(\key_row~combout [3]),
	.datac(\key_row~combout [2]),
	.datad(\key_row~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux14~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux14~4 .lut_mask = "4000";
defparam \inst34|Mux14~4 .operation_mode = "normal";
defparam \inst34|Mux14~4 .output_mode = "comb_only";
defparam \inst34|Mux14~4 .register_cascade_mode = "off";
defparam \inst34|Mux14~4 .sum_lutc_input = "datac";
defparam \inst34|Mux14~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N0
maxii_lcell \inst34|Mux14~2 (
// Equation(s):
// \inst34|Mux14~2_combout  = (\inst34|key_c0 [2] & ((\inst34|key_c0 [3] & (\inst34|key_c0 [0] $ (\inst34|key_c0 [1]))) # (!\inst34|key_c0 [3] & (\inst34|key_c0 [0] & \inst34|key_c0 [1])))) # (!\inst34|key_c0 [2] & (\inst34|key_c0 [3] & (\inst34|key_c0 [0] & 
// \inst34|key_c0 [1])))

	.clk(gnd),
	.dataa(\inst34|key_c0 [2]),
	.datab(\inst34|key_c0 [3]),
	.datac(\inst34|key_c0 [0]),
	.datad(\inst34|key_c0 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux14~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux14~2 .lut_mask = "6880";
defparam \inst34|Mux14~2 .operation_mode = "normal";
defparam \inst34|Mux14~2 .output_mode = "comb_only";
defparam \inst34|Mux14~2 .register_cascade_mode = "off";
defparam \inst34|Mux14~2 .sum_lutc_input = "datac";
defparam \inst34|Mux14~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N7
maxii_lcell \inst34|Mux14~3 (
// Equation(s):
// \inst34|Mux14~3_combout  = (\inst34|Mux14~2_combout  & ((\inst34|Mux8~0_combout  & ((\inst34|Mux14~4_combout ))) # (!\inst34|Mux8~0_combout  & (\inst34|C [4])))) # (!\inst34|Mux14~2_combout  & (\inst34|C [4]))

	.clk(gnd),
	.dataa(\inst34|C [4]),
	.datab(\inst34|Mux14~4_combout ),
	.datac(\inst34|Mux14~2_combout ),
	.datad(\inst34|Mux8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux14~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux14~3 .lut_mask = "caaa";
defparam \inst34|Mux14~3 .operation_mode = "normal";
defparam \inst34|Mux14~3 .output_mode = "comb_only";
defparam \inst34|Mux14~3 .register_cascade_mode = "off";
defparam \inst34|Mux14~3 .sum_lutc_input = "datac";
defparam \inst34|Mux14~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N8
maxii_lcell \inst34|C[4] (
// Equation(s):
// \inst34|C [4] = DFFEAS(((!\inst30|Equal0~1_combout  & ((\inst34|Mux14~3_combout )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst30|Equal0~1_combout ),
	.datac(vcc),
	.datad(\inst34|Mux14~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|C [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|C[4] .lut_mask = "3300";
defparam \inst34|C[4] .operation_mode = "normal";
defparam \inst34|C[4] .output_mode = "reg_only";
defparam \inst34|C[4] .register_cascade_mode = "off";
defparam \inst34|C[4] .sum_lutc_input = "datac";
defparam \inst34|C[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N6
maxii_lcell \inst34|seg_temp2~11 (
// Equation(s):
// \inst34|seg_temp2~11_combout  = (!\inst34|C [4] & (((!\inst34|seg_temp5~5_combout  & \inst34|C [0])) # (!\inst34|C [3])))

	.clk(gnd),
	.dataa(\inst34|seg_temp5~5_combout ),
	.datab(\inst34|C [3]),
	.datac(\inst34|C [0]),
	.datad(\inst34|C [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp2~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp2~11 .lut_mask = "0073";
defparam \inst34|seg_temp2~11 .operation_mode = "normal";
defparam \inst34|seg_temp2~11 .output_mode = "comb_only";
defparam \inst34|seg_temp2~11 .register_cascade_mode = "off";
defparam \inst34|seg_temp2~11 .sum_lutc_input = "datac";
defparam \inst34|seg_temp2~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N0
maxii_lcell \inst23|Add0~0 (
// Equation(s):
// \inst23|Add0~0_combout  = \inst30|sel8 [0] $ ((\inst23|tmp [1]))
// \inst23|Add0~2  = CARRY((\inst30|sel8 [0] & (\inst23|tmp [1])))
// \inst23|Add0~2COUT1_41  = CARRY((\inst30|sel8 [0] & (\inst23|tmp [1])))

	.clk(gnd),
	.dataa(\inst30|sel8 [0]),
	.datab(\inst23|tmp [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst23|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\inst23|Add0~2 ),
	.cout1(\inst23|Add0~2COUT1_41 ));
// synopsys translate_off
defparam \inst23|Add0~0 .lut_mask = "6688";
defparam \inst23|Add0~0 .operation_mode = "arithmetic";
defparam \inst23|Add0~0 .output_mode = "comb_only";
defparam \inst23|Add0~0 .register_cascade_mode = "off";
defparam \inst23|Add0~0 .sum_lutc_input = "datac";
defparam \inst23|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N9
maxii_lcell \inst23|tmp[1] (
// Equation(s):
// \inst23|Equal0~0  = (\inst23|tmp [4] & (!\inst23|tmp [3] & (E1_tmp[1] & !\inst23|tmp [2])))
// \inst23|tmp [1] = DFFEAS(\inst23|Equal0~0 , GLOBAL(\clock~combout ), VCC, , , \inst23|Add0~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst23|tmp [4]),
	.datab(\inst23|tmp [3]),
	.datac(\inst23|Add0~0_combout ),
	.datad(\inst23|tmp [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst23|Equal0~0 ),
	.regout(\inst23|tmp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst23|tmp[1] .lut_mask = "0020";
defparam \inst23|tmp[1] .operation_mode = "normal";
defparam \inst23|tmp[1] .output_mode = "reg_and_comb";
defparam \inst23|tmp[1] .register_cascade_mode = "off";
defparam \inst23|tmp[1] .sum_lutc_input = "qfbk";
defparam \inst23|tmp[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N1
maxii_lcell \inst23|Add0~10 (
// Equation(s):
// \inst23|Add0~10_combout  = \inst23|tmp [2] $ ((((\inst23|Add0~2 ))))
// \inst23|Add0~12  = CARRY(((!\inst23|Add0~2 )) # (!\inst23|tmp [2]))
// \inst23|Add0~12COUT1_42  = CARRY(((!\inst23|Add0~2COUT1_41 )) # (!\inst23|tmp [2]))

	.clk(gnd),
	.dataa(\inst23|tmp [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst23|Add0~2 ),
	.cin1(\inst23|Add0~2COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst23|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst23|Add0~12 ),
	.cout1(\inst23|Add0~12COUT1_42 ));
// synopsys translate_off
defparam \inst23|Add0~10 .cin0_used = "true";
defparam \inst23|Add0~10 .cin1_used = "true";
defparam \inst23|Add0~10 .lut_mask = "5a5f";
defparam \inst23|Add0~10 .operation_mode = "arithmetic";
defparam \inst23|Add0~10 .output_mode = "comb_only";
defparam \inst23|Add0~10 .register_cascade_mode = "off";
defparam \inst23|Add0~10 .sum_lutc_input = "cin";
defparam \inst23|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N5
maxii_lcell \inst23|tmp[2] (
// Equation(s):
// \inst23|tmp [2] = DFFEAS((\inst23|Add0~10_combout  & (((!\inst23|Equal0~0 ) # (!\inst23|Equal0~1_combout )) # (!\inst30|sel8 [0]))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst23|Add0~10_combout ),
	.datab(\inst30|sel8 [0]),
	.datac(\inst23|Equal0~1_combout ),
	.datad(\inst23|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst23|tmp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst23|tmp[2] .lut_mask = "2aaa";
defparam \inst23|tmp[2] .operation_mode = "normal";
defparam \inst23|tmp[2] .output_mode = "reg_only";
defparam \inst23|tmp[2] .register_cascade_mode = "off";
defparam \inst23|tmp[2] .sum_lutc_input = "datac";
defparam \inst23|tmp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N2
maxii_lcell \inst23|Add0~15 (
// Equation(s):
// \inst23|Add0~15_combout  = \inst23|tmp [3] $ ((((!\inst23|Add0~12 ))))
// \inst23|Add0~17  = CARRY((\inst23|tmp [3] & ((!\inst23|Add0~12 ))))
// \inst23|Add0~17COUT1_43  = CARRY((\inst23|tmp [3] & ((!\inst23|Add0~12COUT1_42 ))))

	.clk(gnd),
	.dataa(\inst23|tmp [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst23|Add0~12 ),
	.cin1(\inst23|Add0~12COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst23|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\inst23|Add0~17 ),
	.cout1(\inst23|Add0~17COUT1_43 ));
// synopsys translate_off
defparam \inst23|Add0~15 .cin0_used = "true";
defparam \inst23|Add0~15 .cin1_used = "true";
defparam \inst23|Add0~15 .lut_mask = "a50a";
defparam \inst23|Add0~15 .operation_mode = "arithmetic";
defparam \inst23|Add0~15 .output_mode = "comb_only";
defparam \inst23|Add0~15 .register_cascade_mode = "off";
defparam \inst23|Add0~15 .sum_lutc_input = "cin";
defparam \inst23|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N8
maxii_lcell \inst23|tmp[3] (
// Equation(s):
// \inst23|tmp [3] = DFFEAS((((\inst23|Add0~15_combout ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst23|Add0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst23|tmp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst23|tmp[3] .lut_mask = "ff00";
defparam \inst23|tmp[3] .operation_mode = "normal";
defparam \inst23|tmp[3] .output_mode = "reg_only";
defparam \inst23|tmp[3] .register_cascade_mode = "off";
defparam \inst23|tmp[3] .sum_lutc_input = "datac";
defparam \inst23|tmp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N3
maxii_lcell \inst23|Add0~5 (
// Equation(s):
// \inst23|Add0~5_combout  = \inst23|tmp [4] $ ((((\inst23|Add0~17 ))))
// \inst23|Add0~7  = CARRY(((!\inst23|Add0~17 )) # (!\inst23|tmp [4]))
// \inst23|Add0~7COUT1_44  = CARRY(((!\inst23|Add0~17COUT1_43 )) # (!\inst23|tmp [4]))

	.clk(gnd),
	.dataa(\inst23|tmp [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst23|Add0~17 ),
	.cin1(\inst23|Add0~17COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst23|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst23|Add0~7 ),
	.cout1(\inst23|Add0~7COUT1_44 ));
// synopsys translate_off
defparam \inst23|Add0~5 .cin0_used = "true";
defparam \inst23|Add0~5 .cin1_used = "true";
defparam \inst23|Add0~5 .lut_mask = "5a5f";
defparam \inst23|Add0~5 .operation_mode = "arithmetic";
defparam \inst23|Add0~5 .output_mode = "comb_only";
defparam \inst23|Add0~5 .register_cascade_mode = "off";
defparam \inst23|Add0~5 .sum_lutc_input = "cin";
defparam \inst23|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N4
maxii_lcell \inst23|Add0~20 (
// Equation(s):
// \inst23|Add0~20_combout  = (\inst23|tmp [5] $ ((!\inst23|Add0~7 )))
// \inst23|Add0~22  = CARRY(((\inst23|tmp [5] & !\inst23|Add0~7COUT1_44 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst23|tmp [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst23|Add0~7 ),
	.cin1(\inst23|Add0~7COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst23|Add0~20_combout ),
	.regout(),
	.cout(\inst23|Add0~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst23|Add0~20 .cin0_used = "true";
defparam \inst23|Add0~20 .cin1_used = "true";
defparam \inst23|Add0~20 .lut_mask = "c30c";
defparam \inst23|Add0~20 .operation_mode = "arithmetic";
defparam \inst23|Add0~20 .output_mode = "comb_only";
defparam \inst23|Add0~20 .register_cascade_mode = "off";
defparam \inst23|Add0~20 .sum_lutc_input = "cin";
defparam \inst23|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N2
maxii_lcell \inst23|tmp[5] (
// Equation(s):
// \inst23|tmp [5] = DFFEAS((\inst23|Add0~20_combout  & (((!\inst23|Equal0~0 ) # (!\inst23|Equal0~1_combout )) # (!\inst30|sel8 [0]))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst23|Add0~20_combout ),
	.datab(\inst30|sel8 [0]),
	.datac(\inst23|Equal0~1_combout ),
	.datad(\inst23|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst23|tmp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst23|tmp[5] .lut_mask = "2aaa";
defparam \inst23|tmp[5] .operation_mode = "normal";
defparam \inst23|tmp[5] .output_mode = "reg_only";
defparam \inst23|tmp[5] .register_cascade_mode = "off";
defparam \inst23|tmp[5] .sum_lutc_input = "datac";
defparam \inst23|tmp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N5
maxii_lcell \inst23|Add0~25 (
// Equation(s):
// \inst23|Add0~25_combout  = \inst23|tmp [6] $ ((((\inst23|Add0~22 ))))
// \inst23|Add0~27  = CARRY(((!\inst23|Add0~22 )) # (!\inst23|tmp [6]))
// \inst23|Add0~27COUT1_45  = CARRY(((!\inst23|Add0~22 )) # (!\inst23|tmp [6]))

	.clk(gnd),
	.dataa(\inst23|tmp [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst23|Add0~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst23|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\inst23|Add0~27 ),
	.cout1(\inst23|Add0~27COUT1_45 ));
// synopsys translate_off
defparam \inst23|Add0~25 .cin_used = "true";
defparam \inst23|Add0~25 .lut_mask = "5a5f";
defparam \inst23|Add0~25 .operation_mode = "arithmetic";
defparam \inst23|Add0~25 .output_mode = "comb_only";
defparam \inst23|Add0~25 .register_cascade_mode = "off";
defparam \inst23|Add0~25 .sum_lutc_input = "cin";
defparam \inst23|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N0
maxii_lcell \inst23|tmp[6] (
// Equation(s):
// \inst23|tmp [6] = DFFEAS((\inst23|Add0~25_combout  & (((!\inst23|Equal0~0 ) # (!\inst30|sel8 [0])) # (!\inst23|Equal0~1_combout ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst23|Equal0~1_combout ),
	.datab(\inst23|Add0~25_combout ),
	.datac(\inst30|sel8 [0]),
	.datad(\inst23|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst23|tmp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst23|tmp[6] .lut_mask = "4ccc";
defparam \inst23|tmp[6] .operation_mode = "normal";
defparam \inst23|tmp[6] .output_mode = "reg_only";
defparam \inst23|tmp[6] .register_cascade_mode = "off";
defparam \inst23|tmp[6] .sum_lutc_input = "datac";
defparam \inst23|tmp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N6
maxii_lcell \inst23|Add0~30 (
// Equation(s):
// \inst23|Add0~30_combout  = (\inst23|tmp [7] $ ((!(!\inst23|Add0~22  & \inst23|Add0~27 ) # (\inst23|Add0~22  & \inst23|Add0~27COUT1_45 ))))
// \inst23|Add0~32  = CARRY(((\inst23|tmp [7] & !\inst23|Add0~27 )))
// \inst23|Add0~32COUT1_46  = CARRY(((\inst23|tmp [7] & !\inst23|Add0~27COUT1_45 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst23|tmp [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst23|Add0~22 ),
	.cin0(\inst23|Add0~27 ),
	.cin1(\inst23|Add0~27COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst23|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\inst23|Add0~32 ),
	.cout1(\inst23|Add0~32COUT1_46 ));
// synopsys translate_off
defparam \inst23|Add0~30 .cin0_used = "true";
defparam \inst23|Add0~30 .cin1_used = "true";
defparam \inst23|Add0~30 .cin_used = "true";
defparam \inst23|Add0~30 .lut_mask = "c30c";
defparam \inst23|Add0~30 .operation_mode = "arithmetic";
defparam \inst23|Add0~30 .output_mode = "comb_only";
defparam \inst23|Add0~30 .register_cascade_mode = "off";
defparam \inst23|Add0~30 .sum_lutc_input = "cin";
defparam \inst23|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N7
maxii_lcell \inst23|tmp[7] (
// Equation(s):
// \inst23|tmp [7] = DFFEAS((\inst23|Add0~30_combout  & (((!\inst23|Equal0~0 ) # (!\inst30|sel8 [0])) # (!\inst23|Equal0~1_combout ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst23|Equal0~1_combout ),
	.datab(\inst30|sel8 [0]),
	.datac(\inst23|Add0~30_combout ),
	.datad(\inst23|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst23|tmp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst23|tmp[7] .lut_mask = "70f0";
defparam \inst23|tmp[7] .operation_mode = "normal";
defparam \inst23|tmp[7] .output_mode = "reg_only";
defparam \inst23|tmp[7] .register_cascade_mode = "off";
defparam \inst23|tmp[7] .sum_lutc_input = "datac";
defparam \inst23|tmp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N7
maxii_lcell \inst23|Add0~35 (
// Equation(s):
// \inst23|Add0~35_combout  = \inst23|tmp [8] $ (((((!\inst23|Add0~22  & \inst23|Add0~32 ) # (\inst23|Add0~22  & \inst23|Add0~32COUT1_46 )))))

	.clk(gnd),
	.dataa(\inst23|tmp [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst23|Add0~22 ),
	.cin0(\inst23|Add0~32 ),
	.cin1(\inst23|Add0~32COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst23|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst23|Add0~35 .cin0_used = "true";
defparam \inst23|Add0~35 .cin1_used = "true";
defparam \inst23|Add0~35 .cin_used = "true";
defparam \inst23|Add0~35 .lut_mask = "5a5a";
defparam \inst23|Add0~35 .operation_mode = "normal";
defparam \inst23|Add0~35 .output_mode = "comb_only";
defparam \inst23|Add0~35 .register_cascade_mode = "off";
defparam \inst23|Add0~35 .sum_lutc_input = "cin";
defparam \inst23|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N1
maxii_lcell \inst23|tmp[8] (
// Equation(s):
// \inst23|tmp [8] = DFFEAS((\inst23|Add0~35_combout  & (((!\inst23|Equal0~0 ) # (!\inst23|Equal0~1_combout )) # (!\inst30|sel8 [0]))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst23|Add0~35_combout ),
	.datab(\inst30|sel8 [0]),
	.datac(\inst23|Equal0~1_combout ),
	.datad(\inst23|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst23|tmp [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst23|tmp[8] .lut_mask = "2aaa";
defparam \inst23|tmp[8] .operation_mode = "normal";
defparam \inst23|tmp[8] .output_mode = "reg_only";
defparam \inst23|tmp[8] .register_cascade_mode = "off";
defparam \inst23|tmp[8] .sum_lutc_input = "datac";
defparam \inst23|tmp[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N6
maxii_lcell \inst23|Equal0~1 (
// Equation(s):
// \inst23|Equal0~1_combout  = (\inst23|tmp [7] & (\inst23|tmp [5] & (\inst23|tmp [6] & \inst23|tmp [8])))

	.clk(gnd),
	.dataa(\inst23|tmp [7]),
	.datab(\inst23|tmp [5]),
	.datac(\inst23|tmp [6]),
	.datad(\inst23|tmp [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst23|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst23|Equal0~1 .lut_mask = "8000";
defparam \inst23|Equal0~1 .operation_mode = "normal";
defparam \inst23|Equal0~1 .output_mode = "comb_only";
defparam \inst23|Equal0~1 .register_cascade_mode = "off";
defparam \inst23|Equal0~1 .sum_lutc_input = "datac";
defparam \inst23|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N8
maxii_lcell \inst23|tmp[4] (
// Equation(s):
// \inst23|tmp [4] = DFFEAS((\inst23|Add0~5_combout  & (((!\inst23|Equal0~0 ) # (!\inst30|sel8 [0])) # (!\inst23|Equal0~1_combout ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst23|Equal0~1_combout ),
	.datab(\inst30|sel8 [0]),
	.datac(\inst23|Add0~5_combout ),
	.datad(\inst23|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst23|tmp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst23|tmp[4] .lut_mask = "70f0";
defparam \inst23|tmp[4] .operation_mode = "normal";
defparam \inst23|tmp[4] .output_mode = "reg_only";
defparam \inst23|tmp[4] .register_cascade_mode = "off";
defparam \inst23|tmp[4] .sum_lutc_input = "datac";
defparam \inst23|tmp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N6
maxii_lcell \inst23|clktmp (
// Equation(s):
// \inst23|clktmp~regout  = DFFEAS(\inst23|clktmp~regout  $ (((\inst23|Equal0~0  & (\inst30|sel8 [0] & \inst23|Equal0~1_combout )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst23|Equal0~0 ),
	.datab(\inst30|sel8 [0]),
	.datac(\inst23|clktmp~regout ),
	.datad(\inst23|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst23|clktmp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst23|clktmp .lut_mask = "78f0";
defparam \inst23|clktmp .operation_mode = "normal";
defparam \inst23|clktmp .output_mode = "reg_only";
defparam \inst23|clktmp .register_cascade_mode = "off";
defparam \inst23|clktmp .sum_lutc_input = "datac";
defparam \inst23|clktmp .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \inst34|p2~1 (
// Equation(s):
// \inst34|p2~1_combout  = (\inst14|cur_state [3] & (!\inst14|cur_state [2] & (!\inst14|cur_state [1] & !\inst14|cur_state [0]))) # (!\inst14|cur_state [3] & (\inst14|cur_state [2] & ((\inst14|cur_state [1]) # (\inst14|cur_state [0]))))

	.clk(gnd),
	.dataa(\inst14|cur_state [3]),
	.datab(\inst14|cur_state [2]),
	.datac(\inst14|cur_state [1]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|p2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|p2~1 .lut_mask = "4442";
defparam \inst34|p2~1 .operation_mode = "normal";
defparam \inst34|p2~1 .output_mode = "comb_only";
defparam \inst34|p2~1 .register_cascade_mode = "off";
defparam \inst34|p2~1 .sum_lutc_input = "datac";
defparam \inst34|p2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N0
maxii_lcell \inst34|sel61[1] (
// Equation(s):
// \inst34|sel61 [1] = DFFEAS(\inst34|sel61 [0] $ ((\inst34|sel61 [1])), \inst23|clktmp~regout , !\inst34|sel61[0]~12_combout , , \inst34|p2~1_combout , , , , )
// \inst34|sel61[1]~1  = CARRY((\inst34|sel61 [0] & (\inst34|sel61 [1])))
// \inst34|sel61[1]~1COUT1_15  = CARRY((\inst34|sel61 [0] & (\inst34|sel61 [1])))

	.clk(\inst23|clktmp~regout ),
	.dataa(\inst34|sel61 [0]),
	.datab(\inst34|sel61 [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\inst34|sel61[0]~12_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|p2~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|sel61 [1]),
	.cout(),
	.cout0(\inst34|sel61[1]~1 ),
	.cout1(\inst34|sel61[1]~1COUT1_15 ));
// synopsys translate_off
defparam \inst34|sel61[1] .lut_mask = "6688";
defparam \inst34|sel61[1] .operation_mode = "arithmetic";
defparam \inst34|sel61[1] .output_mode = "reg_only";
defparam \inst34|sel61[1] .register_cascade_mode = "off";
defparam \inst34|sel61[1] .sum_lutc_input = "datac";
defparam \inst34|sel61[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N1
maxii_lcell \inst34|sel61[2] (
// Equation(s):
// \inst34|sel61 [2] = DFFEAS((\inst34|sel61 [2] $ ((\inst34|sel61[1]~1 ))), \inst23|clktmp~regout , !\inst34|sel61[0]~12_combout , , \inst34|p2~1_combout , , , , )
// \inst34|sel61[2]~5  = CARRY(((!\inst34|sel61[1]~1 ) # (!\inst34|sel61 [2])))
// \inst34|sel61[2]~5COUT1_16  = CARRY(((!\inst34|sel61[1]~1COUT1_15 ) # (!\inst34|sel61 [2])))

	.clk(\inst23|clktmp~regout ),
	.dataa(vcc),
	.datab(\inst34|sel61 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\inst34|sel61[0]~12_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|p2~1_combout ),
	.cin(gnd),
	.cin0(\inst34|sel61[1]~1 ),
	.cin1(\inst34|sel61[1]~1COUT1_15 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|sel61 [2]),
	.cout(),
	.cout0(\inst34|sel61[2]~5 ),
	.cout1(\inst34|sel61[2]~5COUT1_16 ));
// synopsys translate_off
defparam \inst34|sel61[2] .cin0_used = "true";
defparam \inst34|sel61[2] .cin1_used = "true";
defparam \inst34|sel61[2] .lut_mask = "3c3f";
defparam \inst34|sel61[2] .operation_mode = "arithmetic";
defparam \inst34|sel61[2] .output_mode = "reg_only";
defparam \inst34|sel61[2] .register_cascade_mode = "off";
defparam \inst34|sel61[2] .sum_lutc_input = "cin";
defparam \inst34|sel61[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N2
maxii_lcell \inst34|sel61[3] (
// Equation(s):
// \inst34|sel61 [3] = DFFEAS((\inst34|sel61 [3] $ ((!\inst34|sel61[2]~5 ))), \inst23|clktmp~regout , !\inst34|sel61[0]~12_combout , , \inst34|p2~1_combout , , , , )
// \inst34|sel61[3]~3  = CARRY(((\inst34|sel61 [3] & !\inst34|sel61[2]~5 )))
// \inst34|sel61[3]~3COUT1_17  = CARRY(((\inst34|sel61 [3] & !\inst34|sel61[2]~5COUT1_16 )))

	.clk(\inst23|clktmp~regout ),
	.dataa(vcc),
	.datab(\inst34|sel61 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\inst34|sel61[0]~12_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|p2~1_combout ),
	.cin(gnd),
	.cin0(\inst34|sel61[2]~5 ),
	.cin1(\inst34|sel61[2]~5COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|sel61 [3]),
	.cout(),
	.cout0(\inst34|sel61[3]~3 ),
	.cout1(\inst34|sel61[3]~3COUT1_17 ));
// synopsys translate_off
defparam \inst34|sel61[3] .cin0_used = "true";
defparam \inst34|sel61[3] .cin1_used = "true";
defparam \inst34|sel61[3] .lut_mask = "c30c";
defparam \inst34|sel61[3] .operation_mode = "arithmetic";
defparam \inst34|sel61[3] .output_mode = "reg_only";
defparam \inst34|sel61[3] .register_cascade_mode = "off";
defparam \inst34|sel61[3] .sum_lutc_input = "cin";
defparam \inst34|sel61[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N3
maxii_lcell \inst34|sel61[4] (
// Equation(s):
// \inst34|sel61 [4] = DFFEAS(\inst34|sel61 [4] $ ((((\inst34|sel61[3]~3 )))), \inst23|clktmp~regout , !\inst34|sel61[0]~12_combout , , \inst34|p2~1_combout , , , , )
// \inst34|sel61[4]~9  = CARRY(((!\inst34|sel61[3]~3 )) # (!\inst34|sel61 [4]))
// \inst34|sel61[4]~9COUT1_18  = CARRY(((!\inst34|sel61[3]~3COUT1_17 )) # (!\inst34|sel61 [4]))

	.clk(\inst23|clktmp~regout ),
	.dataa(\inst34|sel61 [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\inst34|sel61[0]~12_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|p2~1_combout ),
	.cin(gnd),
	.cin0(\inst34|sel61[3]~3 ),
	.cin1(\inst34|sel61[3]~3COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|sel61 [4]),
	.cout(),
	.cout0(\inst34|sel61[4]~9 ),
	.cout1(\inst34|sel61[4]~9COUT1_18 ));
// synopsys translate_off
defparam \inst34|sel61[4] .cin0_used = "true";
defparam \inst34|sel61[4] .cin1_used = "true";
defparam \inst34|sel61[4] .lut_mask = "5a5f";
defparam \inst34|sel61[4] .operation_mode = "arithmetic";
defparam \inst34|sel61[4] .output_mode = "reg_only";
defparam \inst34|sel61[4] .register_cascade_mode = "off";
defparam \inst34|sel61[4] .sum_lutc_input = "cin";
defparam \inst34|sel61[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N4
maxii_lcell \inst34|sel61[5] (
// Equation(s):
// \inst34|sel61 [5] = DFFEAS(\inst34|sel61 [5] $ ((((!\inst34|sel61[4]~9 )))), \inst23|clktmp~regout , !\inst34|sel61[0]~12_combout , , \inst34|p2~1_combout , , , , )

	.clk(\inst23|clktmp~regout ),
	.dataa(\inst34|sel61 [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\inst34|sel61[0]~12_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|p2~1_combout ),
	.cin(gnd),
	.cin0(\inst34|sel61[4]~9 ),
	.cin1(\inst34|sel61[4]~9COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|sel61 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|sel61[5] .cin0_used = "true";
defparam \inst34|sel61[5] .cin1_used = "true";
defparam \inst34|sel61[5] .lut_mask = "a5a5";
defparam \inst34|sel61[5] .operation_mode = "normal";
defparam \inst34|sel61[5] .output_mode = "reg_only";
defparam \inst34|sel61[5] .register_cascade_mode = "off";
defparam \inst34|sel61[5] .sum_lutc_input = "cin";
defparam \inst34|sel61[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N2
maxii_lcell \inst34|sel61[0]~11 (
// Equation(s):
// \inst34|sel61[0]~11_combout  = ((\inst34|sel61 [4] & ((\inst34|sel61 [5]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|sel61 [4]),
	.datac(vcc),
	.datad(\inst34|sel61 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|sel61[0]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|sel61[0]~11 .lut_mask = "cc00";
defparam \inst34|sel61[0]~11 .operation_mode = "normal";
defparam \inst34|sel61[0]~11 .output_mode = "comb_only";
defparam \inst34|sel61[0]~11 .register_cascade_mode = "off";
defparam \inst34|sel61[0]~11 .sum_lutc_input = "datac";
defparam \inst34|sel61[0]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N8
maxii_lcell \inst34|sel61[0]~10 (
// Equation(s):
// \inst34|sel61[0]~10_combout  = (\inst34|sel61 [0] & (\inst34|sel61 [2] & (!\inst34|sel61 [1] & \inst34|p2~1_combout )))

	.clk(gnd),
	.dataa(\inst34|sel61 [0]),
	.datab(\inst34|sel61 [2]),
	.datac(\inst34|sel61 [1]),
	.datad(\inst34|p2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|sel61[0]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|sel61[0]~10 .lut_mask = "0800";
defparam \inst34|sel61[0]~10 .operation_mode = "normal";
defparam \inst34|sel61[0]~10 .output_mode = "comb_only";
defparam \inst34|sel61[0]~10 .register_cascade_mode = "off";
defparam \inst34|sel61[0]~10 .sum_lutc_input = "datac";
defparam \inst34|sel61[0]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N9
maxii_lcell \inst34|sel61[0]~12 (
// Equation(s):
// \inst34|sel61[0]~12_combout  = (\inst30|Equal0~1_combout ) # ((\inst34|sel61 [3] & (\inst34|sel61[0]~11_combout  & \inst34|sel61[0]~10_combout )))

	.clk(gnd),
	.dataa(\inst34|sel61 [3]),
	.datab(\inst30|Equal0~1_combout ),
	.datac(\inst34|sel61[0]~11_combout ),
	.datad(\inst34|sel61[0]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|sel61[0]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|sel61[0]~12 .lut_mask = "eccc";
defparam \inst34|sel61[0]~12 .operation_mode = "normal";
defparam \inst34|sel61[0]~12 .output_mode = "comb_only";
defparam \inst34|sel61[0]~12 .register_cascade_mode = "off";
defparam \inst34|sel61[0]~12 .sum_lutc_input = "datac";
defparam \inst34|sel61[0]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N5
maxii_lcell \inst34|sel61[0] (
// Equation(s):
// \inst34|sel61 [0] = DFFEAS(((\inst34|sel61 [0] $ (\inst34|p2~1_combout ))), \inst23|clktmp~regout , !\inst34|sel61[0]~12_combout , , , , , , )

	.clk(\inst23|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|sel61 [0]),
	.datad(\inst34|p2~1_combout ),
	.aclr(\inst34|sel61[0]~12_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|sel61 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|sel61[0] .lut_mask = "0ff0";
defparam \inst34|sel61[0] .operation_mode = "normal";
defparam \inst34|sel61[0] .output_mode = "reg_only";
defparam \inst34|sel61[0] .register_cascade_mode = "off";
defparam \inst34|sel61[0] .sum_lutc_input = "datac";
defparam \inst34|sel61[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N6
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] = ((\inst34|sel61 [3]))
// \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY(((\inst34|sel61 [3])))
// \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24  = CARRY(((\inst34|sel61 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|sel61 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ));
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "cccc";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N7
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N0
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY((\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))
// \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25  = CARRY((\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))

	.clk(gnd),
	.dataa(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ));
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N1
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = \inst34|sel61 [4] $ ((((!\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY((!\inst34|sel61 [4] & ((!\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26  = CARRY((!\inst34|sel61 [4] & ((!\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ))))

	.clk(gnd),
	.dataa(\inst34|sel61 [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 ));
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "a505";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N2
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = (\inst34|sel61 [5] $ ((!\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY(((\inst34|sel61 [5] & !\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27  = CARRY(((\inst34|sel61 [5] & !\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|sel61 [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27 ));
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "c30c";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N3
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N8
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|StageOut[21]~13 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|StageOut[21]~13_combout  = ((\inst34|sel61 [5] & ((!\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|sel61 [5]),
	.datac(vcc),
	.datad(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|StageOut[21]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[21]~13 .lut_mask = "00cc";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[21]~13 .operation_mode = "normal";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[21]~13 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[21]~13 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[21]~13 .sum_lutc_input = "datac";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[21]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N5
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|StageOut[21]~14 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|StageOut[21]~14_combout  = ((\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  & ((\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.datac(vcc),
	.datad(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|StageOut[21]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[21]~14 .lut_mask = "cc00";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[21]~14 .operation_mode = "normal";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[21]~14 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[21]~14 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[21]~14 .sum_lutc_input = "datac";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[21]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N7
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|StageOut[20]~15 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|StageOut[20]~15_combout  = (((\inst34|sel61 [4] & !\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|sel61 [4]),
	.datad(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|StageOut[20]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[20]~15 .lut_mask = "00f0";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[20]~15 .operation_mode = "normal";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[20]~15 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[20]~15 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[20]~15 .sum_lutc_input = "datac";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[20]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N4
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|StageOut[20]~16 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|StageOut[20]~16_combout  = ((\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  & ((\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datac(vcc),
	.datad(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|StageOut[20]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[20]~16 .lut_mask = "cc00";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[20]~16 .operation_mode = "normal";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[20]~16 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[20]~16 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[20]~16 .sum_lutc_input = "datac";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[20]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N6
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|StageOut[19]~11 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|StageOut[19]~11_combout  = (((\inst34|sel61 [3] & !\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|sel61 [3]),
	.datad(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|StageOut[19]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[19]~11 .lut_mask = "00f0";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[19]~11 .operation_mode = "normal";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[19]~11 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[19]~11 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[19]~11 .sum_lutc_input = "datac";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[19]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N9
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|StageOut[19]~12 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|StageOut[19]~12_combout  = (((!\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] & \inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datad(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|StageOut[19]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[19]~12 .lut_mask = "0f00";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[19]~12 .operation_mode = "normal";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[19]~12 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[19]~12 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[19]~12 .sum_lutc_input = "datac";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[19]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N5
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] = (\inst34|sel61 [2])
// \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY((\inst34|sel61 [2]))
// \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29  = CARRY((\inst34|sel61 [2]))

	.clk(gnd),
	.dataa(\inst34|sel61 [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .lut_mask = "aaaa";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N6
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout  = (((\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin0_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin1_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N0
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  = CARRY(((\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout )))
// \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30  = CARRY(((\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cout1(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "none";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N1
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  = \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  $ (((!\inst34|Mod0|auto_generated|divider|divider|StageOut[19]~11_combout  & 
// (!\inst34|Mod0|auto_generated|divider|divider|StageOut[19]~12_combout ))))
// \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  = CARRY((!\inst34|Mod0|auto_generated|divider|divider|StageOut[19]~11_combout  & (!\inst34|Mod0|auto_generated|divider|divider|StageOut[19]~12_combout  & 
// !\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )))
// \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31  = CARRY((!\inst34|Mod0|auto_generated|divider|divider|StageOut[19]~11_combout  & (!\inst34|Mod0|auto_generated|divider|divider|StageOut[19]~12_combout  & 
// !\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\inst34|Mod0|auto_generated|divider|divider|StageOut[19]~11_combout ),
	.datab(\inst34|Mod0|auto_generated|divider|divider|StageOut[19]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cin1(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cout1(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin0_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin1_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N2
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout  = \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  $ (((!\inst34|Mod0|auto_generated|divider|divider|StageOut[20]~15_combout  & 
// (!\inst34|Mod0|auto_generated|divider|divider|StageOut[20]~16_combout ))))
// \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17  = CARRY((!\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  & ((\inst34|Mod0|auto_generated|divider|divider|StageOut[20]~15_combout ) # 
// (\inst34|Mod0|auto_generated|divider|divider|StageOut[20]~16_combout ))))
// \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_32  = CARRY((!\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31  & ((\inst34|Mod0|auto_generated|divider|divider|StageOut[20]~15_combout ) # 
// (\inst34|Mod0|auto_generated|divider|divider|StageOut[20]~16_combout ))))

	.clk(gnd),
	.dataa(\inst34|Mod0|auto_generated|divider|divider|StageOut[20]~15_combout ),
	.datab(\inst34|Mod0|auto_generated|divider|divider|StageOut[20]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cin1(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cout1(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin0_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin1_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N3
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  = \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17  $ (((!\inst34|Mod0|auto_generated|divider|divider|StageOut[21]~13_combout  & 
// (!\inst34|Mod0|auto_generated|divider|divider|StageOut[21]~14_combout ))))
// \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  = CARRY((!\inst34|Mod0|auto_generated|divider|divider|StageOut[21]~13_combout  & (!\inst34|Mod0|auto_generated|divider|divider|StageOut[21]~14_combout  & 
// !\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 )))
// \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_33  = CARRY((!\inst34|Mod0|auto_generated|divider|divider|StageOut[21]~13_combout  & (!\inst34|Mod0|auto_generated|divider|divider|StageOut[21]~14_combout  & 
// !\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_32 )))

	.clk(gnd),
	.dataa(\inst34|Mod0|auto_generated|divider|divider|StageOut[21]~13_combout ),
	.datab(\inst34|Mod0|auto_generated|divider|divider|StageOut[21]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cin1(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cout1(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_33 ));
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin0_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin1_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N4
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cin1(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N7
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|StageOut[26]~1 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|StageOut[26]~1_combout  = (((\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[26]~1 .lut_mask = "f000";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[26]~1 .operation_mode = "normal";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[26]~1 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[26]~1 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[26]~1 .sum_lutc_input = "datac";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[26]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N7
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|StageOut[26]~2 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|StageOut[26]~2_combout  = (!\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// (!\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1])) # (!\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\inst34|sel61 [3])))))

	.clk(gnd),
	.dataa(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datab(\inst34|sel61 [3]),
	.datac(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|StageOut[26]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[26]~2 .lut_mask = "005c";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[26]~2 .operation_mode = "normal";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[26]~2 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[26]~2 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[26]~2 .sum_lutc_input = "datac";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[26]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N8
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|StageOut[25]~4 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|StageOut[25]~4_combout  = (((\inst34|sel61 [2] & !\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|sel61 [2]),
	.datad(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|StageOut[25]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[25]~4 .lut_mask = "00f0";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[25]~4 .operation_mode = "normal";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[25]~4 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[25]~4 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[25]~4 .sum_lutc_input = "datac";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[25]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N5
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|StageOut[25]~5 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|StageOut[25]~5_combout  = ((!\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] & ((\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datac(vcc),
	.datad(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|StageOut[25]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[25]~5 .lut_mask = "3300";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[25]~5 .operation_mode = "normal";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[25]~5 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[25]~5 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[25]~5 .sum_lutc_input = "datac";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[25]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N2
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1] = (\inst34|sel61 [1])
// \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT  = CARRY((\inst34|sel61 [1]))
// \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_34  = CARRY((\inst34|sel61 [1]))

	.clk(gnd),
	.dataa(\inst34|sel61 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cout1(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_34 ));
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .lut_mask = "aaaa";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N3
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~32 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~32_combout  = (((\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cin1(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~32 .cin0_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~32 .cin1_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~32 .lut_mask = "f0f0";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~32 .operation_mode = "normal";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~32 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~32 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~32 .sum_lutc_input = "cin";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N1
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0  = CARRY(((\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~32_combout )))
// \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_35  = CARRY(((\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~32_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 ),
	.cout1(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_35 ));
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .lut_mask = "ffcc";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .operation_mode = "arithmetic";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .output_mode = "none";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .sum_lutc_input = "datac";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N2
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  = \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0  $ (((!\inst34|Mod0|auto_generated|divider|divider|StageOut[25]~4_combout  & 
// (!\inst34|Mod0|auto_generated|divider|divider|StageOut[25]~5_combout ))))
// \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  = CARRY((!\inst34|Mod0|auto_generated|divider|divider|StageOut[25]~4_combout  & (!\inst34|Mod0|auto_generated|divider|divider|StageOut[25]~5_combout  & 
// !\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 )))
// \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_36  = CARRY((!\inst34|Mod0|auto_generated|divider|divider|StageOut[25]~4_combout  & (!\inst34|Mod0|auto_generated|divider|divider|StageOut[25]~5_combout  & 
// !\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_35 )))

	.clk(gnd),
	.dataa(\inst34|Mod0|auto_generated|divider|divider|StageOut[25]~4_combout ),
	.datab(\inst34|Mod0|auto_generated|divider|divider|StageOut[25]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 ),
	.cin1(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cout1(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_36 ));
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin0_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin1_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N3
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  = \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  $ (((!\inst34|Mod0|auto_generated|divider|divider|StageOut[26]~1_combout  & 
// (!\inst34|Mod0|auto_generated|divider|divider|StageOut[26]~2_combout ))))
// \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7  = CARRY((!\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  & ((\inst34|Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ) # 
// (\inst34|Mod0|auto_generated|divider|divider|StageOut[26]~2_combout ))))
// \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_37  = CARRY((!\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_36  & ((\inst34|Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ) # 
// (\inst34|Mod0|auto_generated|divider|divider|StageOut[26]~2_combout ))))

	.clk(gnd),
	.dataa(\inst34|Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datab(\inst34|Mod0|auto_generated|divider|divider|StageOut[26]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cin1(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ),
	.cout1(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_37 ));
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .cin0_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .cin1_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .lut_mask = "e10e";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N6
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|StageOut[27]~10 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout  = (((\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[27]~10 .lut_mask = "f000";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[27]~10 .operation_mode = "normal";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[27]~10 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[27]~10 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[27]~10 .sum_lutc_input = "datac";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[27]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N3
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|StageOut[27]~8 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|StageOut[27]~8_combout  = (!\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// ((\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ))) # (!\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (\inst34|sel61 [4]))))

	.clk(gnd),
	.dataa(\inst34|sel61 [4]),
	.datab(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datac(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|StageOut[27]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[27]~8 .lut_mask = "00ca";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[27]~8 .operation_mode = "normal";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[27]~8 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[27]~8 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[27]~8 .sum_lutc_input = "datac";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[27]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N4
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout  = \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7  $ (((!\inst34|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout  & 
// (!\inst34|Mod0|auto_generated|divider|divider|StageOut[27]~8_combout ))))
// \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17  = CARRY((!\inst34|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout  & (!\inst34|Mod0|auto_generated|divider|divider|StageOut[27]~8_combout  & 
// !\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_37 )))

	.clk(gnd),
	.dataa(\inst34|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ),
	.datab(\inst34|Mod0|auto_generated|divider|divider|StageOut[27]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ),
	.cin1(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin0_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin1_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .lut_mask = "e101";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N8
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|StageOut[28]~7 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|StageOut[28]~7_combout  = (!\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// ((\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ))) # (!\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (\inst34|sel61 [5]))))

	.clk(gnd),
	.dataa(\inst34|sel61 [5]),
	.datab(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.datac(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|StageOut[28]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[28]~7 .lut_mask = "0c0a";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[28]~7 .operation_mode = "normal";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[28]~7 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[28]~7 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[28]~7 .sum_lutc_input = "datac";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[28]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N9
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|StageOut[28]~9 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|StageOut[28]~9_combout  = (((\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|StageOut[28]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[28]~9 .lut_mask = "f000";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[28]~9 .operation_mode = "normal";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[28]~9 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[28]~9 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[28]~9 .sum_lutc_input = "datac";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[28]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N5
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout  = \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17  $ (((\inst34|Mod0|auto_generated|divider|divider|StageOut[28]~7_combout ) # 
// ((\inst34|Mod0|auto_generated|divider|divider|StageOut[28]~9_combout ))))
// \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22  = CARRY((\inst34|Mod0|auto_generated|divider|divider|StageOut[28]~7_combout ) # ((\inst34|Mod0|auto_generated|divider|divider|StageOut[28]~9_combout ) # 
// (!\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 )))
// \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_38  = CARRY((\inst34|Mod0|auto_generated|divider|divider|StageOut[28]~7_combout ) # ((\inst34|Mod0|auto_generated|divider|divider|StageOut[28]~9_combout ) # 
// (!\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 )))

	.clk(gnd),
	.dataa(\inst34|Mod0|auto_generated|divider|divider|StageOut[28]~7_combout ),
	.datab(\inst34|Mod0|auto_generated|divider|divider|StageOut[28]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 ),
	.cout1(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_38 ));
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .cin_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .lut_mask = "1eef";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N6
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  = ((((!\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17  & \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 ) # 
// (\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17  & \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_38 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cin0(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 ),
	.cin1(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin0_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin1_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin_used = "true";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N5
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout  = (\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & (\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout )) # 
// (!\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & (((\inst34|Mod0|auto_generated|divider|divider|StageOut[26]~2_combout ) # (\inst34|Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ))))

	.clk(gnd),
	.dataa(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.datab(\inst34|Mod0|auto_generated|divider|divider|StageOut[26]~2_combout ),
	.datac(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\inst34|Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3 .lut_mask = "afac";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3 .operation_mode = "normal";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3 .sum_lutc_input = "datac";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N9
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6_combout  = (\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & (((\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout )))) # 
// (!\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\inst34|Mod0|auto_generated|divider|divider|StageOut[25]~4_combout ) # ((\inst34|Mod0|auto_generated|divider|divider|StageOut[25]~5_combout ))))

	.clk(gnd),
	.dataa(\inst34|Mod0|auto_generated|divider|divider|StageOut[25]~4_combout ),
	.datab(\inst34|Mod0|auto_generated|divider|divider|StageOut[25]~5_combout ),
	.datac(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6 .lut_mask = "fe0e";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6 .operation_mode = "normal";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6 .sum_lutc_input = "datac";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N8
maxii_lcell \inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0 (
// Equation(s):
// \inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout  = ((\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & (!\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1])) # 
// (!\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\inst34|sel61 [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.datac(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\inst34|sel61 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0 .lut_mask = "3f30";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0 .operation_mode = "normal";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0 .output_mode = "comb_only";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0 .register_cascade_mode = "off";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0 .sum_lutc_input = "datac";
defparam \inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \inst34|p2:count[0] (
// Equation(s):
// \inst34|p2:count[0]~regout  = DFFEAS(\inst34|p2:count[0]~regout  $ (((\inst14|cur_state [2]) # ((\inst14|cur_state [1]) # (\inst14|cur_state [3])))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst14|cur_state [2]),
	.datab(\inst14|cur_state [1]),
	.datac(\inst14|cur_state [3]),
	.datad(\inst34|p2:count[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|p2:count[0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|p2:count[0] .lut_mask = "01fe";
defparam \inst34|p2:count[0] .operation_mode = "normal";
defparam \inst34|p2:count[0] .output_mode = "reg_only";
defparam \inst34|p2:count[0] .register_cascade_mode = "off";
defparam \inst34|p2:count[0] .sum_lutc_input = "datac";
defparam \inst34|p2:count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxii_lcell \inst34|p2~0 (
// Equation(s):
// \inst34|p2~0_combout  = (!\inst14|cur_state [1] & (((!\inst14|cur_state [3] & !\inst14|cur_state [2]))))

	.clk(gnd),
	.dataa(\inst14|cur_state [1]),
	.datab(vcc),
	.datac(\inst14|cur_state [3]),
	.datad(\inst14|cur_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|p2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|p2~0 .lut_mask = "0005";
defparam \inst34|p2~0 .operation_mode = "normal";
defparam \inst34|p2~0 .output_mode = "comb_only";
defparam \inst34|p2~0 .register_cascade_mode = "off";
defparam \inst34|p2~0 .sum_lutc_input = "datac";
defparam \inst34|p2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxii_lcell \inst34|p2:count[1] (
// Equation(s):
// \inst34|p2:count[1]~regout  = DFFEAS(\inst34|p2:count[1]~regout  $ ((((\inst34|p2:count[0]~regout  & !\inst34|p2~0_combout )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|p2:count[1]~regout ),
	.datab(vcc),
	.datac(\inst34|p2:count[0]~regout ),
	.datad(\inst34|p2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|p2:count[1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|p2:count[1] .lut_mask = "aa5a";
defparam \inst34|p2:count[1] .operation_mode = "normal";
defparam \inst34|p2:count[1] .output_mode = "reg_only";
defparam \inst34|p2:count[1] .register_cascade_mode = "off";
defparam \inst34|p2:count[1] .sum_lutc_input = "datac";
defparam \inst34|p2:count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxii_lcell \inst34|p2:count[2] (
// Equation(s):
// \inst34|p2:count[2]~regout  = DFFEAS(\inst34|p2:count[2]~regout  $ (((\inst34|p2:count[1]~regout  & (!\inst34|p2~0_combout  & \inst34|p2:count[0]~regout )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|p2:count[1]~regout ),
	.datab(\inst34|p2~0_combout ),
	.datac(\inst34|p2:count[0]~regout ),
	.datad(\inst34|p2:count[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|p2:count[2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|p2:count[2] .lut_mask = "df20";
defparam \inst34|p2:count[2] .operation_mode = "normal";
defparam \inst34|p2:count[2] .output_mode = "reg_only";
defparam \inst34|p2:count[2] .register_cascade_mode = "off";
defparam \inst34|p2:count[2] .sum_lutc_input = "datac";
defparam \inst34|p2:count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxii_lcell \inst34|seg_temp8[6]~6 (
// Equation(s):
// \inst34|seg_temp8[6]~6_combout  = (!\inst34|p2:count[1]~regout  & (!\inst34|p2:count[2]~regout  & (\inst34|p2:count[0]~regout  & !\inst34|p2~0_combout )))

	.clk(gnd),
	.dataa(\inst34|p2:count[1]~regout ),
	.datab(\inst34|p2:count[2]~regout ),
	.datac(\inst34|p2:count[0]~regout ),
	.datad(\inst34|p2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp8[6]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp8[6]~6 .lut_mask = "0010";
defparam \inst34|seg_temp8[6]~6 .operation_mode = "normal";
defparam \inst34|seg_temp8[6]~6 .output_mode = "comb_only";
defparam \inst34|seg_temp8[6]~6 .register_cascade_mode = "off";
defparam \inst34|seg_temp8[6]~6 .sum_lutc_input = "datac";
defparam \inst34|seg_temp8[6]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxii_lcell \inst30|Equal0~7 (
// Equation(s):
// \inst30|Equal0~7_combout  = (!\inst14|cur_state [2] & (\inst14|cur_state [3] & (\inst14|cur_state [0] & \inst14|cur_state [1])))

	.clk(gnd),
	.dataa(\inst14|cur_state [2]),
	.datab(\inst14|cur_state [3]),
	.datac(\inst14|cur_state [0]),
	.datad(\inst14|cur_state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|Equal0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|Equal0~7 .lut_mask = "4000";
defparam \inst30|Equal0~7 .operation_mode = "normal";
defparam \inst30|Equal0~7 .output_mode = "comb_only";
defparam \inst30|Equal0~7 .register_cascade_mode = "off";
defparam \inst30|Equal0~7 .sum_lutc_input = "datac";
defparam \inst30|Equal0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \inst30|Equal0~4 (
// Equation(s):
// \inst30|Equal0~4_combout  = (!\inst14|cur_state [3] & (!\inst14|cur_state [2] & (\inst14|cur_state [0] & \inst14|cur_state [1])))

	.clk(gnd),
	.dataa(\inst14|cur_state [3]),
	.datab(\inst14|cur_state [2]),
	.datac(\inst14|cur_state [0]),
	.datad(\inst14|cur_state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|Equal0~4 .lut_mask = "1000";
defparam \inst30|Equal0~4 .operation_mode = "normal";
defparam \inst30|Equal0~4 .output_mode = "comb_only";
defparam \inst30|Equal0~4 .register_cascade_mode = "off";
defparam \inst30|Equal0~4 .sum_lutc_input = "datac";
defparam \inst30|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N9
maxii_lcell \inst34|seg_temp7~3 (
// Equation(s):
// \inst34|seg_temp7~3_combout  = (!\inst30|Equal0~7_combout  & (\inst34|p2~1_combout  & (!\inst30|Equal0~8_combout  & !\inst30|Equal0~4_combout )))

	.clk(gnd),
	.dataa(\inst30|Equal0~7_combout ),
	.datab(\inst34|p2~1_combout ),
	.datac(\inst30|Equal0~8_combout ),
	.datad(\inst30|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp7~3 .lut_mask = "0004";
defparam \inst34|seg_temp7~3 .operation_mode = "normal";
defparam \inst34|seg_temp7~3 .output_mode = "comb_only";
defparam \inst34|seg_temp7~3 .register_cascade_mode = "off";
defparam \inst34|seg_temp7~3 .sum_lutc_input = "datac";
defparam \inst34|seg_temp7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N5
maxii_lcell \inst30|Equal0~5 (
// Equation(s):
// \inst30|Equal0~5_combout  = (\inst14|cur_state [1] & (\inst14|cur_state [3] & (!\inst14|cur_state [2] & !\inst14|cur_state [0])))

	.clk(gnd),
	.dataa(\inst14|cur_state [1]),
	.datab(\inst14|cur_state [3]),
	.datac(\inst14|cur_state [2]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|Equal0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|Equal0~5 .lut_mask = "0008";
defparam \inst30|Equal0~5 .operation_mode = "normal";
defparam \inst30|Equal0~5 .output_mode = "comb_only";
defparam \inst30|Equal0~5 .register_cascade_mode = "off";
defparam \inst30|Equal0~5 .sum_lutc_input = "datac";
defparam \inst30|Equal0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N0
maxii_lcell \inst30|Equal0~3 (
// Equation(s):
// \inst30|Equal0~3_combout  = (!\inst14|cur_state [1] & (\inst14|cur_state [3] & (\inst14|cur_state [2] & !\inst14|cur_state [0])))

	.clk(gnd),
	.dataa(\inst14|cur_state [1]),
	.datab(\inst14|cur_state [3]),
	.datac(\inst14|cur_state [2]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|Equal0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|Equal0~3 .lut_mask = "0040";
defparam \inst30|Equal0~3 .operation_mode = "normal";
defparam \inst30|Equal0~3 .output_mode = "comb_only";
defparam \inst30|Equal0~3 .register_cascade_mode = "off";
defparam \inst30|Equal0~3 .sum_lutc_input = "datac";
defparam \inst30|Equal0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell \inst30|Equal0~6 (
// Equation(s):
// \inst30|Equal0~6_combout  = (!\inst14|cur_state [2] & (!\inst14|cur_state [3] & (\inst14|cur_state [1] & !\inst14|cur_state [0])))

	.clk(gnd),
	.dataa(\inst14|cur_state [2]),
	.datab(\inst14|cur_state [3]),
	.datac(\inst14|cur_state [1]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|Equal0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|Equal0~6 .lut_mask = "0010";
defparam \inst30|Equal0~6 .operation_mode = "normal";
defparam \inst30|Equal0~6 .output_mode = "comb_only";
defparam \inst30|Equal0~6 .register_cascade_mode = "off";
defparam \inst30|Equal0~6 .sum_lutc_input = "datac";
defparam \inst30|Equal0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \inst30|Equal0~2 (
// Equation(s):
// \inst30|Equal0~2_combout  = (\inst14|cur_state [2] & (!\inst14|cur_state [3] & (!\inst14|cur_state [1] & !\inst14|cur_state [0])))

	.clk(gnd),
	.dataa(\inst14|cur_state [2]),
	.datab(\inst14|cur_state [3]),
	.datac(\inst14|cur_state [1]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|Equal0~2 .lut_mask = "0002";
defparam \inst30|Equal0~2 .operation_mode = "normal";
defparam \inst30|Equal0~2 .output_mode = "comb_only";
defparam \inst30|Equal0~2 .register_cascade_mode = "off";
defparam \inst30|Equal0~2 .sum_lutc_input = "datac";
defparam \inst30|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N6
maxii_lcell \inst34|seg_temp7~2 (
// Equation(s):
// \inst34|seg_temp7~2_combout  = (!\inst30|Equal0~5_combout  & (!\inst30|Equal0~3_combout  & (!\inst30|Equal0~6_combout  & !\inst30|Equal0~2_combout )))

	.clk(gnd),
	.dataa(\inst30|Equal0~5_combout ),
	.datab(\inst30|Equal0~3_combout ),
	.datac(\inst30|Equal0~6_combout ),
	.datad(\inst30|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp7~2 .lut_mask = "0001";
defparam \inst34|seg_temp7~2 .operation_mode = "normal";
defparam \inst34|seg_temp7~2 .output_mode = "comb_only";
defparam \inst34|seg_temp7~2 .register_cascade_mode = "off";
defparam \inst34|seg_temp7~2 .sum_lutc_input = "datac";
defparam \inst34|seg_temp7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N4
maxii_lcell \inst34|seg_temp8[6]~2 (
// Equation(s):
// \inst34|seg_temp8[6]~2_combout  = (\inst34|Mod0|auto_generated|divider|divider|StageOut[27]~8_combout ) # ((\inst34|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ) # ((\inst34|Mod0|auto_generated|divider|divider|StageOut[28]~9_combout ) # 
// (\inst34|Mod0|auto_generated|divider|divider|StageOut[28]~7_combout )))

	.clk(gnd),
	.dataa(\inst34|Mod0|auto_generated|divider|divider|StageOut[27]~8_combout ),
	.datab(\inst34|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ),
	.datac(\inst34|Mod0|auto_generated|divider|divider|StageOut[28]~9_combout ),
	.datad(\inst34|Mod0|auto_generated|divider|divider|StageOut[28]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp8[6]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp8[6]~2 .lut_mask = "fffe";
defparam \inst34|seg_temp8[6]~2 .operation_mode = "normal";
defparam \inst34|seg_temp8[6]~2 .output_mode = "comb_only";
defparam \inst34|seg_temp8[6]~2 .register_cascade_mode = "off";
defparam \inst34|seg_temp8[6]~2 .sum_lutc_input = "datac";
defparam \inst34|seg_temp8[6]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N7
maxii_lcell \inst34|seg_temp8[6]~3 (
// Equation(s):
// \inst34|seg_temp8[6]~3_combout  = (\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ) # 
// ((\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout )))) # (!\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & (((\inst34|seg_temp8[6]~2_combout ))))

	.clk(gnd),
	.dataa(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.datab(\inst34|seg_temp8[6]~2_combout ),
	.datac(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout ),
	.datad(\inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp8[6]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp8[6]~3 .lut_mask = "facc";
defparam \inst34|seg_temp8[6]~3 .operation_mode = "normal";
defparam \inst34|seg_temp8[6]~3 .output_mode = "comb_only";
defparam \inst34|seg_temp8[6]~3 .register_cascade_mode = "off";
defparam \inst34|seg_temp8[6]~3 .sum_lutc_input = "datac";
defparam \inst34|seg_temp8[6]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N0
maxii_lcell \inst34|seg_temp8[6]~4 (
// Equation(s):
// \inst34|seg_temp8[6]~4_combout  = (!\inst34|seg_temp8[6]~3_combout  & (((!\inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout  & !\inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6_combout )) # 
// (!\inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout )))

	.clk(gnd),
	.dataa(\inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout ),
	.datab(\inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6_combout ),
	.datac(\inst34|seg_temp8[6]~3_combout ),
	.datad(\inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp8[6]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp8[6]~4 .lut_mask = "010f";
defparam \inst34|seg_temp8[6]~4 .operation_mode = "normal";
defparam \inst34|seg_temp8[6]~4 .output_mode = "comb_only";
defparam \inst34|seg_temp8[6]~4 .register_cascade_mode = "off";
defparam \inst34|seg_temp8[6]~4 .sum_lutc_input = "datac";
defparam \inst34|seg_temp8[6]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N4
maxii_lcell \inst34|seg_temp8[6]~5 (
// Equation(s):
// \inst34|seg_temp8[6]~5_combout  = (\inst34|seg_temp8[6]~6_combout  & (\inst34|seg_temp7~3_combout  & (\inst34|seg_temp7~2_combout  & \inst34|seg_temp8[6]~4_combout )))

	.clk(gnd),
	.dataa(\inst34|seg_temp8[6]~6_combout ),
	.datab(\inst34|seg_temp7~3_combout ),
	.datac(\inst34|seg_temp7~2_combout ),
	.datad(\inst34|seg_temp8[6]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp8[6]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp8[6]~5 .lut_mask = "8000";
defparam \inst34|seg_temp8[6]~5 .operation_mode = "normal";
defparam \inst34|seg_temp8[6]~5 .output_mode = "comb_only";
defparam \inst34|seg_temp8[6]~5 .register_cascade_mode = "off";
defparam \inst34|seg_temp8[6]~5 .sum_lutc_input = "datac";
defparam \inst34|seg_temp8[6]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N3
maxii_lcell \inst34|seg_temp8[2] (
// Equation(s):
// \inst34|Mux131~0  = (\inst34|sel61 [0]) # ((!\inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout  & (\inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6_combout  & !\inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout 
// )))
// \inst34|seg_temp8 [2] = DFFEAS(\inst34|Mux131~0 , GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp8[6]~5_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|sel61 [0]),
	.datab(\inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout ),
	.datac(\inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6_combout ),
	.datad(\inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp8[6]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux131~0 ),
	.regout(\inst34|seg_temp8 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp8[2] .lut_mask = "aaba";
defparam \inst34|seg_temp8[2] .operation_mode = "normal";
defparam \inst34|seg_temp8[2] .output_mode = "reg_and_comb";
defparam \inst34|seg_temp8[2] .register_cascade_mode = "off";
defparam \inst34|seg_temp8[2] .sum_lutc_input = "datac";
defparam \inst34|seg_temp8[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N7
maxii_lcell \inst34|Mux161~0 (
// Equation(s):
// \inst34|Mux161~0_combout  = (!\inst34|C [3] & (!\inst34|C [1] & (!\inst34|C [0] & !\inst34|C [2])))

	.clk(gnd),
	.dataa(\inst34|C [3]),
	.datab(\inst34|C [1]),
	.datac(\inst34|C [0]),
	.datad(\inst34|C [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux161~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux161~0 .lut_mask = "0001";
defparam \inst34|Mux161~0 .operation_mode = "normal";
defparam \inst34|Mux161~0 .output_mode = "comb_only";
defparam \inst34|Mux161~0 .register_cascade_mode = "off";
defparam \inst34|Mux161~0 .sum_lutc_input = "datac";
defparam \inst34|Mux161~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N7
maxii_lcell \inst34|Mux32~0 (
// Equation(s):
// \inst34|Mux32~0_combout  = (((!\inst34|C [1]) # (!\inst34|C [0])) # (!\inst34|C [2]))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|C [2]),
	.datac(\inst34|C [0]),
	.datad(\inst34|C [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux32~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux32~0 .lut_mask = "3fff";
defparam \inst34|Mux32~0 .operation_mode = "normal";
defparam \inst34|Mux32~0 .output_mode = "comb_only";
defparam \inst34|Mux32~0 .register_cascade_mode = "off";
defparam \inst34|Mux32~0 .sum_lutc_input = "datac";
defparam \inst34|Mux32~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N5
maxii_lcell \inst34|seg_temp6[6]~13 (
// Equation(s):
// \inst34|seg_temp6[6]~13_combout  = (\inst34|C [4] & (((!\inst34|Mux161~0_combout )))) # (!\inst34|C [4] & (!\inst34|C [3] & ((\inst34|Mux32~0_combout ))))

	.clk(gnd),
	.dataa(\inst34|C [3]),
	.datab(\inst34|Mux161~0_combout ),
	.datac(\inst34|Mux32~0_combout ),
	.datad(\inst34|C [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp6[6]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp6[6]~13 .lut_mask = "3350";
defparam \inst34|seg_temp6[6]~13 .operation_mode = "normal";
defparam \inst34|seg_temp6[6]~13 .output_mode = "comb_only";
defparam \inst34|seg_temp6[6]~13 .register_cascade_mode = "off";
defparam \inst34|seg_temp6[6]~13 .sum_lutc_input = "datac";
defparam \inst34|seg_temp6[6]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N7
maxii_lcell \inst34|numb_temp[2]~3 (
// Equation(s):
// \inst34|numb_temp[2]~3_combout  = (\inst34|process_2~0_combout  & ((\inst30|Equal0~8_combout ) # ((\inst34|seg_temp8[6]~4_combout )))) # (!\inst34|process_2~0_combout  & (((!\inst34|seg_temp6[6]~13_combout ))))

	.clk(gnd),
	.dataa(\inst30|Equal0~8_combout ),
	.datab(\inst34|seg_temp6[6]~13_combout ),
	.datac(\inst34|process_2~0_combout ),
	.datad(\inst34|seg_temp8[6]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|numb_temp[2]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|numb_temp[2]~3 .lut_mask = "f3a3";
defparam \inst34|numb_temp[2]~3 .operation_mode = "normal";
defparam \inst34|numb_temp[2]~3 .output_mode = "comb_only";
defparam \inst34|numb_temp[2]~3 .register_cascade_mode = "off";
defparam \inst34|numb_temp[2]~3 .sum_lutc_input = "datac";
defparam \inst34|numb_temp[2]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N4
maxii_lcell \inst34|numb_temp[2] (
// Equation(s):
// \inst34|numb_temp [2] = DFFEAS((\inst34|process_2~0_combout  & (((!\inst30|Equal0~8_combout  & \inst34|Mux131~0 )))) # (!\inst34|process_2~0_combout  & (!\inst34|seg_temp2~11_combout )), GLOBAL(\clock~combout ), VCC, , \inst34|numb_temp[2]~3_combout , , , 
// , )

	.clk(\clock~combout ),
	.dataa(\inst34|process_2~0_combout ),
	.datab(\inst34|seg_temp2~11_combout ),
	.datac(\inst30|Equal0~8_combout ),
	.datad(\inst34|Mux131~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|numb_temp[2]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|numb_temp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|numb_temp[2] .lut_mask = "1b11";
defparam \inst34|numb_temp[2] .operation_mode = "normal";
defparam \inst34|numb_temp[2] .output_mode = "reg_only";
defparam \inst34|numb_temp[2] .register_cascade_mode = "off";
defparam \inst34|numb_temp[2] .sum_lutc_input = "datac";
defparam \inst34|numb_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N0
maxii_lcell \inst34|numb[2] (
// Equation(s):
// \inst34|numb [2] = DFFEAS((((!\inst34|numb_temp [2]))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|numb_temp [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|numb [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|numb[2] .lut_mask = "00ff";
defparam \inst34|numb[2] .operation_mode = "normal";
defparam \inst34|numb[2] .output_mode = "reg_only";
defparam \inst34|numb[2] .register_cascade_mode = "off";
defparam \inst34|numb[2] .sum_lutc_input = "datac";
defparam \inst34|numb[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N7
maxii_lcell \inst14|ys1[3]~0 (
// Equation(s):
// \inst14|ys1[3]~0_combout  = ((!\inst14|cur_state [3] & (!\inst14|cur_state [1] & !\inst14|cur_state [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|cur_state [3]),
	.datac(\inst14|cur_state [1]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|ys1[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|ys1[3]~0 .lut_mask = "0003";
defparam \inst14|ys1[3]~0 .operation_mode = "normal";
defparam \inst14|ys1[3]~0 .output_mode = "comb_only";
defparam \inst14|ys1[3]~0 .register_cascade_mode = "off";
defparam \inst14|ys1[3]~0 .sum_lutc_input = "datac";
defparam \inst14|ys1[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N5
maxii_lcell \inst14|yb1[0] (
// Equation(s):
// \inst14|yb1 [0] = DFFEAS(((\inst14|cur_state [2] & ((\inst34|numb [0])))), GLOBAL(\clock~combout ), VCC, , \inst14|ys1[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst14|cur_state [2]),
	.datac(vcc),
	.datad(\inst34|numb [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|ys1[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|yb1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|yb1[0] .lut_mask = "cc00";
defparam \inst14|yb1[0] .operation_mode = "normal";
defparam \inst14|yb1[0] .output_mode = "reg_only";
defparam \inst14|yb1[0] .register_cascade_mode = "off";
defparam \inst14|yb1[0] .sum_lutc_input = "datac";
defparam \inst14|yb1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N8
maxii_lcell \inst34|seg_temp2~13 (
// Equation(s):
// \inst34|seg_temp2~13_combout  = (\inst34|C [1] & (!\inst34|C [0])) # (!\inst34|C [1] & (((!\inst34|C [2]))))

	.clk(gnd),
	.dataa(\inst34|C [0]),
	.datab(\inst34|C [1]),
	.datac(vcc),
	.datad(\inst34|C [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp2~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp2~13 .lut_mask = "4477";
defparam \inst34|seg_temp2~13 .operation_mode = "normal";
defparam \inst34|seg_temp2~13 .output_mode = "comb_only";
defparam \inst34|seg_temp2~13 .register_cascade_mode = "off";
defparam \inst34|seg_temp2~13 .sum_lutc_input = "datac";
defparam \inst34|seg_temp2~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N6
maxii_lcell \inst34|Mux132~0 (
// Equation(s):
// \inst34|Mux132~0_combout  = (\inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout ) # ((\inst34|sel61 [0] & (!\inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout  & 
// \inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6_combout )) # (!\inst34|sel61 [0] & ((\inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6_combout ) # (!\inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout ))))

	.clk(gnd),
	.dataa(\inst34|sel61 [0]),
	.datab(\inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout ),
	.datac(\inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6_combout ),
	.datad(\inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux132~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux132~0 .lut_mask = "ff71";
defparam \inst34|Mux132~0 .operation_mode = "normal";
defparam \inst34|Mux132~0 .output_mode = "comb_only";
defparam \inst34|Mux132~0 .register_cascade_mode = "off";
defparam \inst34|Mux132~0 .sum_lutc_input = "datac";
defparam \inst34|Mux132~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N0
maxii_lcell \inst34|numb_temp~10 (
// Equation(s):
// \inst34|numb_temp~10_combout  = (\inst34|process_2~0_combout  & (((\inst30|Equal0~8_combout )))) # (!\inst34|process_2~0_combout  & (((\inst34|C [4])) # (!\inst34|C [3])))

	.clk(gnd),
	.dataa(\inst34|C [3]),
	.datab(\inst34|C [4]),
	.datac(\inst34|process_2~0_combout ),
	.datad(\inst30|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|numb_temp~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|numb_temp~10 .lut_mask = "fd0d";
defparam \inst34|numb_temp~10 .operation_mode = "normal";
defparam \inst34|numb_temp~10 .output_mode = "comb_only";
defparam \inst34|numb_temp~10 .register_cascade_mode = "off";
defparam \inst34|numb_temp~10 .sum_lutc_input = "datac";
defparam \inst34|numb_temp~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N2
maxii_lcell \inst34|numb_temp[1] (
// Equation(s):
// \inst34|numb_temp [1] = DFFEAS((!\inst34|numb_temp~10_combout  & ((\inst34|process_2~0_combout  & ((!\inst34|Mux132~0_combout ))) # (!\inst34|process_2~0_combout  & (\inst34|seg_temp2~13_combout )))), GLOBAL(\clock~combout ), VCC, , 
// \inst34|numb_temp[2]~3_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|process_2~0_combout ),
	.datab(\inst34|seg_temp2~13_combout ),
	.datac(\inst34|Mux132~0_combout ),
	.datad(\inst34|numb_temp~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|numb_temp[2]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|numb_temp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|numb_temp[1] .lut_mask = "004e";
defparam \inst34|numb_temp[1] .operation_mode = "normal";
defparam \inst34|numb_temp[1] .output_mode = "reg_only";
defparam \inst34|numb_temp[1] .register_cascade_mode = "off";
defparam \inst34|numb_temp[1] .sum_lutc_input = "datac";
defparam \inst34|numb_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N9
maxii_lcell \inst34|numb[1] (
// Equation(s):
// \inst34|numb [1] = DFFEAS((((!\inst34|numb_temp [1]))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|numb_temp [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|numb [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|numb[1] .lut_mask = "00ff";
defparam \inst34|numb[1] .operation_mode = "normal";
defparam \inst34|numb[1] .output_mode = "reg_only";
defparam \inst34|numb[1] .register_cascade_mode = "off";
defparam \inst34|numb[1] .sum_lutc_input = "datac";
defparam \inst34|numb[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N0
maxii_lcell \inst34|seg_temp6~19 (
// Equation(s):
// \inst34|seg_temp6~19_combout  = (\inst34|C [0]) # (\inst34|C [1] $ (((\inst34|C [2]))))

	.clk(gnd),
	.dataa(\inst34|C [0]),
	.datab(\inst34|C [1]),
	.datac(vcc),
	.datad(\inst34|C [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp6~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp6~19 .lut_mask = "bbee";
defparam \inst34|seg_temp6~19 .operation_mode = "normal";
defparam \inst34|seg_temp6~19 .output_mode = "comb_only";
defparam \inst34|seg_temp6~19 .register_cascade_mode = "off";
defparam \inst34|seg_temp6~19 .sum_lutc_input = "datac";
defparam \inst34|seg_temp6~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N1
maxii_lcell \inst34|Mux32~2 (
// Equation(s):
// \inst34|Mux32~2_combout  = (\inst34|C [3] & (((\inst34|seg_temp6~19_combout )))) # (!\inst34|C [3] & (\inst34|numb_temp [0] & (\inst34|Mux32~0_combout )))

	.clk(gnd),
	.dataa(\inst34|C [3]),
	.datab(\inst34|numb_temp [0]),
	.datac(\inst34|Mux32~0_combout ),
	.datad(\inst34|seg_temp6~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux32~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux32~2 .lut_mask = "ea40";
defparam \inst34|Mux32~2 .operation_mode = "normal";
defparam \inst34|Mux32~2 .output_mode = "comb_only";
defparam \inst34|Mux32~2 .register_cascade_mode = "off";
defparam \inst34|Mux32~2 .sum_lutc_input = "datac";
defparam \inst34|Mux32~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N2
maxii_lcell \inst34|Mux46~0 (
// Equation(s):
// \inst34|Mux46~0_combout  = (\inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6_combout  & (((\inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout ) # (!\inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout )) # 
// (!\inst34|sel61 [0]))) # (!\inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6_combout  & (((!\inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout  & \inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout ))))

	.clk(gnd),
	.dataa(\inst34|sel61 [0]),
	.datab(\inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6_combout ),
	.datac(\inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout ),
	.datad(\inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux46~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux46~0 .lut_mask = "c7cc";
defparam \inst34|Mux46~0 .operation_mode = "normal";
defparam \inst34|Mux46~0 .output_mode = "comb_only";
defparam \inst34|Mux46~0 .register_cascade_mode = "off";
defparam \inst34|Mux46~0 .sum_lutc_input = "datac";
defparam \inst34|Mux46~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N3
maxii_lcell \inst34|Mux46~1 (
// Equation(s):
// \inst34|Mux46~1_combout  = (\inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout  & ((\inst34|numb_temp [0]) # ((!\inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout  & !\inst34|Mux46~0_combout )))) # 
// (!\inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout  & (((\inst34|Mux46~0_combout ))))

	.clk(gnd),
	.dataa(\inst34|numb_temp [0]),
	.datab(\inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout ),
	.datac(\inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout ),
	.datad(\inst34|Mux46~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux46~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux46~1 .lut_mask = "afb0";
defparam \inst34|Mux46~1 .operation_mode = "normal";
defparam \inst34|Mux46~1 .output_mode = "comb_only";
defparam \inst34|Mux46~1 .register_cascade_mode = "off";
defparam \inst34|Mux46~1 .sum_lutc_input = "datac";
defparam \inst34|Mux46~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N4
maxii_lcell \inst34|Mux46~2 (
// Equation(s):
// \inst34|Mux46~2_combout  = (!\inst30|Equal0~8_combout  & ((\inst34|seg_temp8[6]~3_combout  & (\inst34|numb_temp [0])) # (!\inst34|seg_temp8[6]~3_combout  & ((\inst34|Mux46~1_combout )))))

	.clk(gnd),
	.dataa(\inst34|seg_temp8[6]~3_combout ),
	.datab(\inst34|numb_temp [0]),
	.datac(\inst30|Equal0~8_combout ),
	.datad(\inst34|Mux46~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux46~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux46~2 .lut_mask = "0d08";
defparam \inst34|Mux46~2 .operation_mode = "normal";
defparam \inst34|Mux46~2 .output_mode = "comb_only";
defparam \inst34|Mux46~2 .register_cascade_mode = "off";
defparam \inst34|Mux46~2 .sum_lutc_input = "datac";
defparam \inst34|Mux46~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N4
maxii_lcell \inst34|Mux32~3 (
// Equation(s):
// \inst34|Mux32~3_combout  = (((\inst34|Mux161~0_combout ) # (\inst34|numb_temp [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Mux161~0_combout ),
	.datad(\inst34|numb_temp [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux32~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux32~3 .lut_mask = "fff0";
defparam \inst34|Mux32~3 .operation_mode = "normal";
defparam \inst34|Mux32~3 .output_mode = "comb_only";
defparam \inst34|Mux32~3 .register_cascade_mode = "off";
defparam \inst34|Mux32~3 .sum_lutc_input = "datac";
defparam \inst34|Mux32~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N9
maxii_lcell \inst34|numb_temp[0] (
// Equation(s):
// \inst34|numb_temp [0] = DFFEAS((\inst34|C [4] & (((\inst34|Mux32~3_combout )))) # (!\inst34|C [4] & (\inst34|Mux32~2_combout )), GLOBAL(\clock~combout ), VCC, , , \inst34|Mux46~2_combout , , , \inst34|process_2~0_combout )

	.clk(\clock~combout ),
	.dataa(\inst34|Mux32~2_combout ),
	.datab(\inst34|C [4]),
	.datac(\inst34|Mux46~2_combout ),
	.datad(\inst34|Mux32~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst34|process_2~0_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|numb_temp [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|numb_temp[0] .lut_mask = "ee22";
defparam \inst34|numb_temp[0] .operation_mode = "normal";
defparam \inst34|numb_temp[0] .output_mode = "reg_only";
defparam \inst34|numb_temp[0] .register_cascade_mode = "off";
defparam \inst34|numb_temp[0] .sum_lutc_input = "datac";
defparam \inst34|numb_temp[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N6
maxii_lcell \inst14|yb1[1] (
// Equation(s):
// \inst14|yb1 [1] = DFFEAS((((\inst34|numb [1] & \inst14|cur_state [2]))), GLOBAL(\clock~combout ), VCC, , \inst14|ys1[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|numb [1]),
	.datad(\inst14|cur_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|ys1[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|yb1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|yb1[1] .lut_mask = "f000";
defparam \inst14|yb1[1] .operation_mode = "normal";
defparam \inst14|yb1[1] .output_mode = "reg_only";
defparam \inst14|yb1[1] .register_cascade_mode = "off";
defparam \inst14|yb1[1] .sum_lutc_input = "datac";
defparam \inst14|yb1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N9
maxii_lcell \inst34|numb[0] (
// Equation(s):
// \inst14|process_6~3  = (\inst14|yb1 [0] & (M1_numb[0] & (\inst34|numb [1] $ (!\inst14|yb1 [1])))) # (!\inst14|yb1 [0] & (!M1_numb[0] & (\inst34|numb [1] $ (!\inst14|yb1 [1]))))
// \inst34|numb [0] = DFFEAS(\inst14|process_6~3 , GLOBAL(\clock~combout ), VCC, , , \inst34|numb_temp [0], , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|yb1 [0]),
	.datab(\inst34|numb [1]),
	.datac(\inst34|numb_temp [0]),
	.datad(\inst14|yb1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~3 ),
	.regout(\inst34|numb [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|numb[0] .lut_mask = "8421";
defparam \inst34|numb[0] .operation_mode = "normal";
defparam \inst34|numb[0] .output_mode = "reg_and_comb";
defparam \inst34|numb[0] .register_cascade_mode = "off";
defparam \inst34|numb[0] .sum_lutc_input = "qfbk";
defparam \inst34|numb[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N3
maxii_lcell \inst14|rs2[1]~0 (
// Equation(s):
// \inst14|rs2[1]~0_combout  = (!\inst14|cur_state [2] & (!\inst14|cur_state [0] & (\inst14|cur_state [3] $ (!\inst14|cur_state [1]))))

	.clk(gnd),
	.dataa(\inst14|cur_state [2]),
	.datab(\inst14|cur_state [3]),
	.datac(\inst14|cur_state [1]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|rs2[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rs2[1]~0 .lut_mask = "0041";
defparam \inst14|rs2[1]~0 .operation_mode = "normal";
defparam \inst14|rs2[1]~0 .output_mode = "comb_only";
defparam \inst14|rs2[1]~0 .register_cascade_mode = "off";
defparam \inst14|rs2[1]~0 .sum_lutc_input = "datac";
defparam \inst14|rs2[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N8
maxii_lcell \inst14|rb2[0] (
// Equation(s):
// \inst14|Mux74~0  = ((\inst14|cur_state [3] & ((\inst34|numb [0]))))
// \inst14|rb2 [0] = DFFEAS(\inst14|Mux74~0 , GLOBAL(\clock~combout ), VCC, , \inst14|rs2[1]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst14|cur_state [3]),
	.datac(vcc),
	.datad(\inst34|numb [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|rs2[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux74~0 ),
	.regout(\inst14|rb2 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rb2[0] .lut_mask = "cc00";
defparam \inst14|rb2[0] .operation_mode = "normal";
defparam \inst14|rb2[0] .output_mode = "reg_and_comb";
defparam \inst14|rb2[0] .register_cascade_mode = "off";
defparam \inst14|rb2[0] .sum_lutc_input = "datac";
defparam \inst14|rb2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxii_lcell \inst34|seg_temp6~10 (
// Equation(s):
// \inst34|seg_temp6~10_combout  = (\inst34|C [0] $ (((\inst34|C [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|C [0]),
	.datac(vcc),
	.datad(\inst34|C [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp6~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp6~10 .lut_mask = "33cc";
defparam \inst34|seg_temp6~10 .operation_mode = "normal";
defparam \inst34|seg_temp6~10 .output_mode = "comb_only";
defparam \inst34|seg_temp6~10 .register_cascade_mode = "off";
defparam \inst34|seg_temp6~10 .sum_lutc_input = "datac";
defparam \inst34|seg_temp6~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N1
maxii_lcell \inst34|Mux127~0 (
// Equation(s):
// \inst34|Mux127~0_combout  = (\inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout ) # ((\inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout ) # (\inst34|sel61 [0] $ 
// (!\inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6_combout )))

	.clk(gnd),
	.dataa(\inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout ),
	.datab(\inst34|sel61 [0]),
	.datac(\inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6_combout ),
	.datad(\inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux127~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux127~0 .lut_mask = "ffeb";
defparam \inst34|Mux127~0 .operation_mode = "normal";
defparam \inst34|Mux127~0 .output_mode = "comb_only";
defparam \inst34|Mux127~0 .register_cascade_mode = "off";
defparam \inst34|Mux127~0 .sum_lutc_input = "datac";
defparam \inst34|Mux127~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N1
maxii_lcell \inst34|seg_temp6~11 (
// Equation(s):
// \inst34|seg_temp6~11_combout  = (\inst34|C [3] & (((!\inst34|C [4]))))

	.clk(gnd),
	.dataa(\inst34|C [3]),
	.datab(vcc),
	.datac(\inst34|C [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp6~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp6~11 .lut_mask = "0a0a";
defparam \inst34|seg_temp6~11 .operation_mode = "normal";
defparam \inst34|seg_temp6~11 .output_mode = "comb_only";
defparam \inst34|seg_temp6~11 .register_cascade_mode = "off";
defparam \inst34|seg_temp6~11 .sum_lutc_input = "datac";
defparam \inst34|seg_temp6~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxii_lcell \inst34|numb_temp~8 (
// Equation(s):
// \inst34|numb_temp~8_combout  = (\inst34|process_2~0_combout  & (((\inst30|Equal0~8_combout )))) # (!\inst34|process_2~0_combout  & ((\inst34|C [2]) # ((!\inst34|seg_temp6~11_combout ))))

	.clk(gnd),
	.dataa(\inst34|C [2]),
	.datab(\inst34|seg_temp6~11_combout ),
	.datac(\inst34|process_2~0_combout ),
	.datad(\inst30|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|numb_temp~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|numb_temp~8 .lut_mask = "fb0b";
defparam \inst34|numb_temp~8 .operation_mode = "normal";
defparam \inst34|numb_temp~8 .output_mode = "comb_only";
defparam \inst34|numb_temp~8 .register_cascade_mode = "off";
defparam \inst34|numb_temp~8 .sum_lutc_input = "datac";
defparam \inst34|numb_temp~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N9
maxii_lcell \inst34|numb_temp[6] (
// Equation(s):
// \inst34|numb_temp [6] = DFFEAS((!\inst34|numb_temp~8_combout  & ((\inst34|process_2~0_combout  & ((!\inst34|Mux127~0_combout ))) # (!\inst34|process_2~0_combout  & (!\inst34|seg_temp6~10_combout )))), GLOBAL(\clock~combout ), VCC, , 
// \inst34|numb_temp[2]~3_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|seg_temp6~10_combout ),
	.datab(\inst34|Mux127~0_combout ),
	.datac(\inst34|process_2~0_combout ),
	.datad(\inst34|numb_temp~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|numb_temp[2]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|numb_temp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|numb_temp[6] .lut_mask = "0035";
defparam \inst34|numb_temp[6] .operation_mode = "normal";
defparam \inst34|numb_temp[6] .output_mode = "reg_only";
defparam \inst34|numb_temp[6] .register_cascade_mode = "off";
defparam \inst34|numb_temp[6] .sum_lutc_input = "datac";
defparam \inst34|numb_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N7
maxii_lcell \inst34|numb[6] (
// Equation(s):
// \inst34|numb [6] = DFFEAS((((!\inst34|numb_temp [6]))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|numb_temp [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|numb [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|numb[6] .lut_mask = "00ff";
defparam \inst34|numb[6] .operation_mode = "normal";
defparam \inst34|numb[6] .output_mode = "reg_only";
defparam \inst34|numb[6] .register_cascade_mode = "off";
defparam \inst34|numb[6] .sum_lutc_input = "datac";
defparam \inst34|numb[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N9
maxii_lcell \inst14|Mux68~0 (
// Equation(s):
// \inst14|Mux68~0_combout  = (((\inst34|numb [6] & \inst14|cur_state [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|numb [6]),
	.datad(\inst14|cur_state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux68~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux68~0 .lut_mask = "f000";
defparam \inst14|Mux68~0 .operation_mode = "normal";
defparam \inst14|Mux68~0 .output_mode = "comb_only";
defparam \inst14|Mux68~0 .register_cascade_mode = "off";
defparam \inst14|Mux68~0 .sum_lutc_input = "datac";
defparam \inst14|Mux68~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \inst34|seg_temp2~8 (
// Equation(s):
// \inst34|seg_temp2~8_combout  = (\inst34|C [2] & (!\inst34|C [1] & (\inst34|C [3] & !\inst34|C [4])))

	.clk(gnd),
	.dataa(\inst34|C [2]),
	.datab(\inst34|C [1]),
	.datac(\inst34|C [3]),
	.datad(\inst34|C [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp2~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp2~8 .lut_mask = "0020";
defparam \inst34|seg_temp2~8 .operation_mode = "normal";
defparam \inst34|seg_temp2~8 .output_mode = "comb_only";
defparam \inst34|seg_temp2~8 .register_cascade_mode = "off";
defparam \inst34|seg_temp2~8 .sum_lutc_input = "datac";
defparam \inst34|seg_temp2~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N5
maxii_lcell \inst34|seg_temp8[5] (
// Equation(s):
// \inst34|Mux128~0  = (!\inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout  & (\inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6_combout  & (\inst34|sel61 [0] $ (\inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout 
// ))))
// \inst34|seg_temp8 [5] = DFFEAS(\inst34|Mux128~0 , GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp8[6]~5_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|sel61 [0]),
	.datab(\inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout ),
	.datac(\inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6_combout ),
	.datad(\inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp8[6]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux128~0 ),
	.regout(\inst34|seg_temp8 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp8[5] .lut_mask = "1020";
defparam \inst34|seg_temp8[5] .operation_mode = "normal";
defparam \inst34|seg_temp8[5] .output_mode = "reg_and_comb";
defparam \inst34|seg_temp8[5] .register_cascade_mode = "off";
defparam \inst34|seg_temp8[5] .sum_lutc_input = "datac";
defparam \inst34|seg_temp8[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N6
maxii_lcell \inst34|numb_temp[5] (
// Equation(s):
// \inst34|numb_temp [5] = DFFEAS((\inst34|process_2~0_combout  & (((!\inst30|Equal0~8_combout  & \inst34|Mux128~0 )))) # (!\inst34|process_2~0_combout  & (\inst34|seg_temp2~8_combout )), GLOBAL(\clock~combout ), VCC, , \inst34|numb_temp[2]~3_combout , , , , 
// )

	.clk(\clock~combout ),
	.dataa(\inst34|process_2~0_combout ),
	.datab(\inst34|seg_temp2~8_combout ),
	.datac(\inst30|Equal0~8_combout ),
	.datad(\inst34|Mux128~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|numb_temp[2]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|numb_temp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|numb_temp[5] .lut_mask = "4e44";
defparam \inst34|numb_temp[5] .operation_mode = "normal";
defparam \inst34|numb_temp[5] .output_mode = "reg_only";
defparam \inst34|numb_temp[5] .register_cascade_mode = "off";
defparam \inst34|numb_temp[5] .sum_lutc_input = "datac";
defparam \inst34|numb_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N9
maxii_lcell \inst34|numb[5] (
// Equation(s):
// \inst34|numb [5] = DFFEAS((((!\inst34|numb_temp [5]))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|numb_temp [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|numb [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|numb[5] .lut_mask = "00ff";
defparam \inst34|numb[5] .operation_mode = "normal";
defparam \inst34|numb[5] .output_mode = "reg_only";
defparam \inst34|numb[5] .register_cascade_mode = "off";
defparam \inst34|numb[5] .sum_lutc_input = "datac";
defparam \inst34|numb[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell \inst14|Mux72~0 (
// Equation(s):
// \inst14|Mux72~0_combout  = (\inst34|numb [2] & (((\inst14|cur_state [3]))))

	.clk(gnd),
	.dataa(\inst34|numb [2]),
	.datab(vcc),
	.datac(\inst14|cur_state [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux72~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux72~0 .lut_mask = "a0a0";
defparam \inst14|Mux72~0 .operation_mode = "normal";
defparam \inst14|Mux72~0 .output_mode = "comb_only";
defparam \inst14|Mux72~0 .register_cascade_mode = "off";
defparam \inst14|Mux72~0 .sum_lutc_input = "datac";
defparam \inst14|Mux72~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N8
maxii_lcell \inst34|seg_temp6~17 (
// Equation(s):
// \inst34|seg_temp6~17_combout  = (\inst34|C [0] & (((\inst34|C [2]) # (!\inst34|C [1])))) # (!\inst34|C [0] & ((\inst34|C [2] $ (\inst34|C [1]))))

	.clk(gnd),
	.dataa(\inst34|C [0]),
	.datab(vcc),
	.datac(\inst34|C [2]),
	.datad(\inst34|C [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp6~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp6~17 .lut_mask = "a5fa";
defparam \inst34|seg_temp6~17 .operation_mode = "normal";
defparam \inst34|seg_temp6~17 .output_mode = "comb_only";
defparam \inst34|seg_temp6~17 .register_cascade_mode = "off";
defparam \inst34|seg_temp6~17 .sum_lutc_input = "datac";
defparam \inst34|seg_temp6~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N0
maxii_lcell \inst34|Mux130~0 (
// Equation(s):
// \inst34|Mux130~0_combout  = (\inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout ) # ((\inst34|sel61 [0] & (\inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6_combout  $ 
// (\inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout ))) # (!\inst34|sel61 [0] & ((\inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout ) # (!\inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6_combout ))))

	.clk(gnd),
	.dataa(\inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout ),
	.datab(\inst34|sel61 [0]),
	.datac(\inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6_combout ),
	.datad(\inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux130~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux130~0 .lut_mask = "bfeb";
defparam \inst34|Mux130~0 .operation_mode = "normal";
defparam \inst34|Mux130~0 .output_mode = "comb_only";
defparam \inst34|Mux130~0 .register_cascade_mode = "off";
defparam \inst34|Mux130~0 .sum_lutc_input = "datac";
defparam \inst34|Mux130~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N8
maxii_lcell \inst34|numb_temp[3] (
// Equation(s):
// \inst34|numb_temp [3] = DFFEAS((!\inst34|numb_temp~10_combout  & ((\inst34|process_2~0_combout  & ((!\inst34|Mux130~0_combout ))) # (!\inst34|process_2~0_combout  & (!\inst34|seg_temp6~17_combout )))), GLOBAL(\clock~combout ), VCC, , 
// \inst34|numb_temp[2]~3_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|seg_temp6~17_combout ),
	.datab(\inst34|process_2~0_combout ),
	.datac(\inst34|Mux130~0_combout ),
	.datad(\inst34|numb_temp~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|numb_temp[2]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|numb_temp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|numb_temp[3] .lut_mask = "001d";
defparam \inst34|numb_temp[3] .operation_mode = "normal";
defparam \inst34|numb_temp[3] .output_mode = "reg_only";
defparam \inst34|numb_temp[3] .register_cascade_mode = "off";
defparam \inst34|numb_temp[3] .sum_lutc_input = "datac";
defparam \inst34|numb_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N5
maxii_lcell \inst34|numb[3] (
// Equation(s):
// \inst34|numb [3] = DFFEAS((((!\inst34|numb_temp [3]))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|numb_temp [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|numb [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|numb[3] .lut_mask = "00ff";
defparam \inst34|numb[3] .operation_mode = "normal";
defparam \inst34|numb[3] .output_mode = "reg_only";
defparam \inst34|numb[3] .register_cascade_mode = "off";
defparam \inst34|numb[3] .sum_lutc_input = "datac";
defparam \inst34|numb[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N6
maxii_lcell \inst14|ys2[3]~0 (
// Equation(s):
// \inst14|ys2[3]~0_combout  = (!\inst14|cur_state [1] & (!\inst14|cur_state [0] & (\inst14|cur_state [2] $ (!\inst14|cur_state [3]))))

	.clk(gnd),
	.dataa(\inst14|cur_state [2]),
	.datab(\inst14|cur_state [3]),
	.datac(\inst14|cur_state [1]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|ys2[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|ys2[3]~0 .lut_mask = "0009";
defparam \inst14|ys2[3]~0 .operation_mode = "normal";
defparam \inst14|ys2[3]~0 .output_mode = "comb_only";
defparam \inst14|ys2[3]~0 .register_cascade_mode = "off";
defparam \inst14|ys2[3]~0 .sum_lutc_input = "datac";
defparam \inst14|ys2[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N5
maxii_lcell \inst14|yb2[2] (
// Equation(s):
// \inst14|process_6~10  = (\inst34|numb [2] & (D1_yb2[2] & (\inst14|yb2 [3] $ (!\inst34|numb [3])))) # (!\inst34|numb [2] & (!D1_yb2[2] & (\inst14|yb2 [3] $ (!\inst34|numb [3]))))
// \inst14|yb2 [2] = DFFEAS(\inst14|process_6~10 , GLOBAL(\clock~combout ), VCC, , \inst14|ys2[3]~0_combout , \inst14|Mux72~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst34|numb [2]),
	.datab(\inst14|yb2 [3]),
	.datac(\inst14|Mux72~0_combout ),
	.datad(\inst34|numb [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|ys2[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~10 ),
	.regout(\inst14|yb2 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|yb2[2] .lut_mask = "8421";
defparam \inst14|yb2[2] .operation_mode = "normal";
defparam \inst14|yb2[2] .output_mode = "reg_and_comb";
defparam \inst14|yb2[2] .register_cascade_mode = "off";
defparam \inst14|yb2[2] .sum_lutc_input = "qfbk";
defparam \inst14|yb2[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N1
maxii_lcell \inst14|Mux69~0 (
// Equation(s):
// \inst14|Mux69~0_combout  = (((\inst14|cur_state [3] & \inst34|numb [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|cur_state [3]),
	.datad(\inst34|numb [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux69~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux69~0 .lut_mask = "f000";
defparam \inst14|Mux69~0 .operation_mode = "normal";
defparam \inst14|Mux69~0 .output_mode = "comb_only";
defparam \inst14|Mux69~0 .register_cascade_mode = "off";
defparam \inst14|Mux69~0 .sum_lutc_input = "datac";
defparam \inst14|Mux69~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N2
maxii_lcell \inst34|seg_temp2~10 (
// Equation(s):
// \inst34|seg_temp2~10_combout  = ((\inst34|C [1]) # ((\inst34|C [2]) # (!\inst34|seg_temp6~11_combout ))) # (!\inst34|C [0])

	.clk(gnd),
	.dataa(\inst34|C [0]),
	.datab(\inst34|C [1]),
	.datac(\inst34|seg_temp6~11_combout ),
	.datad(\inst34|C [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp2~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp2~10 .lut_mask = "ffdf";
defparam \inst34|seg_temp2~10 .operation_mode = "normal";
defparam \inst34|seg_temp2~10 .output_mode = "comb_only";
defparam \inst34|seg_temp2~10 .register_cascade_mode = "off";
defparam \inst34|seg_temp2~10 .sum_lutc_input = "datac";
defparam \inst34|seg_temp2~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N0
maxii_lcell \inst34|seg_temp8[4] (
// Equation(s):
// \inst34|Mux129~0  = (!\inst34|sel61 [0] & (!\inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout  & (!\inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6_combout  & \inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout 
// )))
// \inst34|seg_temp8 [4] = DFFEAS(\inst34|Mux129~0 , GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp8[6]~5_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|sel61 [0]),
	.datab(\inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout ),
	.datac(\inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6_combout ),
	.datad(\inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp8[6]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux129~0 ),
	.regout(\inst34|seg_temp8 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp8[4] .lut_mask = "0100";
defparam \inst34|seg_temp8[4] .operation_mode = "normal";
defparam \inst34|seg_temp8[4] .output_mode = "reg_and_comb";
defparam \inst34|seg_temp8[4] .register_cascade_mode = "off";
defparam \inst34|seg_temp8[4] .sum_lutc_input = "datac";
defparam \inst34|seg_temp8[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N1
maxii_lcell \inst34|numb_temp[4] (
// Equation(s):
// \inst34|numb_temp [4] = DFFEAS((\inst34|process_2~0_combout  & (!\inst30|Equal0~8_combout  & ((\inst34|Mux129~0 )))) # (!\inst34|process_2~0_combout  & (((!\inst34|seg_temp2~10_combout )))), GLOBAL(\clock~combout ), VCC, , \inst34|numb_temp[2]~3_combout , 
// , , , )

	.clk(\clock~combout ),
	.dataa(\inst30|Equal0~8_combout ),
	.datab(\inst34|seg_temp2~10_combout ),
	.datac(\inst34|process_2~0_combout ),
	.datad(\inst34|Mux129~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|numb_temp[2]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|numb_temp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|numb_temp[4] .lut_mask = "5303";
defparam \inst34|numb_temp[4] .operation_mode = "normal";
defparam \inst34|numb_temp[4] .output_mode = "reg_only";
defparam \inst34|numb_temp[4] .register_cascade_mode = "off";
defparam \inst34|numb_temp[4] .sum_lutc_input = "datac";
defparam \inst34|numb_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N2
maxii_lcell \inst34|numb[4] (
// Equation(s):
// \inst34|numb [4] = DFFEAS((((!\inst34|numb_temp [4]))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|numb_temp [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|numb [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|numb[4] .lut_mask = "00ff";
defparam \inst34|numb[4] .operation_mode = "normal";
defparam \inst34|numb[4] .output_mode = "reg_only";
defparam \inst34|numb[4] .register_cascade_mode = "off";
defparam \inst34|numb[4] .sum_lutc_input = "datac";
defparam \inst34|numb[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N2
maxii_lcell \inst14|yb2[5] (
// Equation(s):
// \inst14|process_6~11  = (\inst34|numb [5] & (D1_yb2[5] & (\inst14|yb2 [4] $ (!\inst34|numb [4])))) # (!\inst34|numb [5] & (!D1_yb2[5] & (\inst14|yb2 [4] $ (!\inst34|numb [4]))))
// \inst14|yb2 [5] = DFFEAS(\inst14|process_6~11 , GLOBAL(\clock~combout ), VCC, , \inst14|ys2[3]~0_combout , \inst14|Mux69~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst34|numb [5]),
	.datab(\inst14|yb2 [4]),
	.datac(\inst14|Mux69~0_combout ),
	.datad(\inst34|numb [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|ys2[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~11 ),
	.regout(\inst14|yb2 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|yb2[5] .lut_mask = "8421";
defparam \inst14|yb2[5] .operation_mode = "normal";
defparam \inst14|yb2[5] .output_mode = "reg_and_comb";
defparam \inst14|yb2[5] .register_cascade_mode = "off";
defparam \inst14|yb2[5] .sum_lutc_input = "qfbk";
defparam \inst14|yb2[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N2
maxii_lcell \inst14|rb2[4] (
// Equation(s):
// \inst14|Mux70~0  = ((\inst14|cur_state [3] & ((\inst34|numb [4]))))
// \inst14|rb2 [4] = DFFEAS(\inst14|Mux70~0 , GLOBAL(\clock~combout ), VCC, , \inst14|rs2[1]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst14|cur_state [3]),
	.datac(vcc),
	.datad(\inst34|numb [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|rs2[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux70~0 ),
	.regout(\inst14|rb2 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rb2[4] .lut_mask = "cc00";
defparam \inst14|rb2[4] .operation_mode = "normal";
defparam \inst14|rb2[4] .output_mode = "reg_and_comb";
defparam \inst14|rb2[4] .register_cascade_mode = "off";
defparam \inst14|rb2[4] .sum_lutc_input = "datac";
defparam \inst14|rb2[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N1
maxii_lcell \inst14|yb2[4] (
// Equation(s):
// \inst47|Mux0~0  = (\inst14|yb2 [5] & (\inst14|yb2 [2] & (!D1_yb2[4] & !\inst14|yb2 [1]))) # (!\inst14|yb2 [5] & (((D1_yb2[4] & \inst14|yb2 [1]))))
// \inst14|yb2 [4] = DFFEAS(\inst47|Mux0~0 , GLOBAL(\clock~combout ), VCC, , \inst14|ys2[3]~0_combout , \inst14|Mux70~0 , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|yb2 [2]),
	.datab(\inst14|yb2 [5]),
	.datac(\inst14|Mux70~0 ),
	.datad(\inst14|yb2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|ys2[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst47|Mux0~0 ),
	.regout(\inst14|yb2 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|yb2[4] .lut_mask = "3008";
defparam \inst14|yb2[4] .operation_mode = "normal";
defparam \inst14|yb2[4] .output_mode = "reg_and_comb";
defparam \inst14|yb2[4] .register_cascade_mode = "off";
defparam \inst14|yb2[4] .sum_lutc_input = "qfbk";
defparam \inst14|yb2[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N3
maxii_lcell \inst14|yb2[6] (
// Equation(s):
// \inst14|process_6~12  = (\inst14|process_6~10  & (\inst14|process_6~11  & (\inst34|numb [6] $ (!D1_yb2[6]))))
// \inst14|yb2 [6] = DFFEAS(\inst14|process_6~12 , GLOBAL(\clock~combout ), VCC, , \inst14|ys2[3]~0_combout , \inst14|Mux68~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|process_6~10 ),
	.datab(\inst34|numb [6]),
	.datac(\inst14|Mux68~0_combout ),
	.datad(\inst14|process_6~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|ys2[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~12 ),
	.regout(\inst14|yb2 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|yb2[6] .lut_mask = "8200";
defparam \inst14|yb2[6] .operation_mode = "normal";
defparam \inst14|yb2[6] .output_mode = "reg_and_comb";
defparam \inst14|yb2[6] .register_cascade_mode = "off";
defparam \inst14|yb2[6] .sum_lutc_input = "qfbk";
defparam \inst14|yb2[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N7
maxii_lcell \inst14|yb2[0] (
// Equation(s):
// \inst47|Mux1~3  = ((\inst14|yb2 [3] & (D1_yb2[0] & \inst14|yb2 [6])))
// \inst14|yb2 [0] = DFFEAS(\inst47|Mux1~3 , GLOBAL(\clock~combout ), VCC, , \inst14|ys2[3]~0_combout , \inst14|Mux74~0 , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst14|yb2 [3]),
	.datac(\inst14|Mux74~0 ),
	.datad(\inst14|yb2 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|ys2[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst47|Mux1~3 ),
	.regout(\inst14|yb2 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|yb2[0] .lut_mask = "c000";
defparam \inst14|yb2[0] .operation_mode = "normal";
defparam \inst14|yb2[0] .output_mode = "reg_and_comb";
defparam \inst14|yb2[0] .register_cascade_mode = "off";
defparam \inst14|yb2[0] .sum_lutc_input = "qfbk";
defparam \inst14|yb2[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N2
maxii_lcell \inst14|Mux73~0 (
// Equation(s):
// \inst14|Mux73~0_combout  = ((\inst34|numb [1] & ((\inst14|cur_state [3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|numb [1]),
	.datac(vcc),
	.datad(\inst14|cur_state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux73~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux73~0 .lut_mask = "cc00";
defparam \inst14|Mux73~0 .operation_mode = "normal";
defparam \inst14|Mux73~0 .output_mode = "comb_only";
defparam \inst14|Mux73~0 .register_cascade_mode = "off";
defparam \inst14|Mux73~0 .sum_lutc_input = "datac";
defparam \inst14|Mux73~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N3
maxii_lcell \inst14|yb2[1] (
// Equation(s):
// \inst14|process_6~8  = (\inst14|yb2 [0] & (\inst34|numb [0] & (D1_yb2[1] $ (!\inst34|numb [1])))) # (!\inst14|yb2 [0] & (!\inst34|numb [0] & (D1_yb2[1] $ (!\inst34|numb [1]))))
// \inst14|yb2 [1] = DFFEAS(\inst14|process_6~8 , GLOBAL(\clock~combout ), VCC, , \inst14|ys2[3]~0_combout , \inst14|Mux73~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|yb2 [0]),
	.datab(\inst34|numb [0]),
	.datac(\inst14|Mux73~0_combout ),
	.datad(\inst34|numb [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|ys2[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~8 ),
	.regout(\inst14|yb2 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|yb2[1] .lut_mask = "9009";
defparam \inst14|yb2[1] .operation_mode = "normal";
defparam \inst14|yb2[1] .output_mode = "reg_and_comb";
defparam \inst14|yb2[1] .register_cascade_mode = "off";
defparam \inst14|yb2[1] .sum_lutc_input = "qfbk";
defparam \inst14|yb2[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N8
maxii_lcell \inst14|rb2[3] (
// Equation(s):
// \inst14|Mux71~0  = (((\inst34|numb [3] & \inst14|cur_state [3])))
// \inst14|rb2 [3] = DFFEAS(\inst14|Mux71~0 , GLOBAL(\clock~combout ), VCC, , \inst14|rs2[1]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|numb [3]),
	.datad(\inst14|cur_state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|rs2[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux71~0 ),
	.regout(\inst14|rb2 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rb2[3] .lut_mask = "f000";
defparam \inst14|rb2[3] .operation_mode = "normal";
defparam \inst14|rb2[3] .output_mode = "reg_and_comb";
defparam \inst14|rb2[3] .register_cascade_mode = "off";
defparam \inst14|rb2[3] .sum_lutc_input = "datac";
defparam \inst14|rb2[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N0
maxii_lcell \inst14|yb2[3] (
// Equation(s):
// \inst47|Mux2~1  = (\inst14|yb2 [5] & (!D1_yb2[3] & (\inst14|yb2 [1] $ (\inst14|yb2 [6])))) # (!\inst14|yb2 [5] & (\inst14|yb2 [1] & (D1_yb2[3] & \inst14|yb2 [6])))
// \inst14|yb2 [3] = DFFEAS(\inst47|Mux2~1 , GLOBAL(\clock~combout ), VCC, , \inst14|ys2[3]~0_combout , \inst14|Mux71~0 , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|yb2 [1]),
	.datab(\inst14|yb2 [5]),
	.datac(\inst14|Mux71~0 ),
	.datad(\inst14|yb2 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|ys2[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst47|Mux2~1 ),
	.regout(\inst14|yb2 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|yb2[3] .lut_mask = "2408";
defparam \inst14|yb2[3] .operation_mode = "normal";
defparam \inst14|yb2[3] .output_mode = "reg_and_comb";
defparam \inst14|yb2[3] .register_cascade_mode = "off";
defparam \inst14|yb2[3] .sum_lutc_input = "qfbk";
defparam \inst14|yb2[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N4
maxii_lcell \inst14|yb1[4] (
// Equation(s):
// \inst14|yb1 [4] = DFFEAS((((\inst14|cur_state [2] & \inst34|numb [4]))), GLOBAL(\clock~combout ), VCC, , \inst14|ys1[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|cur_state [2]),
	.datad(\inst34|numb [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|ys1[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|yb1 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|yb1[4] .lut_mask = "f000";
defparam \inst14|yb1[4] .operation_mode = "normal";
defparam \inst14|yb1[4] .output_mode = "reg_only";
defparam \inst14|yb1[4] .register_cascade_mode = "off";
defparam \inst14|yb1[4] .sum_lutc_input = "datac";
defparam \inst14|yb1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N0
maxii_lcell \inst14|yb1[5] (
// Equation(s):
// \inst14|yb1 [5] = DFFEAS((((\inst14|cur_state [2] & \inst34|numb [5]))), GLOBAL(\clock~combout ), VCC, , \inst14|ys1[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|cur_state [2]),
	.datad(\inst34|numb [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|ys1[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|yb1 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|yb1[5] .lut_mask = "f000";
defparam \inst14|yb1[5] .operation_mode = "normal";
defparam \inst14|yb1[5] .output_mode = "reg_only";
defparam \inst14|yb1[5] .register_cascade_mode = "off";
defparam \inst14|yb1[5] .sum_lutc_input = "datac";
defparam \inst14|yb1[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N8
maxii_lcell \inst14|process_6~14 (
// Equation(s):
// \inst14|process_6~14_combout  = (\inst14|yb1 [4] & (\inst34|numb [4] & (\inst14|yb1 [5] $ (!\inst34|numb [5])))) # (!\inst14|yb1 [4] & (!\inst34|numb [4] & (\inst14|yb1 [5] $ (!\inst34|numb [5]))))

	.clk(gnd),
	.dataa(\inst14|yb1 [4]),
	.datab(\inst34|numb [4]),
	.datac(\inst14|yb1 [5]),
	.datad(\inst34|numb [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|process_6~14 .lut_mask = "9009";
defparam \inst14|process_6~14 .operation_mode = "normal";
defparam \inst14|process_6~14 .output_mode = "comb_only";
defparam \inst14|process_6~14 .register_cascade_mode = "off";
defparam \inst14|process_6~14 .sum_lutc_input = "datac";
defparam \inst14|process_6~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N7
maxii_lcell \inst14|yb1[6] (
// Equation(s):
// \inst14|yb1 [6] = DFFEAS((((\inst34|numb [6] & \inst14|cur_state [2]))), GLOBAL(\clock~combout ), VCC, , \inst14|ys1[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|numb [6]),
	.datad(\inst14|cur_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|ys1[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|yb1 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|yb1[6] .lut_mask = "f000";
defparam \inst14|yb1[6] .operation_mode = "normal";
defparam \inst14|yb1[6] .output_mode = "reg_only";
defparam \inst14|yb1[6] .register_cascade_mode = "off";
defparam \inst14|yb1[6] .sum_lutc_input = "datac";
defparam \inst14|yb1[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N4
maxii_lcell \inst14|yb1[3] (
// Equation(s):
// \inst14|yb1 [3] = DFFEAS((((\inst34|numb [3] & \inst14|cur_state [2]))), GLOBAL(\clock~combout ), VCC, , \inst14|ys1[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|numb [3]),
	.datad(\inst14|cur_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|ys1[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|yb1 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|yb1[3] .lut_mask = "f000";
defparam \inst14|yb1[3] .operation_mode = "normal";
defparam \inst14|yb1[3] .output_mode = "reg_only";
defparam \inst14|yb1[3] .register_cascade_mode = "off";
defparam \inst14|yb1[3] .sum_lutc_input = "datac";
defparam \inst14|yb1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N1
maxii_lcell \inst14|yb1[2] (
// Equation(s):
// \inst14|yb1 [2] = DFFEAS(((\inst14|cur_state [2] & ((\inst34|numb [2])))), GLOBAL(\clock~combout ), VCC, , \inst14|ys1[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst14|cur_state [2]),
	.datac(vcc),
	.datad(\inst34|numb [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|ys1[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|yb1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|yb1[2] .lut_mask = "cc00";
defparam \inst14|yb1[2] .operation_mode = "normal";
defparam \inst14|yb1[2] .output_mode = "reg_only";
defparam \inst14|yb1[2] .register_cascade_mode = "off";
defparam \inst14|yb1[2] .sum_lutc_input = "datac";
defparam \inst14|yb1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N8
maxii_lcell \inst14|process_6~13 (
// Equation(s):
// \inst14|process_6~13_combout  = (\inst34|numb [3] & (\inst14|yb1 [3] & (\inst34|numb [2] $ (!\inst14|yb1 [2])))) # (!\inst34|numb [3] & (!\inst14|yb1 [3] & (\inst34|numb [2] $ (!\inst14|yb1 [2]))))

	.clk(gnd),
	.dataa(\inst34|numb [3]),
	.datab(\inst34|numb [2]),
	.datac(\inst14|yb1 [3]),
	.datad(\inst14|yb1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|process_6~13 .lut_mask = "8421";
defparam \inst14|process_6~13 .operation_mode = "normal";
defparam \inst14|process_6~13 .output_mode = "comb_only";
defparam \inst14|process_6~13 .register_cascade_mode = "off";
defparam \inst14|process_6~13 .sum_lutc_input = "datac";
defparam \inst14|process_6~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N9
maxii_lcell \inst14|process_6~15 (
// Equation(s):
// \inst14|process_6~15_combout  = (\inst14|process_6~14_combout  & (\inst14|process_6~13_combout  & (\inst14|yb1 [6] $ (!\inst34|numb [6]))))

	.clk(gnd),
	.dataa(\inst14|process_6~14_combout ),
	.datab(\inst14|yb1 [6]),
	.datac(\inst34|numb [6]),
	.datad(\inst14|process_6~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|process_6~15 .lut_mask = "8200";
defparam \inst14|process_6~15 .operation_mode = "normal";
defparam \inst14|process_6~15 .output_mode = "comb_only";
defparam \inst14|process_6~15 .register_cascade_mode = "off";
defparam \inst14|process_6~15 .sum_lutc_input = "datac";
defparam \inst14|process_6~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N2
maxii_lcell \inst34|seg_temp1~9 (
// Equation(s):
// \inst34|seg_temp1~9_combout  = (\inst34|C [1] & (((!\inst34|C [2] & \inst34|C [0]))))

	.clk(gnd),
	.dataa(\inst34|C [1]),
	.datab(vcc),
	.datac(\inst34|C [2]),
	.datad(\inst34|C [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp1~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp1~9 .lut_mask = "0a00";
defparam \inst34|seg_temp1~9 .operation_mode = "normal";
defparam \inst34|seg_temp1~9 .output_mode = "comb_only";
defparam \inst34|seg_temp1~9 .register_cascade_mode = "off";
defparam \inst34|seg_temp1~9 .sum_lutc_input = "datac";
defparam \inst34|seg_temp1~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] = ((\inst34|sel61 [3]))
// \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY(((\inst34|sel61 [3])))
// \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27  = CARRY(((\inst34|sel61 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|sel61 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ));
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "cccc";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY(((\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout )))
// \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24  = CARRY(((\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ));
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = (\inst34|sel61 [4] $ ((!\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY(((!\inst34|sel61 [4] & !\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25  = CARRY(((!\inst34|sel61 [4] & !\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|sel61 [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ));
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "c303";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = (\inst34|sel61 [5] $ ((!\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY(((\inst34|sel61 [5] & !\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26  = CARRY(((\inst34|sel61 [5] & !\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|sel61 [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ));
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "c30c";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \inst34|Div0|auto_generated|divider|divider|StageOut[18]~1 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|StageOut[18]~1_combout  = ((\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(vcc),
	.datad(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[18]~1 .lut_mask = "cc00";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[18]~1 .operation_mode = "normal";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[18]~1 .output_mode = "comb_only";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[18]~1 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[18]~1 .sum_lutc_input = "datac";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[18]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \inst34|Div0|auto_generated|divider|divider|StageOut[18]~0 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|StageOut[18]~0_combout  = (\inst34|sel61 [5] & (((!\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\inst34|sel61 [5]),
	.datab(vcc),
	.datac(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[18]~0 .lut_mask = "0a0a";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[18]~0 .operation_mode = "normal";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[18]~0 .output_mode = "comb_only";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[18]~0 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[18]~0 .sum_lutc_input = "datac";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[18]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \inst34|Div0|auto_generated|divider|divider|StageOut[17]~4 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|StageOut[17]~4_combout  = ((\inst34|sel61 [4] & ((!\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|sel61 [4]),
	.datac(vcc),
	.datad(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[17]~4 .lut_mask = "00cc";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[17]~4 .operation_mode = "normal";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[17]~4 .output_mode = "comb_only";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[17]~4 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[17]~4 .sum_lutc_input = "datac";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[17]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \inst34|Div0|auto_generated|divider|divider|StageOut[17]~5 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|StageOut[17]~5_combout  = (((\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  & \inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datad(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|StageOut[17]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[17]~5 .lut_mask = "f000";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[17]~5 .operation_mode = "normal";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[17]~5 .output_mode = "comb_only";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[17]~5 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[17]~5 .sum_lutc_input = "datac";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[17]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \inst34|Div0|auto_generated|divider|divider|StageOut[16]~8 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|StageOut[16]~8_combout  = (((!\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \inst34|sel61 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\inst34|sel61 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[16]~8 .lut_mask = "0f00";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[16]~8 .operation_mode = "normal";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[16]~8 .output_mode = "comb_only";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[16]~8 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[16]~8 .sum_lutc_input = "datac";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[16]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \inst34|Div0|auto_generated|divider|divider|StageOut[16]~9 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|StageOut[16]~9_combout  = ((!\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] & ((\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datac(vcc),
	.datad(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|StageOut[16]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[16]~9 .lut_mask = "3300";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[16]~9 .operation_mode = "normal";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[16]~9 .output_mode = "comb_only";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[16]~9 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[16]~9 .sum_lutc_input = "datac";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[16]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] = (\inst34|sel61 [2])
// \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY((\inst34|sel61 [2]))
// \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_33  = CARRY((\inst34|sel61 [2]))

	.clk(gnd),
	.dataa(\inst34|sel61 [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_33 ));
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .lut_mask = "aaaa";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .output_mode = "comb_only";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout  = (((\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin0_used = "true";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin1_used = "true";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  = CARRY(((\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout )))
// \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_29  = CARRY(((\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cout1(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_29 ));
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "none";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout  = \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  $ (((!\inst34|Div0|auto_generated|divider|divider|StageOut[16]~8_combout  & 
// (!\inst34|Div0|auto_generated|divider|divider|StageOut[16]~9_combout ))))
// \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17  = CARRY((!\inst34|Div0|auto_generated|divider|divider|StageOut[16]~8_combout  & (!\inst34|Div0|auto_generated|divider|divider|StageOut[16]~9_combout  & 
// !\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )))
// \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30  = CARRY((!\inst34|Div0|auto_generated|divider|divider|StageOut[16]~8_combout  & (!\inst34|Div0|auto_generated|divider|divider|StageOut[16]~9_combout  & 
// !\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_29 )))

	.clk(gnd),
	.dataa(\inst34|Div0|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.datab(\inst34|Div0|auto_generated|divider|divider|StageOut[16]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cin1(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cout1(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin0_used = "true";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin1_used = "true";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .lut_mask = "e101";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  = \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17  $ (((!\inst34|Div0|auto_generated|divider|divider|StageOut[17]~4_combout  & 
// (!\inst34|Div0|auto_generated|divider|divider|StageOut[17]~5_combout ))))
// \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  = CARRY((!\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17  & ((\inst34|Div0|auto_generated|divider|divider|StageOut[17]~4_combout ) # 
// (\inst34|Div0|auto_generated|divider|divider|StageOut[17]~5_combout ))))
// \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31  = CARRY((!\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30  & ((\inst34|Div0|auto_generated|divider|divider|StageOut[17]~4_combout ) # 
// (\inst34|Div0|auto_generated|divider|divider|StageOut[17]~5_combout ))))

	.clk(gnd),
	.dataa(\inst34|Div0|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.datab(\inst34|Div0|auto_generated|divider|divider|StageOut[17]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cin1(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cout1(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin0_used = "true";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin1_used = "true";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0  = CARRY((!\inst34|Div0|auto_generated|divider|divider|StageOut[18]~1_combout  & (!\inst34|Div0|auto_generated|divider|divider|StageOut[18]~0_combout  & 
// !\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 )))
// \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32  = CARRY((!\inst34|Div0|auto_generated|divider|divider|StageOut[18]~1_combout  & (!\inst34|Div0|auto_generated|divider|divider|StageOut[18]~0_combout  & 
// !\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 )))

	.clk(gnd),
	.dataa(\inst34|Div0|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.datab(\inst34|Div0|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cin1(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cout1(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 ));
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin0_used = "true";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin1_used = "true";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .output_mode = "none";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cin1(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N4
maxii_lcell \inst34|Div0|auto_generated|divider|divider|StageOut[23]~2 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|StageOut[23]~2_combout  = (!\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// ((\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ))) # (!\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (\inst34|sel61 [4]))))

	.clk(gnd),
	.dataa(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datab(\inst34|sel61 [4]),
	.datac(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datad(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|StageOut[23]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[23]~2 .lut_mask = "00e4";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[23]~2 .operation_mode = "normal";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[23]~2 .output_mode = "comb_only";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[23]~2 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[23]~2 .sum_lutc_input = "datac";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[23]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \inst34|Div0|auto_generated|divider|divider|StageOut[23]~3 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|StageOut[23]~3_combout  = (((\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[23]~3 .lut_mask = "f000";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[23]~3 .operation_mode = "normal";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[23]~3 .output_mode = "comb_only";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[23]~3 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[23]~3 .sum_lutc_input = "datac";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[23]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \inst34|Div0|auto_generated|divider|divider|StageOut[22]~7 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|StageOut[22]~7_combout  = (((\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|StageOut[22]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[22]~7 .lut_mask = "f000";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[22]~7 .operation_mode = "normal";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[22]~7 .output_mode = "comb_only";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[22]~7 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[22]~7 .sum_lutc_input = "datac";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[22]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N9
maxii_lcell \inst34|Div0|auto_generated|divider|divider|StageOut[22]~6 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|StageOut[22]~6_combout  = (!\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// (!\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1])) # (!\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\inst34|sel61 [3])))))

	.clk(gnd),
	.dataa(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datab(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\inst34|sel61 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[22]~6 .lut_mask = "0704";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[22]~6 .operation_mode = "normal";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[22]~6 .output_mode = "comb_only";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[22]~6 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[22]~6 .sum_lutc_input = "datac";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[22]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxii_lcell \inst34|Div0|auto_generated|divider|divider|StageOut[21]~11 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|StageOut[21]~11_combout  = (((!\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] & \inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datad(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[21]~11 .lut_mask = "0f00";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[21]~11 .operation_mode = "normal";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[21]~11 .output_mode = "comb_only";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[21]~11 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[21]~11 .sum_lutc_input = "datac";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[21]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \inst34|Div0|auto_generated|divider|divider|StageOut[21]~10 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|StageOut[21]~10_combout  = ((\inst34|sel61 [2] & (!\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|sel61 [2]),
	.datac(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[21]~10 .lut_mask = "0c0c";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[21]~10 .operation_mode = "normal";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[21]~10 .output_mode = "comb_only";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[21]~10 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[21]~10 .sum_lutc_input = "datac";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[21]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N1
maxii_lcell \inst34|Div0|auto_generated|divider|divider|StageOut[20]~13 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|StageOut[20]~13_combout  = (((\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \inst34|sel61 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\inst34|sel61 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|StageOut[20]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[20]~13 .lut_mask = "f000";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[20]~13 .operation_mode = "normal";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[20]~13 .output_mode = "comb_only";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[20]~13 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[20]~13 .sum_lutc_input = "datac";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[20]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N4
maxii_lcell \inst34|Div0|auto_generated|divider|divider|StageOut[20]~12 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|StageOut[20]~12_combout  = (((!\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \inst34|sel61 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\inst34|sel61 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|StageOut[20]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[20]~12 .lut_mask = "0f00";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[20]~12 .operation_mode = "normal";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[20]~12 .output_mode = "comb_only";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[20]~12 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[20]~12 .sum_lutc_input = "datac";
defparam \inst34|Div0|auto_generated|divider|divider|StageOut[20]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N5
maxii_lcell \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  = CARRY((\inst34|Div0|auto_generated|divider|divider|StageOut[20]~13_combout ) # ((\inst34|Div0|auto_generated|divider|divider|StageOut[20]~12_combout )))
// \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_26  = CARRY((\inst34|Div0|auto_generated|divider|divider|StageOut[20]~13_combout ) # ((\inst34|Div0|auto_generated|divider|divider|StageOut[20]~12_combout )))

	.clk(gnd),
	.dataa(\inst34|Div0|auto_generated|divider|divider|StageOut[20]~13_combout ),
	.datab(\inst34|Div0|auto_generated|divider|divider|StageOut[20]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cout1(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_26 ));
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .lut_mask = "ffee";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .output_mode = "none";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N6
maxii_lcell \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0  = CARRY((!\inst34|Div0|auto_generated|divider|divider|StageOut[21]~11_combout  & (!\inst34|Div0|auto_generated|divider|divider|StageOut[21]~10_combout  & 
// !\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 )))
// \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_27  = CARRY((!\inst34|Div0|auto_generated|divider|divider|StageOut[21]~11_combout  & (!\inst34|Div0|auto_generated|divider|divider|StageOut[21]~10_combout  & 
// !\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_26 )))

	.clk(gnd),
	.dataa(\inst34|Div0|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.datab(\inst34|Div0|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cin1(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ),
	.cout1(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_27 ));
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .cin0_used = "true";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .cin1_used = "true";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .output_mode = "none";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N7
maxii_lcell \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12_cout0  = CARRY((!\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0  & ((\inst34|Div0|auto_generated|divider|divider|StageOut[22]~7_combout ) # 
// (\inst34|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ))))
// \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_28  = CARRY((!\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_27  & ((\inst34|Div0|auto_generated|divider|divider|StageOut[22]~7_combout ) # 
// (\inst34|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ))))

	.clk(gnd),
	.dataa(\inst34|Div0|auto_generated|divider|divider|StageOut[22]~7_combout ),
	.datab(\inst34|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ),
	.cin1(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12_cout0 ),
	.cout1(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_28 ));
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .cin0_used = "true";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .cin1_used = "true";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .lut_mask = "ff0e";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .output_mode = "none";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N8
maxii_lcell \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0  = CARRY((!\inst34|Div0|auto_generated|divider|divider|StageOut[23]~2_combout  & (!\inst34|Div0|auto_generated|divider|divider|StageOut[23]~3_combout  & 
// !\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12_cout0 )))
// \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_29  = CARRY((!\inst34|Div0|auto_generated|divider|divider|StageOut[23]~2_combout  & (!\inst34|Div0|auto_generated|divider|divider|StageOut[23]~3_combout  & 
// !\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_28 )))

	.clk(gnd),
	.dataa(\inst34|Div0|auto_generated|divider|divider|StageOut[23]~2_combout ),
	.datab(\inst34|Div0|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12_cout0 ),
	.cin1(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ),
	.cout1(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_29 ));
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .cin0_used = "true";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .cin1_used = "true";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .output_mode = "none";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N9
maxii_lcell \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 (
// Equation(s):
// \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  = (((!\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ),
	.cin1(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin0_used = "true";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin1_used = "true";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \inst34|seg_temp7[3]~5 (
// Equation(s):
// \inst34|seg_temp7[3]~5_combout  = (!\inst34|p2:count[1]~regout  & (!\inst34|p2~0_combout  & (!\inst34|p2:count[0]~regout  & !\inst34|p2:count[2]~regout )))

	.clk(gnd),
	.dataa(\inst34|p2:count[1]~regout ),
	.datab(\inst34|p2~0_combout ),
	.datac(\inst34|p2:count[0]~regout ),
	.datad(\inst34|p2:count[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp7[3]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp7[3]~5 .lut_mask = "0001";
defparam \inst34|seg_temp7[3]~5 .operation_mode = "normal";
defparam \inst34|seg_temp7[3]~5 .output_mode = "comb_only";
defparam \inst34|seg_temp7[3]~5 .register_cascade_mode = "off";
defparam \inst34|seg_temp7[3]~5 .sum_lutc_input = "datac";
defparam \inst34|seg_temp7[3]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N1
maxii_lcell \inst34|nums_temp[1]~0 (
// Equation(s):
// \inst34|nums_temp[1]~0_combout  = (\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (((\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & 
// \inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datab(vcc),
	.datac(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|nums_temp[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|nums_temp[1]~0 .lut_mask = "a000";
defparam \inst34|nums_temp[1]~0 .operation_mode = "normal";
defparam \inst34|nums_temp[1]~0 .output_mode = "comb_only";
defparam \inst34|nums_temp[1]~0 .register_cascade_mode = "off";
defparam \inst34|nums_temp[1]~0 .sum_lutc_input = "datac";
defparam \inst34|nums_temp[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N9
maxii_lcell \inst34|seg_temp7[3]~4 (
// Equation(s):
// \inst34|seg_temp7[3]~4_combout  = (\inst34|seg_temp7[3]~5_combout  & (\inst34|seg_temp7~3_combout  & (\inst34|seg_temp7~2_combout  & !\inst34|nums_temp[1]~0_combout )))

	.clk(gnd),
	.dataa(\inst34|seg_temp7[3]~5_combout ),
	.datab(\inst34|seg_temp7~3_combout ),
	.datac(\inst34|seg_temp7~2_combout ),
	.datad(\inst34|nums_temp[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp7[3]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp7[3]~4 .lut_mask = "0080";
defparam \inst34|seg_temp7[3]~4 .operation_mode = "normal";
defparam \inst34|seg_temp7[3]~4 .output_mode = "comb_only";
defparam \inst34|seg_temp7[3]~4 .register_cascade_mode = "off";
defparam \inst34|seg_temp7[3]~4 .sum_lutc_input = "datac";
defparam \inst34|seg_temp7[3]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N4
maxii_lcell \inst34|seg_temp7[4] (
// Equation(s):
// \inst34|Mux122~0  = ((!\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & 
// !\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )))
// \inst34|seg_temp7 [4] = DFFEAS(\inst34|Mux122~0 , GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp7[3]~4_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp7[3]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux122~0 ),
	.regout(\inst34|seg_temp7 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp7[4] .lut_mask = "0030";
defparam \inst34|seg_temp7[4] .operation_mode = "normal";
defparam \inst34|seg_temp7[4] .output_mode = "reg_and_comb";
defparam \inst34|seg_temp7[4] .register_cascade_mode = "off";
defparam \inst34|seg_temp7[4] .sum_lutc_input = "datac";
defparam \inst34|seg_temp7[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N3
maxii_lcell \inst34|seg_temp6[6]~15 (
// Equation(s):
// \inst34|seg_temp6[6]~15_combout  = (((!\inst34|C [3] & !\inst34|C [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|C [3]),
	.datad(\inst34|C [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp6[6]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp6[6]~15 .lut_mask = "000f";
defparam \inst34|seg_temp6[6]~15 .operation_mode = "normal";
defparam \inst34|seg_temp6[6]~15 .output_mode = "comb_only";
defparam \inst34|seg_temp6[6]~15 .register_cascade_mode = "off";
defparam \inst34|seg_temp6[6]~15 .sum_lutc_input = "datac";
defparam \inst34|seg_temp6[6]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N2
maxii_lcell \inst34|seg_temp5[2]~3 (
// Equation(s):
// \inst34|seg_temp5[2]~3_combout  = ((\inst34|C [0] & (\inst34|C [2] & \inst34|C [1])) # (!\inst34|C [0] & (!\inst34|C [2] & !\inst34|C [1]))) # (!\inst34|seg_temp6[6]~15_combout )

	.clk(gnd),
	.dataa(\inst34|C [0]),
	.datab(\inst34|C [2]),
	.datac(\inst34|seg_temp6[6]~15_combout ),
	.datad(\inst34|C [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp5[2]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp5[2]~3 .lut_mask = "8f1f";
defparam \inst34|seg_temp5[2]~3 .operation_mode = "normal";
defparam \inst34|seg_temp5[2]~3 .output_mode = "comb_only";
defparam \inst34|seg_temp5[2]~3 .register_cascade_mode = "off";
defparam \inst34|seg_temp5[2]~3 .sum_lutc_input = "datac";
defparam \inst34|seg_temp5[2]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N0
maxii_lcell \inst34|nums_temp[1]~3 (
// Equation(s):
// \inst34|nums_temp[1]~3_combout  = (\inst34|process_2~0_combout  & ((\inst30|Equal0~8_combout ) # ((!\inst34|nums_temp[1]~0_combout )))) # (!\inst34|process_2~0_combout  & (((!\inst34|seg_temp5[2]~3_combout ))))

	.clk(gnd),
	.dataa(\inst30|Equal0~8_combout ),
	.datab(\inst34|seg_temp5[2]~3_combout ),
	.datac(\inst34|process_2~0_combout ),
	.datad(\inst34|nums_temp[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|nums_temp[1]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|nums_temp[1]~3 .lut_mask = "a3f3";
defparam \inst34|nums_temp[1]~3 .operation_mode = "normal";
defparam \inst34|nums_temp[1]~3 .output_mode = "comb_only";
defparam \inst34|nums_temp[1]~3 .register_cascade_mode = "off";
defparam \inst34|nums_temp[1]~3 .sum_lutc_input = "datac";
defparam \inst34|nums_temp[1]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N4
maxii_lcell \inst34|nums_temp[4] (
// Equation(s):
// \inst34|nums_temp [4] = DFFEAS((\inst34|process_2~0_combout  & (!\inst30|Equal0~8_combout  & ((\inst34|Mux122~0 )))) # (!\inst34|process_2~0_combout  & (((\inst34|seg_temp1~9_combout )))), GLOBAL(\clock~combout ), VCC, , \inst34|nums_temp[1]~3_combout , , 
// , , )

	.clk(\clock~combout ),
	.dataa(\inst34|process_2~0_combout ),
	.datab(\inst30|Equal0~8_combout ),
	.datac(\inst34|seg_temp1~9_combout ),
	.datad(\inst34|Mux122~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|nums_temp[1]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|nums_temp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|nums_temp[4] .lut_mask = "7250";
defparam \inst34|nums_temp[4] .operation_mode = "normal";
defparam \inst34|nums_temp[4] .output_mode = "reg_only";
defparam \inst34|nums_temp[4] .register_cascade_mode = "off";
defparam \inst34|nums_temp[4] .sum_lutc_input = "datac";
defparam \inst34|nums_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \inst34|nums[4] (
// Equation(s):
// \inst34|nums [4] = DFFEAS((((!\inst34|nums_temp [4]))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|nums_temp [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|nums [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|nums[4] .lut_mask = "00ff";
defparam \inst34|nums[4] .operation_mode = "normal";
defparam \inst34|nums[4] .output_mode = "reg_only";
defparam \inst34|nums[4] .register_cascade_mode = "off";
defparam \inst34|nums[4] .sum_lutc_input = "datac";
defparam \inst34|nums[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N2
maxii_lcell \inst14|ys1[4] (
// Equation(s):
// \inst14|ys1 [4] = DFFEAS((((\inst14|cur_state [2] & \inst34|nums [4]))), GLOBAL(\clock~combout ), VCC, , \inst14|ys1[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|cur_state [2]),
	.datad(\inst34|nums [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|ys1[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|ys1 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|ys1[4] .lut_mask = "f000";
defparam \inst14|ys1[4] .operation_mode = "normal";
defparam \inst14|ys1[4] .output_mode = "reg_only";
defparam \inst14|ys1[4] .register_cascade_mode = "off";
defparam \inst14|ys1[4] .sum_lutc_input = "datac";
defparam \inst14|ys1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N0
maxii_lcell \inst34|seg_temp6[6]~16 (
// Equation(s):
// \inst34|seg_temp6[6]~16_combout  = (\inst34|C [1] & (((\inst34|C [2]))))

	.clk(gnd),
	.dataa(\inst34|C [1]),
	.datab(vcc),
	.datac(\inst34|C [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp6[6]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp6[6]~16 .lut_mask = "a0a0";
defparam \inst34|seg_temp6[6]~16 .operation_mode = "normal";
defparam \inst34|seg_temp6[6]~16 .output_mode = "comb_only";
defparam \inst34|seg_temp6[6]~16 .register_cascade_mode = "off";
defparam \inst34|seg_temp6[6]~16 .sum_lutc_input = "datac";
defparam \inst34|seg_temp6[6]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N2
maxii_lcell \inst34|nums_temp~1 (
// Equation(s):
// \inst34|nums_temp~1_combout  = ((!\inst30|Equal0~8_combout  & ((\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ) # (\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datac(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\inst30|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|nums_temp~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|nums_temp~1 .lut_mask = "00fc";
defparam \inst34|nums_temp~1 .operation_mode = "normal";
defparam \inst34|nums_temp~1 .output_mode = "comb_only";
defparam \inst34|nums_temp~1 .register_cascade_mode = "off";
defparam \inst34|nums_temp~1 .sum_lutc_input = "datac";
defparam \inst34|nums_temp~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N0
maxii_lcell \inst34|nums_temp[5] (
// Equation(s):
// \inst34|nums_temp [5] = DFFEAS((\inst34|process_2~0_combout  & (\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\inst34|nums_temp~1_combout )))) # (!\inst34|process_2~0_combout  & (((\inst34|seg_temp6[6]~16_combout 
// )))), GLOBAL(\clock~combout ), VCC, , \inst34|nums_temp[1]~3_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|process_2~0_combout ),
	.datab(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(\inst34|seg_temp6[6]~16_combout ),
	.datad(\inst34|nums_temp~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|nums_temp[1]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|nums_temp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|nums_temp[5] .lut_mask = "d850";
defparam \inst34|nums_temp[5] .operation_mode = "normal";
defparam \inst34|nums_temp[5] .output_mode = "reg_only";
defparam \inst34|nums_temp[5] .register_cascade_mode = "off";
defparam \inst34|nums_temp[5] .sum_lutc_input = "datac";
defparam \inst34|nums_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \inst34|nums[5] (
// Equation(s):
// \inst34|nums [5] = DFFEAS((((!\inst34|nums_temp [5]))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|nums_temp [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|nums [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|nums[5] .lut_mask = "00ff";
defparam \inst34|nums[5] .operation_mode = "normal";
defparam \inst34|nums[5] .output_mode = "reg_only";
defparam \inst34|nums[5] .register_cascade_mode = "off";
defparam \inst34|nums[5] .sum_lutc_input = "datac";
defparam \inst34|nums[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N4
maxii_lcell \inst14|ys1[5] (
// Equation(s):
// \inst14|ys1 [5] = DFFEAS(((\inst14|cur_state [2] & ((\inst34|nums [5])))), GLOBAL(\clock~combout ), VCC, , \inst14|ys1[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst14|cur_state [2]),
	.datac(vcc),
	.datad(\inst34|nums [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|ys1[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|ys1 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|ys1[5] .lut_mask = "cc00";
defparam \inst14|ys1[5] .operation_mode = "normal";
defparam \inst14|ys1[5] .output_mode = "reg_only";
defparam \inst14|ys1[5] .register_cascade_mode = "off";
defparam \inst14|ys1[5] .sum_lutc_input = "datac";
defparam \inst14|ys1[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N8
maxii_lcell \inst14|process_6~2 (
// Equation(s):
// \inst14|process_6~2_combout  = (\inst14|ys1 [4] & (\inst34|nums [4] & (\inst14|ys1 [5] $ (!\inst34|nums [5])))) # (!\inst14|ys1 [4] & (!\inst34|nums [4] & (\inst14|ys1 [5] $ (!\inst34|nums [5]))))

	.clk(gnd),
	.dataa(\inst14|ys1 [4]),
	.datab(\inst34|nums [4]),
	.datac(\inst14|ys1 [5]),
	.datad(\inst34|nums [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|process_6~2 .lut_mask = "9009";
defparam \inst14|process_6~2 .operation_mode = "normal";
defparam \inst14|process_6~2 .output_mode = "comb_only";
defparam \inst14|process_6~2 .register_cascade_mode = "off";
defparam \inst14|process_6~2 .sum_lutc_input = "datac";
defparam \inst14|process_6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N1
maxii_lcell \inst14|ys1[2] (
// Equation(s):
// \inst14|ys1 [2] = DFFEAS(((\inst14|cur_state [2] & ((\inst34|nums [2])))), GLOBAL(\clock~combout ), VCC, , \inst14|ys1[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst14|cur_state [2]),
	.datac(vcc),
	.datad(\inst34|nums [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|ys1[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|ys1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|ys1[2] .lut_mask = "cc00";
defparam \inst14|ys1[2] .operation_mode = "normal";
defparam \inst14|ys1[2] .output_mode = "reg_only";
defparam \inst14|ys1[2] .register_cascade_mode = "off";
defparam \inst14|ys1[2] .sum_lutc_input = "datac";
defparam \inst14|ys1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N9
maxii_lcell \inst34|seg_temp5~2 (
// Equation(s):
// \inst34|seg_temp5~2_combout  = (\inst34|C [0] & (((\inst34|C [1]) # (!\inst34|C [2])))) # (!\inst34|C [0] & (((\inst34|C [2]) # (!\inst34|C [1]))))

	.clk(gnd),
	.dataa(\inst34|C [0]),
	.datab(vcc),
	.datac(\inst34|C [2]),
	.datad(\inst34|C [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp5~2 .lut_mask = "fa5f";
defparam \inst34|seg_temp5~2 .operation_mode = "normal";
defparam \inst34|seg_temp5~2 .output_mode = "comb_only";
defparam \inst34|seg_temp5~2 .register_cascade_mode = "off";
defparam \inst34|seg_temp5~2 .sum_lutc_input = "datac";
defparam \inst34|seg_temp5~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N2
maxii_lcell \inst34|Mux123~0 (
// Equation(s):
// \inst34|Mux123~0_combout  = ((\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ) # (\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  $ 
// (!\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datab(vcc),
	.datac(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux123~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux123~0 .lut_mask = "faf5";
defparam \inst34|Mux123~0 .operation_mode = "normal";
defparam \inst34|Mux123~0 .output_mode = "comb_only";
defparam \inst34|Mux123~0 .register_cascade_mode = "off";
defparam \inst34|Mux123~0 .sum_lutc_input = "datac";
defparam \inst34|Mux123~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N3
maxii_lcell \inst34|nums_temp[3] (
// Equation(s):
// \inst34|nums_temp [3] = DFFEAS((\inst34|process_2~0_combout  & (!\inst30|Equal0~8_combout  & ((!\inst34|Mux123~0_combout )))) # (!\inst34|process_2~0_combout  & (((!\inst34|seg_temp5~2_combout )))), GLOBAL(\clock~combout ), VCC, , 
// \inst34|nums_temp[1]~3_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst30|Equal0~8_combout ),
	.datab(\inst34|seg_temp5~2_combout ),
	.datac(\inst34|process_2~0_combout ),
	.datad(\inst34|Mux123~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|nums_temp[1]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|nums_temp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|nums_temp[3] .lut_mask = "0353";
defparam \inst34|nums_temp[3] .operation_mode = "normal";
defparam \inst34|nums_temp[3] .output_mode = "reg_only";
defparam \inst34|nums_temp[3] .register_cascade_mode = "off";
defparam \inst34|nums_temp[3] .sum_lutc_input = "datac";
defparam \inst34|nums_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N9
maxii_lcell \inst34|nums[3] (
// Equation(s):
// \inst34|nums [3] = DFFEAS((((!\inst34|nums_temp [3]))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|nums_temp [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|nums [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|nums[3] .lut_mask = "00ff";
defparam \inst34|nums[3] .operation_mode = "normal";
defparam \inst34|nums[3] .output_mode = "reg_only";
defparam \inst34|nums[3] .register_cascade_mode = "off";
defparam \inst34|nums[3] .sum_lutc_input = "datac";
defparam \inst34|nums[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N7
maxii_lcell \inst14|ys1[3] (
// Equation(s):
// \inst14|ys1 [3] = DFFEAS((\inst34|nums [3] & (((\inst14|cur_state [2])))), GLOBAL(\clock~combout ), VCC, , \inst14|ys1[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|nums [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst14|cur_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|ys1[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|ys1 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|ys1[3] .lut_mask = "aa00";
defparam \inst14|ys1[3] .operation_mode = "normal";
defparam \inst14|ys1[3] .output_mode = "reg_only";
defparam \inst14|ys1[3] .register_cascade_mode = "off";
defparam \inst14|ys1[3] .sum_lutc_input = "datac";
defparam \inst14|ys1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N5
maxii_lcell \inst14|process_6~1 (
// Equation(s):
// \inst14|process_6~1_combout  = (\inst34|nums [2] & (\inst14|ys1 [2] & (\inst14|ys1 [3] $ (!\inst34|nums [3])))) # (!\inst34|nums [2] & (!\inst14|ys1 [2] & (\inst14|ys1 [3] $ (!\inst34|nums [3]))))

	.clk(gnd),
	.dataa(\inst34|nums [2]),
	.datab(\inst14|ys1 [2]),
	.datac(\inst14|ys1 [3]),
	.datad(\inst34|nums [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|process_6~1 .lut_mask = "9009";
defparam \inst14|process_6~1 .operation_mode = "normal";
defparam \inst14|process_6~1 .output_mode = "comb_only";
defparam \inst14|process_6~1 .register_cascade_mode = "off";
defparam \inst14|process_6~1 .sum_lutc_input = "datac";
defparam \inst14|process_6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell \inst34|seg_temp1~11 (
// Equation(s):
// \inst34|seg_temp1~11_combout  = (\inst34|C [2] & ((\inst34|C [0]) # ((\inst34|C [1])))) # (!\inst34|C [2] & (((!\inst34|C [1]))))

	.clk(gnd),
	.dataa(\inst34|C [2]),
	.datab(\inst34|C [0]),
	.datac(vcc),
	.datad(\inst34|C [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp1~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp1~11 .lut_mask = "aadd";
defparam \inst34|seg_temp1~11 .operation_mode = "normal";
defparam \inst34|seg_temp1~11 .output_mode = "comb_only";
defparam \inst34|seg_temp1~11 .register_cascade_mode = "off";
defparam \inst34|seg_temp1~11 .sum_lutc_input = "datac";
defparam \inst34|seg_temp1~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N1
maxii_lcell \inst34|nums_temp[1] (
// Equation(s):
// \inst34|nums_temp [1] = DFFEAS((\inst34|process_2~0_combout  & (!\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\inst34|nums_temp~1_combout )))) # (!\inst34|process_2~0_combout  & (((!\inst34|seg_temp1~11_combout 
// )))), GLOBAL(\clock~combout ), VCC, , \inst34|nums_temp[1]~3_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|process_2~0_combout ),
	.datab(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(\inst34|seg_temp1~11_combout ),
	.datad(\inst34|nums_temp~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|nums_temp[1]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|nums_temp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|nums_temp[1] .lut_mask = "2705";
defparam \inst34|nums_temp[1] .operation_mode = "normal";
defparam \inst34|nums_temp[1] .output_mode = "reg_only";
defparam \inst34|nums_temp[1] .register_cascade_mode = "off";
defparam \inst34|nums_temp[1] .sum_lutc_input = "datac";
defparam \inst34|nums_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \inst34|nums[1] (
// Equation(s):
// \inst34|nums [1] = DFFEAS((((!\inst34|nums_temp [1]))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|nums_temp [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|nums [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|nums[1] .lut_mask = "00ff";
defparam \inst34|nums[1] .operation_mode = "normal";
defparam \inst34|nums[1] .output_mode = "reg_only";
defparam \inst34|nums[1] .register_cascade_mode = "off";
defparam \inst34|nums[1] .sum_lutc_input = "datac";
defparam \inst34|nums[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N0
maxii_lcell \inst14|ys1[1] (
// Equation(s):
// \inst14|ys1 [1] = DFFEAS((\inst34|nums [1] & (((\inst14|cur_state [2])))), GLOBAL(\clock~combout ), VCC, , \inst14|ys1[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|nums [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst14|cur_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|ys1[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|ys1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|ys1[1] .lut_mask = "aa00";
defparam \inst14|ys1[1] .operation_mode = "normal";
defparam \inst14|ys1[1] .output_mode = "reg_only";
defparam \inst14|ys1[1] .register_cascade_mode = "off";
defparam \inst14|ys1[1] .sum_lutc_input = "datac";
defparam \inst14|ys1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N6
maxii_lcell \inst34|Mux39~0 (
// Equation(s):
// \inst34|Mux39~0_combout  = (\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\inst34|nums_temp [0]) # ((!\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ) # 
// (!\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )))) # (!\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & 
// (((\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\inst34|nums_temp [0]),
	.datab(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datac(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux39~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux39~0 .lut_mask = "bfcc";
defparam \inst34|Mux39~0 .operation_mode = "normal";
defparam \inst34|Mux39~0 .output_mode = "comb_only";
defparam \inst34|Mux39~0 .register_cascade_mode = "off";
defparam \inst34|Mux39~0 .sum_lutc_input = "datac";
defparam \inst34|Mux39~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N7
maxii_lcell \inst34|Mux39~1 (
// Equation(s):
// \inst34|Mux39~1_combout  = ((!\inst30|Equal0~8_combout  & ((\inst34|Mux39~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst30|Equal0~8_combout ),
	.datac(vcc),
	.datad(\inst34|Mux39~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux39~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux39~1 .lut_mask = "3300";
defparam \inst34|Mux39~1 .operation_mode = "normal";
defparam \inst34|Mux39~1 .output_mode = "comb_only";
defparam \inst34|Mux39~1 .register_cascade_mode = "off";
defparam \inst34|Mux39~1 .sum_lutc_input = "datac";
defparam \inst34|Mux39~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N8
maxii_lcell \inst34|Mux25~0 (
// Equation(s):
// \inst34|Mux25~0_combout  = (\inst34|nums_temp [0] & ((\inst34|C [2]) # (\inst34|C [0] $ (!\inst34|C [1])))) # (!\inst34|nums_temp [0] & (\inst34|C [2] $ (((\inst34|C [0] & \inst34|C [1])))))

	.clk(gnd),
	.dataa(\inst34|C [0]),
	.datab(\inst34|C [2]),
	.datac(\inst34|nums_temp [0]),
	.datad(\inst34|C [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux25~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux25~0 .lut_mask = "e6dc";
defparam \inst34|Mux25~0 .operation_mode = "normal";
defparam \inst34|Mux25~0 .output_mode = "comb_only";
defparam \inst34|Mux25~0 .register_cascade_mode = "off";
defparam \inst34|Mux25~0 .sum_lutc_input = "datac";
defparam \inst34|Mux25~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N5
maxii_lcell \inst34|nums_temp[0] (
// Equation(s):
// \inst34|nums_temp [0] = DFFEAS((\inst34|seg_temp6[6]~15_combout  & (((\inst34|Mux25~0_combout )))) # (!\inst34|seg_temp6[6]~15_combout  & (\inst34|nums_temp [0])), GLOBAL(\clock~combout ), VCC, , , \inst34|Mux39~1_combout , , , \inst34|process_2~0_combout 
// )

	.clk(\clock~combout ),
	.dataa(\inst34|nums_temp [0]),
	.datab(\inst34|seg_temp6[6]~15_combout ),
	.datac(\inst34|Mux39~1_combout ),
	.datad(\inst34|Mux25~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst34|process_2~0_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|nums_temp [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|nums_temp[0] .lut_mask = "ee22";
defparam \inst34|nums_temp[0] .operation_mode = "normal";
defparam \inst34|nums_temp[0] .output_mode = "reg_only";
defparam \inst34|nums_temp[0] .register_cascade_mode = "off";
defparam \inst34|nums_temp[0] .sum_lutc_input = "datac";
defparam \inst34|nums_temp[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N2
maxii_lcell \inst34|nums[0] (
// Equation(s):
// \inst14|process_6~0  = (\inst14|ys1 [0] & (M1_nums[0] & (\inst14|ys1 [1] $ (!\inst34|nums [1])))) # (!\inst14|ys1 [0] & (!M1_nums[0] & (\inst14|ys1 [1] $ (!\inst34|nums [1]))))
// \inst34|nums [0] = DFFEAS(\inst14|process_6~0 , GLOBAL(\clock~combout ), VCC, , , \inst34|nums_temp [0], , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|ys1 [0]),
	.datab(\inst14|ys1 [1]),
	.datac(\inst34|nums_temp [0]),
	.datad(\inst34|nums [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~0 ),
	.regout(\inst34|nums [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|nums[0] .lut_mask = "8421";
defparam \inst34|nums[0] .operation_mode = "normal";
defparam \inst34|nums[0] .output_mode = "reg_and_comb";
defparam \inst34|nums[0] .register_cascade_mode = "off";
defparam \inst34|nums[0] .sum_lutc_input = "qfbk";
defparam \inst34|nums[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N6
maxii_lcell \inst14|ys1[0] (
// Equation(s):
// \inst14|ys1 [0] = DFFEAS((((\inst34|nums [0] & \inst14|cur_state [2]))), GLOBAL(\clock~combout ), VCC, , \inst14|ys1[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|nums [0]),
	.datad(\inst14|cur_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|ys1[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|ys1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|ys1[0] .lut_mask = "f000";
defparam \inst14|ys1[0] .operation_mode = "normal";
defparam \inst14|ys1[0] .output_mode = "reg_only";
defparam \inst14|ys1[0] .register_cascade_mode = "off";
defparam \inst14|ys1[0] .sum_lutc_input = "datac";
defparam \inst14|ys1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N3
maxii_lcell \inst14|process_6~4 (
// Equation(s):
// \inst14|process_6~4_combout  = (\inst14|process_6~2_combout  & (\inst14|process_6~3  & (\inst14|process_6~1_combout  & \inst14|process_6~0 )))

	.clk(gnd),
	.dataa(\inst14|process_6~2_combout ),
	.datab(\inst14|process_6~3 ),
	.datac(\inst14|process_6~1_combout ),
	.datad(\inst14|process_6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|process_6~4 .lut_mask = "8000";
defparam \inst14|process_6~4 .operation_mode = "normal";
defparam \inst14|process_6~4 .output_mode = "comb_only";
defparam \inst14|process_6~4 .register_cascade_mode = "off";
defparam \inst14|process_6~4 .sum_lutc_input = "datac";
defparam \inst14|process_6~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxii_lcell \inst14|Mux93~0 (
// Equation(s):
// \inst14|Mux93~0_combout  = (\inst34|nums [2] & (((\inst14|cur_state [3]))))

	.clk(gnd),
	.dataa(\inst34|nums [2]),
	.datab(vcc),
	.datac(\inst14|cur_state [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux93~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux93~0 .lut_mask = "a0a0";
defparam \inst14|Mux93~0 .operation_mode = "normal";
defparam \inst14|Mux93~0 .output_mode = "comb_only";
defparam \inst14|Mux93~0 .register_cascade_mode = "off";
defparam \inst14|Mux93~0 .sum_lutc_input = "datac";
defparam \inst14|Mux93~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N5
maxii_lcell \inst14|gs2[1]~0 (
// Equation(s):
// \inst14|gs2[1]~0_combout  = (!\inst14|cur_state [2] & ((\inst14|cur_state [1] & (\inst14|cur_state [0] & \inst14|cur_state [3])) # (!\inst14|cur_state [1] & (!\inst14|cur_state [0] & !\inst14|cur_state [3]))))

	.clk(gnd),
	.dataa(\inst14|cur_state [1]),
	.datab(\inst14|cur_state [0]),
	.datac(\inst14|cur_state [3]),
	.datad(\inst14|cur_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|gs2[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gs2[1]~0 .lut_mask = "0081";
defparam \inst14|gs2[1]~0 .operation_mode = "normal";
defparam \inst14|gs2[1]~0 .output_mode = "comb_only";
defparam \inst14|gs2[1]~0 .register_cascade_mode = "off";
defparam \inst14|gs2[1]~0 .sum_lutc_input = "datac";
defparam \inst14|gs2[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxii_lcell \inst14|gs2[3] (
// Equation(s):
// \inst14|Mux92~0  = ((\inst14|cur_state [3] & ((\inst34|nums [3]))))
// \inst14|gs2 [3] = DFFEAS(\inst14|Mux92~0 , GLOBAL(\clock~combout ), VCC, , \inst14|gs2[1]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst14|cur_state [3]),
	.datac(vcc),
	.datad(\inst34|nums [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|gs2[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux92~0 ),
	.regout(\inst14|gs2 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gs2[3] .lut_mask = "cc00";
defparam \inst14|gs2[3] .operation_mode = "normal";
defparam \inst14|gs2[3] .output_mode = "reg_and_comb";
defparam \inst14|gs2[3] .register_cascade_mode = "off";
defparam \inst14|gs2[3] .sum_lutc_input = "datac";
defparam \inst14|gs2[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \inst14|Mux94~0 (
// Equation(s):
// \inst14|Mux94~0_combout  = (((\inst14|cur_state [3] & \inst34|nums [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|cur_state [3]),
	.datad(\inst34|nums [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux94~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux94~0 .lut_mask = "f000";
defparam \inst14|Mux94~0 .operation_mode = "normal";
defparam \inst14|Mux94~0 .output_mode = "comb_only";
defparam \inst14|Mux94~0 .register_cascade_mode = "off";
defparam \inst14|Mux94~0 .sum_lutc_input = "datac";
defparam \inst14|Mux94~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N6
maxii_lcell \inst14|ys2[1] (
// Equation(s):
// \inst14|process_6~5  = (\inst14|ys2 [0] & (\inst34|nums [0] & (\inst34|nums [1] $ (!D1_ys2[1])))) # (!\inst14|ys2 [0] & (!\inst34|nums [0] & (\inst34|nums [1] $ (!D1_ys2[1]))))
// \inst14|ys2 [1] = DFFEAS(\inst14|process_6~5 , GLOBAL(\clock~combout ), VCC, , \inst14|ys2[3]~0_combout , \inst14|Mux94~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|ys2 [0]),
	.datab(\inst34|nums [1]),
	.datac(\inst14|Mux94~0_combout ),
	.datad(\inst34|nums [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|ys2[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~5 ),
	.regout(\inst14|ys2 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|ys2[1] .lut_mask = "8241";
defparam \inst14|ys2[1] .operation_mode = "normal";
defparam \inst14|ys2[1] .output_mode = "reg_and_comb";
defparam \inst14|ys2[1] .register_cascade_mode = "off";
defparam \inst14|ys2[1] .sum_lutc_input = "qfbk";
defparam \inst14|ys2[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N1
maxii_lcell \inst14|ys2[3] (
// Equation(s):
// \inst46|Mux0~1  = (\inst14|ys2 [0] & (D1_ys2[3] & ((\inst14|ys2 [2]) # (\inst14|ys2 [1]))))
// \inst14|ys2 [3] = DFFEAS(\inst46|Mux0~1 , GLOBAL(\clock~combout ), VCC, , \inst14|ys2[3]~0_combout , \inst14|Mux92~0 , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|ys2 [0]),
	.datab(\inst14|ys2 [2]),
	.datac(\inst14|Mux92~0 ),
	.datad(\inst14|ys2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|ys2[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst46|Mux0~1 ),
	.regout(\inst14|ys2 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|ys2[3] .lut_mask = "a080";
defparam \inst14|ys2[3] .operation_mode = "normal";
defparam \inst14|ys2[3] .output_mode = "reg_and_comb";
defparam \inst14|ys2[3] .register_cascade_mode = "off";
defparam \inst14|ys2[3] .sum_lutc_input = "qfbk";
defparam \inst14|ys2[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxii_lcell \inst14|ys2[2] (
// Equation(s):
// \inst14|process_6~6  = (\inst34|nums [2] & (D1_ys2[2] & (\inst34|nums [3] $ (!\inst14|ys2 [3])))) # (!\inst34|nums [2] & (!D1_ys2[2] & (\inst34|nums [3] $ (!\inst14|ys2 [3]))))
// \inst14|ys2 [2] = DFFEAS(\inst14|process_6~6 , GLOBAL(\clock~combout ), VCC, , \inst14|ys2[3]~0_combout , \inst14|Mux93~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst34|nums [2]),
	.datab(\inst34|nums [3]),
	.datac(\inst14|Mux93~0_combout ),
	.datad(\inst14|ys2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|ys2[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~6 ),
	.regout(\inst14|ys2 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|ys2[2] .lut_mask = "8421";
defparam \inst14|ys2[2] .operation_mode = "normal";
defparam \inst14|ys2[2] .output_mode = "reg_and_comb";
defparam \inst14|ys2[2] .register_cascade_mode = "off";
defparam \inst14|ys2[2] .sum_lutc_input = "qfbk";
defparam \inst14|ys2[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxii_lcell \inst14|gs2[0] (
// Equation(s):
// \inst14|Mux95~0  = ((\inst14|cur_state [3] & ((\inst34|nums [0]))))
// \inst14|gs2 [0] = DFFEAS(\inst14|Mux95~0 , GLOBAL(\clock~combout ), VCC, , \inst14|gs2[1]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst14|cur_state [3]),
	.datac(vcc),
	.datad(\inst34|nums [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|gs2[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux95~0 ),
	.regout(\inst14|gs2 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gs2[0] .lut_mask = "cc00";
defparam \inst14|gs2[0] .operation_mode = "normal";
defparam \inst14|gs2[0] .output_mode = "reg_and_comb";
defparam \inst14|gs2[0] .register_cascade_mode = "off";
defparam \inst14|gs2[0] .sum_lutc_input = "datac";
defparam \inst14|gs2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N8
maxii_lcell \inst14|ys2[0] (
// Equation(s):
// \inst46|Mux0~0  = (\inst14|ys2 [2] & (((!\inst14|ys2 [1])) # (!\inst14|ys2 [3]))) # (!\inst14|ys2 [2] & (D1_ys2[0] $ (((\inst14|ys2 [3]) # (\inst14|ys2 [1])))))
// \inst14|ys2 [0] = DFFEAS(\inst46|Mux0~0 , GLOBAL(\clock~combout ), VCC, , \inst14|ys2[3]~0_combout , \inst14|Mux95~0 , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|ys2 [2]),
	.datab(\inst14|ys2 [3]),
	.datac(\inst14|Mux95~0 ),
	.datad(\inst14|ys2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|ys2[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst46|Mux0~0 ),
	.regout(\inst14|ys2 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|ys2[0] .lut_mask = "27be";
defparam \inst14|ys2[0] .operation_mode = "normal";
defparam \inst14|ys2[0] .output_mode = "reg_and_comb";
defparam \inst14|ys2[0] .register_cascade_mode = "off";
defparam \inst14|ys2[0] .sum_lutc_input = "qfbk";
defparam \inst14|ys2[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N9
maxii_lcell \inst14|Mux90~0 (
// Equation(s):
// \inst14|Mux90~0_combout  = (\inst34|nums [5] & (((\inst14|cur_state [3]))))

	.clk(gnd),
	.dataa(\inst34|nums [5]),
	.datab(vcc),
	.datac(\inst14|cur_state [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux90~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux90~0 .lut_mask = "a0a0";
defparam \inst14|Mux90~0 .operation_mode = "normal";
defparam \inst14|Mux90~0 .output_mode = "comb_only";
defparam \inst14|Mux90~0 .register_cascade_mode = "off";
defparam \inst14|Mux90~0 .sum_lutc_input = "datac";
defparam \inst14|Mux90~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N7
maxii_lcell \inst14|ys2[5] (
// Equation(s):
// \inst14|process_6~7  = (\inst34|nums [5] & (D1_ys2[5] & (\inst14|ys2 [4] $ (!\inst34|nums [4])))) # (!\inst34|nums [5] & (!D1_ys2[5] & (\inst14|ys2 [4] $ (!\inst34|nums [4]))))
// \inst14|ys2 [5] = DFFEAS(\inst14|process_6~7 , GLOBAL(\clock~combout ), VCC, , \inst14|ys2[3]~0_combout , \inst14|Mux90~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst34|nums [5]),
	.datab(\inst14|ys2 [4]),
	.datac(\inst14|Mux90~0_combout ),
	.datad(\inst34|nums [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|ys2[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~7 ),
	.regout(\inst14|ys2 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|ys2[5] .lut_mask = "8421";
defparam \inst14|ys2[5] .operation_mode = "normal";
defparam \inst14|ys2[5] .output_mode = "reg_and_comb";
defparam \inst14|ys2[5] .register_cascade_mode = "off";
defparam \inst14|ys2[5] .sum_lutc_input = "qfbk";
defparam \inst14|ys2[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxii_lcell \inst14|gs2[4] (
// Equation(s):
// \inst14|Mux91~0  = ((\inst34|nums [4] & ((\inst14|cur_state [3]))))
// \inst14|gs2 [4] = DFFEAS(\inst14|Mux91~0 , GLOBAL(\clock~combout ), VCC, , \inst14|gs2[1]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst34|nums [4]),
	.datac(vcc),
	.datad(\inst14|cur_state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|gs2[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux91~0 ),
	.regout(\inst14|gs2 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gs2[4] .lut_mask = "cc00";
defparam \inst14|gs2[4] .operation_mode = "normal";
defparam \inst14|gs2[4] .output_mode = "reg_and_comb";
defparam \inst14|gs2[4] .register_cascade_mode = "off";
defparam \inst14|gs2[4] .sum_lutc_input = "datac";
defparam \inst14|gs2[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N0
maxii_lcell \inst14|ys2[4] (
// Equation(s):
// \inst46|Mux0~2  = (\inst46|Mux0~0  & (\inst14|ys2 [5] & (!D1_ys2[4] & \inst46|Mux0~1 ))) # (!\inst46|Mux0~0  & (D1_ys2[4] & ((\inst14|ys2 [5]) # (\inst46|Mux0~1 ))))
// \inst14|ys2 [4] = DFFEAS(\inst46|Mux0~2 , GLOBAL(\clock~combout ), VCC, , \inst14|ys2[3]~0_combout , \inst14|Mux91~0 , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst46|Mux0~0 ),
	.datab(\inst14|ys2 [5]),
	.datac(\inst14|Mux91~0 ),
	.datad(\inst46|Mux0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|ys2[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst46|Mux0~2 ),
	.regout(\inst14|ys2 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|ys2[4] .lut_mask = "5840";
defparam \inst14|ys2[4] .operation_mode = "normal";
defparam \inst14|ys2[4] .output_mode = "reg_and_comb";
defparam \inst14|ys2[4] .register_cascade_mode = "off";
defparam \inst14|ys2[4] .sum_lutc_input = "qfbk";
defparam \inst14|ys2[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxii_lcell \inst14|process_6~9 (
// Equation(s):
// \inst14|process_6~9_combout  = (\inst14|process_6~5  & (\inst14|process_6~7  & (\inst14|process_6~6  & \inst14|process_6~8 )))

	.clk(gnd),
	.dataa(\inst14|process_6~5 ),
	.datab(\inst14|process_6~7 ),
	.datac(\inst14|process_6~6 ),
	.datad(\inst14|process_6~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|process_6~9 .lut_mask = "8000";
defparam \inst14|process_6~9 .operation_mode = "normal";
defparam \inst14|process_6~9 .output_mode = "comb_only";
defparam \inst14|process_6~9 .register_cascade_mode = "off";
defparam \inst14|process_6~9 .sum_lutc_input = "datac";
defparam \inst14|process_6~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N9
maxii_lcell \inst14|process_6~16 (
// Equation(s):
// \inst14|process_6~16_combout  = (\inst14|process_6~12  & ((\inst14|process_6~9_combout ) # ((\inst14|process_6~15_combout  & \inst14|process_6~4_combout )))) # (!\inst14|process_6~12  & (\inst14|process_6~15_combout  & (\inst14|process_6~4_combout )))

	.clk(gnd),
	.dataa(\inst14|process_6~12 ),
	.datab(\inst14|process_6~15_combout ),
	.datac(\inst14|process_6~4_combout ),
	.datad(\inst14|process_6~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|process_6~16 .lut_mask = "eac0";
defparam \inst14|process_6~16 .operation_mode = "normal";
defparam \inst14|process_6~16 .output_mode = "comb_only";
defparam \inst14|process_6~16 .register_cascade_mode = "off";
defparam \inst14|process_6~16 .sum_lutc_input = "datac";
defparam \inst14|process_6~16 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn1~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn1~combout ),
	.padio(btn1));
// synopsys translate_off
defparam \btn1~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y8_N0
maxii_lcell \inst|resetmp3 (
// Equation(s):
// \inst|resetmp3~regout  = DFFEAS(GND, !GLOBAL(\inst4|clktmp~regout ), VCC, , , \btn1~combout , , , VCC)

	.clk(!\inst4|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\btn1~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|resetmp3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|resetmp3 .lut_mask = "0000";
defparam \inst|resetmp3 .operation_mode = "normal";
defparam \inst|resetmp3 .output_mode = "reg_only";
defparam \inst|resetmp3 .register_cascade_mode = "off";
defparam \inst|resetmp3 .sum_lutc_input = "datac";
defparam \inst|resetmp3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N8
maxii_lcell \inst|resetmp4 (
// Equation(s):
// \inst|bout1  = LCELL((\clock~combout  & (\inst|resetmp3~regout  & (!B1_resetmp4))))

	.clk(!\clock~combout ),
	.dataa(\clock~combout ),
	.datab(\inst|resetmp3~regout ),
	.datac(\inst|resetmp3~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|bout1 ),
	.regout(\inst|resetmp4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|resetmp4 .lut_mask = "0808";
defparam \inst|resetmp4 .operation_mode = "normal";
defparam \inst|resetmp4 .output_mode = "comb_only";
defparam \inst|resetmp4 .register_cascade_mode = "off";
defparam \inst|resetmp4 .sum_lutc_input = "qfbk";
defparam \inst|resetmp4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \inst14|count_b1[0] (
// Equation(s):
// \inst14|count_b1 [0] = DFFEAS((((!\inst14|count_b1 [0]))), \inst|bout1 , \inst14|count_b0 [0], , , , , , )

	.clk(\inst|bout1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst14|count_b1 [0]),
	.aclr(!\inst14|count_b0 [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|count_b1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_b1[0] .lut_mask = "00ff";
defparam \inst14|count_b1[0] .operation_mode = "normal";
defparam \inst14|count_b1[0] .output_mode = "reg_only";
defparam \inst14|count_b1[0] .register_cascade_mode = "off";
defparam \inst14|count_b1[0] .sum_lutc_input = "datac";
defparam \inst14|count_b1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \inst14|count_b1[1] (
// Equation(s):
// \inst14|Equal1~0  = (((!D1_count_b1[1] & \inst14|count_b1 [0])))
// \inst14|count_b1 [1] = DFFEAS(\inst14|Equal1~0 , \inst|bout1 , \inst14|count_b0 [0], , , , , , )

	.clk(\inst|bout1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst14|count_b1 [0]),
	.aclr(!\inst14|count_b0 [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Equal1~0 ),
	.regout(\inst14|count_b1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_b1[1] .lut_mask = "0f00";
defparam \inst14|count_b1[1] .operation_mode = "normal";
defparam \inst14|count_b1[1] .output_mode = "reg_and_comb";
defparam \inst14|count_b1[1] .register_cascade_mode = "off";
defparam \inst14|count_b1[1] .sum_lutc_input = "qfbk";
defparam \inst14|count_b1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \inst14|cur_state~2 (
// Equation(s):
// \inst14|cur_state~2_combout  = (!\inst14|count_b4 [0] & (\inst14|count_b4 [1] & ((\inst14|count_b5 [1]) # (!\inst14|count_b5 [0]))))

	.clk(gnd),
	.dataa(\inst14|count_b4 [0]),
	.datab(\inst14|count_b5 [1]),
	.datac(\inst14|count_b4 [1]),
	.datad(\inst14|count_b5 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|cur_state~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|cur_state~2 .lut_mask = "4050";
defparam \inst14|cur_state~2 .operation_mode = "normal";
defparam \inst14|cur_state~2 .output_mode = "comb_only";
defparam \inst14|cur_state~2 .register_cascade_mode = "off";
defparam \inst14|cur_state~2 .sum_lutc_input = "datac";
defparam \inst14|cur_state~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \inst14|Mux0~17 (
// Equation(s):
// \inst14|Mux0~17_combout  = (\inst14|cur_state [0] & (((\inst14|cur_state~2_combout )))) # (!\inst14|cur_state [0] & (\inst14|count_b1 [1] & ((!\inst14|count_b1 [0]))))

	.clk(gnd),
	.dataa(\inst14|count_b1 [1]),
	.datab(\inst14|cur_state~2_combout ),
	.datac(\inst14|cur_state [0]),
	.datad(\inst14|count_b1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux0~17 .lut_mask = "c0ca";
defparam \inst14|Mux0~17 .operation_mode = "normal";
defparam \inst14|Mux0~17 .output_mode = "comb_only";
defparam \inst14|Mux0~17 .register_cascade_mode = "off";
defparam \inst14|Mux0~17 .sum_lutc_input = "datac";
defparam \inst14|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \inst14|gs1[1]~0 (
// Equation(s):
// \inst14|gs1[1]~0_combout  = (!\inst14|cur_state [3] & (!\inst14|cur_state [2] & (\inst14|cur_state [1] $ (!\inst14|cur_state [0]))))

	.clk(gnd),
	.dataa(\inst14|cur_state [3]),
	.datab(\inst14|cur_state [1]),
	.datac(\inst14|cur_state [2]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|gs1[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gs1[1]~0 .lut_mask = "0401";
defparam \inst14|gs1[1]~0 .operation_mode = "normal";
defparam \inst14|gs1[1]~0 .output_mode = "comb_only";
defparam \inst14|gs1[1]~0 .register_cascade_mode = "off";
defparam \inst14|gs1[1]~0 .sum_lutc_input = "datac";
defparam \inst14|gs1[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxii_lcell \inst14|gb1[0] (
// Equation(s):
// \inst14|Mux60~0  = (((\inst14|cur_state [1] & \inst34|numb [0])))
// \inst14|gb1 [0] = DFFEAS(\inst14|Mux60~0 , GLOBAL(\clock~combout ), VCC, , \inst14|gs1[1]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|cur_state [1]),
	.datad(\inst34|numb [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|gs1[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux60~0 ),
	.regout(\inst14|gb1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gb1[0] .lut_mask = "f000";
defparam \inst14|gb1[0] .operation_mode = "normal";
defparam \inst14|gb1[0] .output_mode = "reg_and_comb";
defparam \inst14|gb1[0] .register_cascade_mode = "off";
defparam \inst14|gb1[0] .sum_lutc_input = "datac";
defparam \inst14|gb1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \inst14|Mux59~0 (
// Equation(s):
// \inst14|Mux59~0_combout  = (((\inst14|cur_state [1] & \inst34|numb [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|cur_state [1]),
	.datad(\inst34|numb [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux59~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux59~0 .lut_mask = "f000";
defparam \inst14|Mux59~0 .operation_mode = "normal";
defparam \inst14|Mux59~0 .output_mode = "comb_only";
defparam \inst14|Mux59~0 .register_cascade_mode = "off";
defparam \inst14|Mux59~0 .sum_lutc_input = "datac";
defparam \inst14|Mux59~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \inst14|gb1[1] (
// Equation(s):
// \inst14|process_6~20  = (\inst34|numb [1] & (D1_gb1[1] & (\inst14|gb1 [0] $ (!\inst34|numb [0])))) # (!\inst34|numb [1] & (!D1_gb1[1] & (\inst14|gb1 [0] $ (!\inst34|numb [0]))))
// \inst14|gb1 [1] = DFFEAS(\inst14|process_6~20 , GLOBAL(\clock~combout ), VCC, , \inst14|gs1[1]~0_combout , \inst14|Mux59~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst34|numb [1]),
	.datab(\inst14|gb1 [0]),
	.datac(\inst14|Mux59~0_combout ),
	.datad(\inst34|numb [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|gs1[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~20 ),
	.regout(\inst14|gb1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gb1[1] .lut_mask = "8421";
defparam \inst14|gb1[1] .operation_mode = "normal";
defparam \inst14|gb1[1] .output_mode = "reg_and_comb";
defparam \inst14|gb1[1] .register_cascade_mode = "off";
defparam \inst14|gb1[1] .sum_lutc_input = "qfbk";
defparam \inst14|gb1[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \inst14|gs1[4] (
// Equation(s):
// \inst14|Mux49~0  = (\inst14|cur_state [1] & (((\inst34|nums [4]))))
// \inst14|gs1 [4] = DFFEAS(\inst14|Mux49~0 , GLOBAL(\clock~combout ), VCC, , \inst14|gs1[1]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst14|cur_state [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|nums [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|gs1[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux49~0 ),
	.regout(\inst14|gs1 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gs1[4] .lut_mask = "aa00";
defparam \inst14|gs1[4] .operation_mode = "normal";
defparam \inst14|gs1[4] .output_mode = "reg_and_comb";
defparam \inst14|gs1[4] .register_cascade_mode = "off";
defparam \inst14|gs1[4] .sum_lutc_input = "datac";
defparam \inst14|gs1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \inst14|Mux48~0 (
// Equation(s):
// \inst14|Mux48~0_combout  = (((\inst14|cur_state [1] & \inst34|nums [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|cur_state [1]),
	.datad(\inst34|nums [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux48~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux48~0 .lut_mask = "f000";
defparam \inst14|Mux48~0 .operation_mode = "normal";
defparam \inst14|Mux48~0 .output_mode = "comb_only";
defparam \inst14|Mux48~0 .register_cascade_mode = "off";
defparam \inst14|Mux48~0 .sum_lutc_input = "datac";
defparam \inst14|Mux48~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \inst14|gs1[5] (
// Equation(s):
// \inst14|process_6~19  = (\inst34|nums [4] & (\inst14|gs1 [4] & (D1_gs1[5] $ (!\inst34|nums [5])))) # (!\inst34|nums [4] & (!\inst14|gs1 [4] & (D1_gs1[5] $ (!\inst34|nums [5]))))
// \inst14|gs1 [5] = DFFEAS(\inst14|process_6~19 , GLOBAL(\clock~combout ), VCC, , \inst14|gs1[1]~0_combout , \inst14|Mux48~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst34|nums [4]),
	.datab(\inst14|gs1 [4]),
	.datac(\inst14|Mux48~0_combout ),
	.datad(\inst34|nums [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|gs1[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~19 ),
	.regout(\inst14|gs1 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gs1[5] .lut_mask = "9009";
defparam \inst14|gs1[5] .operation_mode = "normal";
defparam \inst14|gs1[5] .output_mode = "reg_and_comb";
defparam \inst14|gs1[5] .register_cascade_mode = "off";
defparam \inst14|gs1[5] .sum_lutc_input = "qfbk";
defparam \inst14|gs1[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \inst14|gs1[3] (
// Equation(s):
// \inst14|Mux50~0  = (((\inst14|cur_state [1] & \inst34|nums [3])))
// \inst14|gs1 [3] = DFFEAS(\inst14|Mux50~0 , GLOBAL(\clock~combout ), VCC, , \inst14|gs1[1]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|cur_state [1]),
	.datad(\inst34|nums [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|gs1[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux50~0 ),
	.regout(\inst14|gs1 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gs1[3] .lut_mask = "f000";
defparam \inst14|gs1[3] .operation_mode = "normal";
defparam \inst14|gs1[3] .output_mode = "reg_and_comb";
defparam \inst14|gs1[3] .register_cascade_mode = "off";
defparam \inst14|gs1[3] .sum_lutc_input = "datac";
defparam \inst14|gs1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \inst14|Mux51~0 (
// Equation(s):
// \inst14|Mux51~0_combout  = (((\inst14|cur_state [1] & \inst34|nums [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|cur_state [1]),
	.datad(\inst34|nums [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux51~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux51~0 .lut_mask = "f000";
defparam \inst14|Mux51~0 .operation_mode = "normal";
defparam \inst14|Mux51~0 .output_mode = "comb_only";
defparam \inst14|Mux51~0 .register_cascade_mode = "off";
defparam \inst14|Mux51~0 .sum_lutc_input = "datac";
defparam \inst14|Mux51~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \inst14|gs1[2] (
// Equation(s):
// \inst14|process_6~18  = (\inst34|nums [3] & (\inst14|gs1 [3] & (D1_gs1[2] $ (!\inst34|nums [2])))) # (!\inst34|nums [3] & (!\inst14|gs1 [3] & (D1_gs1[2] $ (!\inst34|nums [2]))))
// \inst14|gs1 [2] = DFFEAS(\inst14|process_6~18 , GLOBAL(\clock~combout ), VCC, , \inst14|gs1[1]~0_combout , \inst14|Mux51~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst34|nums [3]),
	.datab(\inst14|gs1 [3]),
	.datac(\inst14|Mux51~0_combout ),
	.datad(\inst34|nums [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|gs1[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~18 ),
	.regout(\inst14|gs1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gs1[2] .lut_mask = "9009";
defparam \inst14|gs1[2] .operation_mode = "normal";
defparam \inst14|gs1[2] .output_mode = "reg_and_comb";
defparam \inst14|gs1[2] .register_cascade_mode = "off";
defparam \inst14|gs1[2] .sum_lutc_input = "qfbk";
defparam \inst14|gs1[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \inst14|gs1[0] (
// Equation(s):
// \inst14|Mux53~0  = (((\inst34|nums [0] & \inst14|cur_state [1])))
// \inst14|gs1 [0] = DFFEAS(\inst14|Mux53~0 , GLOBAL(\clock~combout ), VCC, , \inst14|gs1[1]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|nums [0]),
	.datad(\inst14|cur_state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|gs1[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux53~0 ),
	.regout(\inst14|gs1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gs1[0] .lut_mask = "f000";
defparam \inst14|gs1[0] .operation_mode = "normal";
defparam \inst14|gs1[0] .output_mode = "reg_and_comb";
defparam \inst14|gs1[0] .register_cascade_mode = "off";
defparam \inst14|gs1[0] .sum_lutc_input = "datac";
defparam \inst14|gs1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \inst14|Mux52~0 (
// Equation(s):
// \inst14|Mux52~0_combout  = ((\inst34|nums [1] & ((\inst14|cur_state [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|nums [1]),
	.datac(vcc),
	.datad(\inst14|cur_state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux52~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux52~0 .lut_mask = "cc00";
defparam \inst14|Mux52~0 .operation_mode = "normal";
defparam \inst14|Mux52~0 .output_mode = "comb_only";
defparam \inst14|Mux52~0 .register_cascade_mode = "off";
defparam \inst14|Mux52~0 .sum_lutc_input = "datac";
defparam \inst14|Mux52~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \inst14|gs1[1] (
// Equation(s):
// \inst14|process_6~17  = (\inst34|nums [1] & (D1_gs1[1] & (\inst14|gs1 [0] $ (!\inst34|nums [0])))) # (!\inst34|nums [1] & (!D1_gs1[1] & (\inst14|gs1 [0] $ (!\inst34|nums [0]))))
// \inst14|gs1 [1] = DFFEAS(\inst14|process_6~17 , GLOBAL(\clock~combout ), VCC, , \inst14|gs1[1]~0_combout , \inst14|Mux52~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst34|nums [1]),
	.datab(\inst14|gs1 [0]),
	.datac(\inst14|Mux52~0_combout ),
	.datad(\inst34|nums [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|gs1[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~17 ),
	.regout(\inst14|gs1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gs1[1] .lut_mask = "8421";
defparam \inst14|gs1[1] .operation_mode = "normal";
defparam \inst14|gs1[1] .output_mode = "reg_and_comb";
defparam \inst14|gs1[1] .register_cascade_mode = "off";
defparam \inst14|gs1[1] .sum_lutc_input = "qfbk";
defparam \inst14|gs1[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \inst14|process_6~21 (
// Equation(s):
// \inst14|process_6~21_combout  = (\inst14|process_6~20  & (\inst14|process_6~19  & (\inst14|process_6~18  & \inst14|process_6~17 )))

	.clk(gnd),
	.dataa(\inst14|process_6~20 ),
	.datab(\inst14|process_6~19 ),
	.datac(\inst14|process_6~18 ),
	.datad(\inst14|process_6~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|process_6~21 .lut_mask = "8000";
defparam \inst14|process_6~21 .operation_mode = "normal";
defparam \inst14|process_6~21 .output_mode = "comb_only";
defparam \inst14|process_6~21 .register_cascade_mode = "off";
defparam \inst14|process_6~21 .sum_lutc_input = "datac";
defparam \inst14|process_6~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N7
maxii_lcell \inst14|gb2[5] (
// Equation(s):
// \inst14|process_6~28  = (\inst34|numb [4] & (\inst14|gb2 [4] & (D1_gb2[5] $ (!\inst34|numb [5])))) # (!\inst34|numb [4] & (!\inst14|gb2 [4] & (D1_gb2[5] $ (!\inst34|numb [5]))))
// \inst14|gb2 [5] = DFFEAS(\inst14|process_6~28 , GLOBAL(\clock~combout ), VCC, , \inst14|gs2[1]~0_combout , \inst14|Mux69~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst34|numb [4]),
	.datab(\inst14|gb2 [4]),
	.datac(\inst14|Mux69~0_combout ),
	.datad(\inst34|numb [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|gs2[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~28 ),
	.regout(\inst14|gb2 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gb2[5] .lut_mask = "9009";
defparam \inst14|gb2[5] .operation_mode = "normal";
defparam \inst14|gb2[5] .output_mode = "reg_and_comb";
defparam \inst14|gb2[5] .register_cascade_mode = "off";
defparam \inst14|gb2[5] .sum_lutc_input = "qfbk";
defparam \inst14|gb2[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N8
maxii_lcell \inst14|gb2[2] (
// Equation(s):
// \inst14|process_6~27  = (\inst34|numb [3] & (\inst14|gb2 [3] & (D1_gb2[2] $ (!\inst34|numb [2])))) # (!\inst34|numb [3] & (!\inst14|gb2 [3] & (D1_gb2[2] $ (!\inst34|numb [2]))))
// \inst14|gb2 [2] = DFFEAS(\inst14|process_6~27 , GLOBAL(\clock~combout ), VCC, , \inst14|gs2[1]~0_combout , \inst14|Mux72~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst34|numb [3]),
	.datab(\inst14|gb2 [3]),
	.datac(\inst14|Mux72~0_combout ),
	.datad(\inst34|numb [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|gs2[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~27 ),
	.regout(\inst14|gb2 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gb2[2] .lut_mask = "9009";
defparam \inst14|gb2[2] .operation_mode = "normal";
defparam \inst14|gb2[2] .output_mode = "reg_and_comb";
defparam \inst14|gb2[2] .register_cascade_mode = "off";
defparam \inst14|gb2[2] .sum_lutc_input = "qfbk";
defparam \inst14|gb2[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N3
maxii_lcell \inst14|gb2[3] (
// Equation(s):
// \inst43|Mux0~0  = (D1_gb2[3]) # ((\inst14|gb2 [2]) # (\inst14|gb2 [0] $ (\inst14|gb2 [1])))
// \inst14|gb2 [3] = DFFEAS(\inst43|Mux0~0 , GLOBAL(\clock~combout ), VCC, , \inst14|gs2[1]~0_combout , \inst14|Mux71~0 , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|gb2 [0]),
	.datab(\inst14|gb2 [1]),
	.datac(\inst14|Mux71~0 ),
	.datad(\inst14|gb2 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|gs2[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst43|Mux0~0 ),
	.regout(\inst14|gb2 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gb2[3] .lut_mask = "fff6";
defparam \inst14|gb2[3] .operation_mode = "normal";
defparam \inst14|gb2[3] .output_mode = "reg_and_comb";
defparam \inst14|gb2[3] .register_cascade_mode = "off";
defparam \inst14|gb2[3] .sum_lutc_input = "qfbk";
defparam \inst14|gb2[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N9
maxii_lcell \inst14|gb2[6] (
// Equation(s):
// \inst14|process_6~29  = (\inst14|process_6~28  & (\inst14|process_6~27  & (\inst34|numb [6] $ (!D1_gb2[6]))))
// \inst14|gb2 [6] = DFFEAS(\inst14|process_6~29 , GLOBAL(\clock~combout ), VCC, , \inst14|gs2[1]~0_combout , \inst14|Mux68~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst34|numb [6]),
	.datab(\inst14|process_6~28 ),
	.datac(\inst14|Mux68~0_combout ),
	.datad(\inst14|process_6~27 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|gs2[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~29 ),
	.regout(\inst14|gb2 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gb2[6] .lut_mask = "8400";
defparam \inst14|gb2[6] .operation_mode = "normal";
defparam \inst14|gb2[6] .output_mode = "reg_and_comb";
defparam \inst14|gb2[6] .register_cascade_mode = "off";
defparam \inst14|gb2[6] .sum_lutc_input = "qfbk";
defparam \inst14|gb2[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N6
maxii_lcell \inst14|gb2[0] (
// Equation(s):
// \inst35|Mux5~2  = (\inst14|gb2 [6] & (((D1_gb2[0] & \inst14|gb2 [3]))))
// \inst14|gb2 [0] = DFFEAS(\inst35|Mux5~2 , GLOBAL(\clock~combout ), VCC, , \inst14|gs2[1]~0_combout , \inst14|Mux74~0 , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|gb2 [6]),
	.datab(vcc),
	.datac(\inst14|Mux74~0 ),
	.datad(\inst14|gb2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|gs2[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux5~2 ),
	.regout(\inst14|gb2 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gb2[0] .lut_mask = "a000";
defparam \inst14|gb2[0] .operation_mode = "normal";
defparam \inst14|gb2[0] .output_mode = "reg_and_comb";
defparam \inst14|gb2[0] .register_cascade_mode = "off";
defparam \inst14|gb2[0] .sum_lutc_input = "qfbk";
defparam \inst14|gb2[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N7
maxii_lcell \inst14|gb2[1] (
// Equation(s):
// \inst14|process_6~25  = (\inst14|gb2 [0] & (\inst34|numb [0] & (\inst34|numb [1] $ (!D1_gb2[1])))) # (!\inst14|gb2 [0] & (!\inst34|numb [0] & (\inst34|numb [1] $ (!D1_gb2[1]))))
// \inst14|gb2 [1] = DFFEAS(\inst14|process_6~25 , GLOBAL(\clock~combout ), VCC, , \inst14|gs2[1]~0_combout , \inst14|Mux73~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|gb2 [0]),
	.datab(\inst34|numb [1]),
	.datac(\inst14|Mux73~0_combout ),
	.datad(\inst34|numb [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|gs2[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~25 ),
	.regout(\inst14|gb2 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gb2[1] .lut_mask = "8241";
defparam \inst14|gb2[1] .operation_mode = "normal";
defparam \inst14|gb2[1] .output_mode = "reg_and_comb";
defparam \inst14|gb2[1] .register_cascade_mode = "off";
defparam \inst14|gb2[1] .sum_lutc_input = "qfbk";
defparam \inst14|gb2[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N0
maxii_lcell \inst14|gb2[4] (
// Equation(s):
// \inst35|Mux4~14  = (\inst14|gb2 [5] & (!\inst14|gb2 [1] & (!D1_gb2[4] & \inst14|gb2 [2]))) # (!\inst14|gb2 [5] & (\inst14|gb2 [1] & (D1_gb2[4])))
// \inst14|gb2 [4] = DFFEAS(\inst35|Mux4~14 , GLOBAL(\clock~combout ), VCC, , \inst14|gs2[1]~0_combout , \inst14|Mux70~0 , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|gb2 [5]),
	.datab(\inst14|gb2 [1]),
	.datac(\inst14|Mux70~0 ),
	.datad(\inst14|gb2 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|gs2[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~14 ),
	.regout(\inst14|gb2 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gb2[4] .lut_mask = "4240";
defparam \inst14|gb2[4] .operation_mode = "normal";
defparam \inst14|gb2[4] .output_mode = "reg_and_comb";
defparam \inst14|gb2[4] .register_cascade_mode = "off";
defparam \inst14|gb2[4] .sum_lutc_input = "qfbk";
defparam \inst14|gb2[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \inst14|gb1[3] (
// Equation(s):
// \inst14|Mux57~0  = (((\inst34|numb [3] & \inst14|cur_state [1])))
// \inst14|gb1 [3] = DFFEAS(\inst14|Mux57~0 , GLOBAL(\clock~combout ), VCC, , \inst14|gs1[1]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|numb [3]),
	.datad(\inst14|cur_state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|gs1[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux57~0 ),
	.regout(\inst14|gb1 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gb1[3] .lut_mask = "f000";
defparam \inst14|gb1[3] .operation_mode = "normal";
defparam \inst14|gb1[3] .output_mode = "reg_and_comb";
defparam \inst14|gb1[3] .register_cascade_mode = "off";
defparam \inst14|gb1[3] .sum_lutc_input = "datac";
defparam \inst14|gb1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N0
maxii_lcell \inst14|Mux58~0 (
// Equation(s):
// \inst14|Mux58~0_combout  = (((\inst34|numb [2] & \inst14|cur_state [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|numb [2]),
	.datad(\inst14|cur_state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux58~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux58~0 .lut_mask = "f000";
defparam \inst14|Mux58~0 .operation_mode = "normal";
defparam \inst14|Mux58~0 .output_mode = "comb_only";
defparam \inst14|Mux58~0 .register_cascade_mode = "off";
defparam \inst14|Mux58~0 .sum_lutc_input = "datac";
defparam \inst14|Mux58~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxii_lcell \inst14|gb1[2] (
// Equation(s):
// \inst14|process_6~30  = (\inst34|numb [3] & (\inst14|gb1 [3] & (D1_gb1[2] $ (!\inst34|numb [2])))) # (!\inst34|numb [3] & (!\inst14|gb1 [3] & (D1_gb1[2] $ (!\inst34|numb [2]))))
// \inst14|gb1 [2] = DFFEAS(\inst14|process_6~30 , GLOBAL(\clock~combout ), VCC, , \inst14|gs1[1]~0_combout , \inst14|Mux58~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst34|numb [3]),
	.datab(\inst14|gb1 [3]),
	.datac(\inst14|Mux58~0_combout ),
	.datad(\inst34|numb [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|gs1[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~30 ),
	.regout(\inst14|gb1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gb1[2] .lut_mask = "9009";
defparam \inst14|gb1[2] .operation_mode = "normal";
defparam \inst14|gb1[2] .output_mode = "reg_and_comb";
defparam \inst14|gb1[2] .register_cascade_mode = "off";
defparam \inst14|gb1[2] .sum_lutc_input = "qfbk";
defparam \inst14|gb1[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \inst14|Mux54~0 (
// Equation(s):
// \inst14|Mux54~0_combout  = (\inst34|numb [6] & (((\inst14|cur_state [1]))))

	.clk(gnd),
	.dataa(\inst34|numb [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst14|cur_state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux54~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux54~0 .lut_mask = "aa00";
defparam \inst14|Mux54~0 .operation_mode = "normal";
defparam \inst14|Mux54~0 .output_mode = "comb_only";
defparam \inst14|Mux54~0 .register_cascade_mode = "off";
defparam \inst14|Mux54~0 .sum_lutc_input = "datac";
defparam \inst14|Mux54~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxii_lcell \inst14|rs1[2]~0 (
// Equation(s):
// \inst14|rs1[2]~0_combout  = (!\inst14|cur_state [3] & (((!\inst14|cur_state [2] & !\inst14|cur_state [0]))))

	.clk(gnd),
	.dataa(\inst14|cur_state [3]),
	.datab(vcc),
	.datac(\inst14|cur_state [2]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|rs1[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rs1[2]~0 .lut_mask = "0005";
defparam \inst14|rs1[2]~0 .operation_mode = "normal";
defparam \inst14|rs1[2]~0 .output_mode = "comb_only";
defparam \inst14|rs1[2]~0 .register_cascade_mode = "off";
defparam \inst14|rs1[2]~0 .sum_lutc_input = "datac";
defparam \inst14|rs1[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \inst14|rb1[5] (
// Equation(s):
// \inst14|Mux55~0  = (((\inst34|numb [5] & \inst14|cur_state [1])))
// \inst14|rb1 [5] = DFFEAS(\inst14|Mux55~0 , GLOBAL(\clock~combout ), VCC, , \inst14|rs1[2]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|numb [5]),
	.datad(\inst14|cur_state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|rs1[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux55~0 ),
	.regout(\inst14|rb1 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rb1[5] .lut_mask = "f000";
defparam \inst14|rb1[5] .operation_mode = "normal";
defparam \inst14|rb1[5] .output_mode = "reg_and_comb";
defparam \inst14|rb1[5] .register_cascade_mode = "off";
defparam \inst14|rb1[5] .sum_lutc_input = "datac";
defparam \inst14|rb1[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \inst14|gb1[4] (
// Equation(s):
// \inst14|Mux56~0  = (\inst34|numb [4] & (((\inst14|cur_state [1]))))
// \inst14|gb1 [4] = DFFEAS(\inst14|Mux56~0 , GLOBAL(\clock~combout ), VCC, , \inst14|gs1[1]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|numb [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst14|cur_state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|gs1[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux56~0 ),
	.regout(\inst14|gb1 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gb1[4] .lut_mask = "aa00";
defparam \inst14|gb1[4] .operation_mode = "normal";
defparam \inst14|gb1[4] .output_mode = "reg_and_comb";
defparam \inst14|gb1[4] .register_cascade_mode = "off";
defparam \inst14|gb1[4] .sum_lutc_input = "datac";
defparam \inst14|gb1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \inst14|gb1[5] (
// Equation(s):
// \inst14|process_6~31  = (\inst34|numb [4] & (\inst14|gb1 [4] & (\inst34|numb [5] $ (!D1_gb1[5])))) # (!\inst34|numb [4] & (!\inst14|gb1 [4] & (\inst34|numb [5] $ (!D1_gb1[5]))))
// \inst14|gb1 [5] = DFFEAS(\inst14|process_6~31 , GLOBAL(\clock~combout ), VCC, , \inst14|gs1[1]~0_combout , \inst14|Mux55~0 , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst34|numb [4]),
	.datab(\inst34|numb [5]),
	.datac(\inst14|Mux55~0 ),
	.datad(\inst14|gb1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|gs1[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~31 ),
	.regout(\inst14|gb1 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gb1[5] .lut_mask = "8241";
defparam \inst14|gb1[5] .operation_mode = "normal";
defparam \inst14|gb1[5] .output_mode = "reg_and_comb";
defparam \inst14|gb1[5] .register_cascade_mode = "off";
defparam \inst14|gb1[5] .sum_lutc_input = "qfbk";
defparam \inst14|gb1[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \inst14|gb1[6] (
// Equation(s):
// \inst14|process_6~32  = (\inst14|process_6~30  & (\inst14|process_6~31  & (\inst34|numb [6] $ (!D1_gb1[6]))))
// \inst14|gb1 [6] = DFFEAS(\inst14|process_6~32 , GLOBAL(\clock~combout ), VCC, , \inst14|gs1[1]~0_combout , \inst14|Mux54~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst34|numb [6]),
	.datab(\inst14|process_6~30 ),
	.datac(\inst14|Mux54~0_combout ),
	.datad(\inst14|process_6~31 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|gs1[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~32 ),
	.regout(\inst14|gb1 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gb1[6] .lut_mask = "8400";
defparam \inst14|gb1[6] .operation_mode = "normal";
defparam \inst14|gb1[6] .output_mode = "reg_and_comb";
defparam \inst14|gb1[6] .register_cascade_mode = "off";
defparam \inst14|gb1[6] .sum_lutc_input = "qfbk";
defparam \inst14|gb1[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxii_lcell \inst14|gs2[2] (
// Equation(s):
// \inst14|process_6~23  = (\inst34|nums [2] & (D1_gs2[2] & (\inst14|gs2 [3] $ (!\inst34|nums [3])))) # (!\inst34|nums [2] & (!D1_gs2[2] & (\inst14|gs2 [3] $ (!\inst34|nums [3]))))
// \inst14|gs2 [2] = DFFEAS(\inst14|process_6~23 , GLOBAL(\clock~combout ), VCC, , \inst14|gs2[1]~0_combout , \inst14|Mux93~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst34|nums [2]),
	.datab(\inst14|gs2 [3]),
	.datac(\inst14|Mux93~0_combout ),
	.datad(\inst34|nums [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|gs2[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~23 ),
	.regout(\inst14|gs2 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gs2[2] .lut_mask = "8421";
defparam \inst14|gs2[2] .operation_mode = "normal";
defparam \inst14|gs2[2] .output_mode = "reg_and_comb";
defparam \inst14|gs2[2] .register_cascade_mode = "off";
defparam \inst14|gs2[2] .sum_lutc_input = "qfbk";
defparam \inst14|gs2[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxii_lcell \inst14|gs2[5] (
// Equation(s):
// \inst14|process_6~24  = (\inst14|gs2 [4] & (\inst34|nums [4] & (\inst34|nums [5] $ (!D1_gs2[5])))) # (!\inst14|gs2 [4] & (!\inst34|nums [4] & (\inst34|nums [5] $ (!D1_gs2[5]))))
// \inst14|gs2 [5] = DFFEAS(\inst14|process_6~24 , GLOBAL(\clock~combout ), VCC, , \inst14|gs2[1]~0_combout , \inst14|Mux90~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|gs2 [4]),
	.datab(\inst34|nums [5]),
	.datac(\inst14|Mux90~0_combout ),
	.datad(\inst34|nums [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|gs2[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~24 ),
	.regout(\inst14|gs2 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gs2[5] .lut_mask = "8241";
defparam \inst14|gs2[5] .operation_mode = "normal";
defparam \inst14|gs2[5] .output_mode = "reg_and_comb";
defparam \inst14|gs2[5] .register_cascade_mode = "off";
defparam \inst14|gs2[5] .sum_lutc_input = "qfbk";
defparam \inst14|gs2[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxii_lcell \inst14|gs2[1] (
// Equation(s):
// \inst14|process_6~22  = (\inst34|nums [1] & (D1_gs2[1] & (\inst14|gs2 [0] $ (!\inst34|nums [0])))) # (!\inst34|nums [1] & (!D1_gs2[1] & (\inst14|gs2 [0] $ (!\inst34|nums [0]))))
// \inst14|gs2 [1] = DFFEAS(\inst14|process_6~22 , GLOBAL(\clock~combout ), VCC, , \inst14|gs2[1]~0_combout , \inst14|Mux94~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst34|nums [1]),
	.datab(\inst14|gs2 [0]),
	.datac(\inst14|Mux94~0_combout ),
	.datad(\inst34|nums [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|gs2[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~22 ),
	.regout(\inst14|gs2 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|gs2[1] .lut_mask = "8421";
defparam \inst14|gs2[1] .operation_mode = "normal";
defparam \inst14|gs2[1] .output_mode = "reg_and_comb";
defparam \inst14|gs2[1] .register_cascade_mode = "off";
defparam \inst14|gs2[1] .sum_lutc_input = "qfbk";
defparam \inst14|gs2[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \inst14|process_6~26 (
// Equation(s):
// \inst14|process_6~26_combout  = (\inst14|process_6~25  & (\inst14|process_6~23  & (\inst14|process_6~24  & \inst14|process_6~22 )))

	.clk(gnd),
	.dataa(\inst14|process_6~25 ),
	.datab(\inst14|process_6~23 ),
	.datac(\inst14|process_6~24 ),
	.datad(\inst14|process_6~22 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|process_6~26 .lut_mask = "8000";
defparam \inst14|process_6~26 .operation_mode = "normal";
defparam \inst14|process_6~26 .output_mode = "comb_only";
defparam \inst14|process_6~26 .register_cascade_mode = "off";
defparam \inst14|process_6~26 .sum_lutc_input = "datac";
defparam \inst14|process_6~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \inst14|process_6~33 (
// Equation(s):
// \inst14|process_6~33_combout  = (\inst14|process_6~21_combout  & ((\inst14|process_6~32 ) # ((\inst14|process_6~29  & \inst14|process_6~26_combout )))) # (!\inst14|process_6~21_combout  & (\inst14|process_6~29  & ((\inst14|process_6~26_combout ))))

	.clk(gnd),
	.dataa(\inst14|process_6~21_combout ),
	.datab(\inst14|process_6~29 ),
	.datac(\inst14|process_6~32 ),
	.datad(\inst14|process_6~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|process_6~33 .lut_mask = "eca0";
defparam \inst14|process_6~33 .operation_mode = "normal";
defparam \inst14|process_6~33 .output_mode = "comb_only";
defparam \inst14|process_6~33 .register_cascade_mode = "off";
defparam \inst14|process_6~33 .sum_lutc_input = "datac";
defparam \inst14|process_6~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \inst14|Mux0~2 (
// Equation(s):
// \inst14|Mux0~2_combout  = ((\inst14|cur_state [0] & ((\inst14|process_6~50_combout ))) # (!\inst14|cur_state [0] & (\inst14|process_6~33_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|cur_state [0]),
	.datac(\inst14|process_6~33_combout ),
	.datad(\inst14|process_6~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux0~2 .lut_mask = "fc30";
defparam \inst14|Mux0~2 .operation_mode = "normal";
defparam \inst14|Mux0~2 .output_mode = "comb_only";
defparam \inst14|Mux0~2 .register_cascade_mode = "off";
defparam \inst14|Mux0~2 .sum_lutc_input = "datac";
defparam \inst14|Mux0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \inst14|Mux0~3 (
// Equation(s):
// \inst14|Mux0~3_combout  = (\inst14|cur_state [2] & (\inst14|process_6~16_combout  & ((!\inst14|Mux0~2_combout )))) # (!\inst14|cur_state [2] & (((\inst14|Mux0~17_combout ))))

	.clk(gnd),
	.dataa(\inst14|process_6~16_combout ),
	.datab(\inst14|cur_state [2]),
	.datac(\inst14|Mux0~17_combout ),
	.datad(\inst14|Mux0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux0~3 .lut_mask = "30b8";
defparam \inst14|Mux0~3 .operation_mode = "normal";
defparam \inst14|Mux0~3 .output_mode = "comb_only";
defparam \inst14|Mux0~3 .register_cascade_mode = "off";
defparam \inst14|Mux0~3 .sum_lutc_input = "datac";
defparam \inst14|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn3~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn3~combout ),
	.padio(btn3));
// synopsys translate_off
defparam \btn3~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \inst|resetmp7 (
// Equation(s):
// \inst|resetmp7~regout  = DFFEAS(GND, !GLOBAL(\inst4|clktmp~regout ), VCC, , , \btn3~combout , , , VCC)

	.clk(!\inst4|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\btn3~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|resetmp7~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|resetmp7 .lut_mask = "0000";
defparam \inst|resetmp7 .operation_mode = "normal";
defparam \inst|resetmp7 .output_mode = "reg_only";
defparam \inst|resetmp7 .register_cascade_mode = "off";
defparam \inst|resetmp7 .sum_lutc_input = "datac";
defparam \inst|resetmp7 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \inst|resetmp8 (
// Equation(s):
// \inst|bout3  = LCELL((\inst|resetmp7~regout  & (\clock~combout  & (!B1_resetmp8))))

	.clk(!\clock~combout ),
	.dataa(\inst|resetmp7~regout ),
	.datab(\clock~combout ),
	.datac(\inst|resetmp7~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|bout3 ),
	.regout(\inst|resetmp8~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|resetmp8 .lut_mask = "0808";
defparam \inst|resetmp8 .operation_mode = "normal";
defparam \inst|resetmp8 .output_mode = "comb_only";
defparam \inst|resetmp8 .register_cascade_mode = "off";
defparam \inst|resetmp8 .sum_lutc_input = "qfbk";
defparam \inst|resetmp8 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N0
maxii_lcell \inst14|temp1[2] (
// Equation(s):
// \inst14|temp1 [2] = DFFEAS(VCC, \inst|bout3 , !\inst31|p3~0_combout , , , , , , )

	.clk(\inst|bout3 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\inst31|p3~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|temp1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|temp1[2] .lut_mask = "ffff";
defparam \inst14|temp1[2] .operation_mode = "normal";
defparam \inst14|temp1[2] .output_mode = "reg_only";
defparam \inst14|temp1[2] .register_cascade_mode = "off";
defparam \inst14|temp1[2] .sum_lutc_input = "datac";
defparam \inst14|temp1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N0
maxii_lcell \inst14|Mux0~5 (
// Equation(s):
// \inst14|Mux0~5_combout  = (\inst14|count_b0 [0] & (((\inst14|cur_state [2]) # (!\inst14|temp1 [2]))))

	.clk(gnd),
	.dataa(\inst14|count_b0 [0]),
	.datab(vcc),
	.datac(\inst14|cur_state [2]),
	.datad(\inst14|temp1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux0~5 .lut_mask = "a0aa";
defparam \inst14|Mux0~5 .operation_mode = "normal";
defparam \inst14|Mux0~5 .output_mode = "comb_only";
defparam \inst14|Mux0~5 .register_cascade_mode = "off";
defparam \inst14|Mux0~5 .sum_lutc_input = "datac";
defparam \inst14|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn6~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn6~combout ),
	.padio(btn6));
// synopsys translate_off
defparam \btn6~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y9_N4
maxii_lcell \inst|resetmp13 (
// Equation(s):
// \inst|resetmp13~regout  = DFFEAS(GND, !GLOBAL(\inst4|clktmp~regout ), VCC, , , \btn6~combout , , , VCC)

	.clk(!\inst4|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\btn6~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|resetmp13~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|resetmp13 .lut_mask = "0000";
defparam \inst|resetmp13 .operation_mode = "normal";
defparam \inst|resetmp13 .output_mode = "reg_only";
defparam \inst|resetmp13 .register_cascade_mode = "off";
defparam \inst|resetmp13 .sum_lutc_input = "datac";
defparam \inst|resetmp13 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N9
maxii_lcell \inst|resetmp14 (
// Equation(s):
// \inst|bout6  = LCELL((\inst|resetmp13~regout  & (\clock~combout  & (!B1_resetmp14))))

	.clk(!\clock~combout ),
	.dataa(\inst|resetmp13~regout ),
	.datab(\clock~combout ),
	.datac(\inst|resetmp13~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|bout6 ),
	.regout(\inst|resetmp14~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|resetmp14 .lut_mask = "0808";
defparam \inst|resetmp14 .operation_mode = "normal";
defparam \inst|resetmp14 .output_mode = "comb_only";
defparam \inst|resetmp14 .register_cascade_mode = "off";
defparam \inst|resetmp14 .sum_lutc_input = "qfbk";
defparam \inst|resetmp14 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell \inst14|count_b6 (
// Equation(s):
// \inst14|count_b6~regout  = DFFEAS((((!\inst14|count_b6~regout ))), \inst|bout6 , \inst14|count_b0 [0], , , , , , )

	.clk(\inst|bout6 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst14|count_b6~regout ),
	.aclr(!\inst14|count_b0 [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|count_b6~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_b6 .lut_mask = "00ff";
defparam \inst14|count_b6 .operation_mode = "normal";
defparam \inst14|count_b6 .output_mode = "reg_only";
defparam \inst14|count_b6 .register_cascade_mode = "off";
defparam \inst14|count_b6 .sum_lutc_input = "datac";
defparam \inst14|count_b6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxii_lcell \inst14|Mux0~6 (
// Equation(s):
// \inst14|Mux0~6_combout  = (\inst14|cur_state [2] & ((\inst14|count_b6~regout ) # ((\inst14|cur_state [3] & \inst14|Mux0~5_combout )))) # (!\inst14|cur_state [2] & (((\inst14|Mux0~5_combout ))))

	.clk(gnd),
	.dataa(\inst14|cur_state [3]),
	.datab(\inst14|cur_state [2]),
	.datac(\inst14|Mux0~5_combout ),
	.datad(\inst14|count_b6~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux0~6 .lut_mask = "fcb0";
defparam \inst14|Mux0~6 .operation_mode = "normal";
defparam \inst14|Mux0~6 .output_mode = "comb_only";
defparam \inst14|Mux0~6 .register_cascade_mode = "off";
defparam \inst14|Mux0~6 .sum_lutc_input = "datac";
defparam \inst14|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N4
maxii_lcell \inst14|process_6~53 (
// Equation(s):
// \inst14|process_6~53_combout  = (\inst34|nums [1] & (\inst34|nums [2] & (\inst34|nums [4] & \inst34|nums [3])))

	.clk(gnd),
	.dataa(\inst34|nums [1]),
	.datab(\inst34|nums [2]),
	.datac(\inst34|nums [4]),
	.datad(\inst34|nums [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~53_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|process_6~53 .lut_mask = "8000";
defparam \inst14|process_6~53 .operation_mode = "normal";
defparam \inst14|process_6~53 .output_mode = "comb_only";
defparam \inst14|process_6~53 .register_cascade_mode = "off";
defparam \inst14|process_6~53 .sum_lutc_input = "datac";
defparam \inst14|process_6~53 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N4
maxii_lcell \inst14|process_6~52 (
// Equation(s):
// \inst14|process_6~52_combout  = (\inst34|numb [5] & (\inst34|numb [4] & (\inst34|numb [6] & \inst34|nums [0])))

	.clk(gnd),
	.dataa(\inst34|numb [5]),
	.datab(\inst34|numb [4]),
	.datac(\inst34|numb [6]),
	.datad(\inst34|nums [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|process_6~52 .lut_mask = "8000";
defparam \inst14|process_6~52 .operation_mode = "normal";
defparam \inst14|process_6~52 .output_mode = "comb_only";
defparam \inst14|process_6~52 .register_cascade_mode = "off";
defparam \inst14|process_6~52 .sum_lutc_input = "datac";
defparam \inst14|process_6~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N2
maxii_lcell \inst14|process_6~51 (
// Equation(s):
// \inst14|process_6~51_combout  = (\inst34|numb [1] & (\inst34|numb [3] & (\inst34|numb [2] & !\inst34|numb [0])))

	.clk(gnd),
	.dataa(\inst34|numb [1]),
	.datab(\inst34|numb [3]),
	.datac(\inst34|numb [2]),
	.datad(\inst34|numb [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~51_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|process_6~51 .lut_mask = "0080";
defparam \inst14|process_6~51 .operation_mode = "normal";
defparam \inst14|process_6~51 .output_mode = "comb_only";
defparam \inst14|process_6~51 .register_cascade_mode = "off";
defparam \inst14|process_6~51 .sum_lutc_input = "datac";
defparam \inst14|process_6~51 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N5
maxii_lcell \inst14|process_6~54 (
// Equation(s):
// \inst14|process_6~54_combout  = (\inst14|process_6~53_combout  & (\inst14|process_6~52_combout  & (!\inst34|nums [5] & \inst14|process_6~51_combout )))

	.clk(gnd),
	.dataa(\inst14|process_6~53_combout ),
	.datab(\inst14|process_6~52_combout ),
	.datac(\inst34|nums [5]),
	.datad(\inst14|process_6~51_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~54_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|process_6~54 .lut_mask = "0800";
defparam \inst14|process_6~54 .operation_mode = "normal";
defparam \inst14|process_6~54 .output_mode = "comb_only";
defparam \inst14|process_6~54 .register_cascade_mode = "off";
defparam \inst14|process_6~54 .sum_lutc_input = "datac";
defparam \inst14|process_6~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxii_lcell \inst14|Mux0~4 (
// Equation(s):
// \inst14|Mux0~4_combout  = (!\inst14|process_6~50_combout  & (((!\inst14|process_6~33_combout  & !\inst14|process_6~54_combout ))))

	.clk(gnd),
	.dataa(\inst14|process_6~50_combout ),
	.datab(vcc),
	.datac(\inst14|process_6~33_combout ),
	.datad(\inst14|process_6~54_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux0~4 .lut_mask = "0005";
defparam \inst14|Mux0~4 .operation_mode = "normal";
defparam \inst14|Mux0~4 .output_mode = "comb_only";
defparam \inst14|Mux0~4 .register_cascade_mode = "off";
defparam \inst14|Mux0~4 .sum_lutc_input = "datac";
defparam \inst14|Mux0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell \inst14|Mux0~7 (
// Equation(s):
// \inst14|Mux0~7_combout  = (\inst14|cur_state [0]) # ((\inst14|Mux0~6_combout  & ((\inst14|cur_state [2]) # (\inst14|Mux0~4_combout ))))

	.clk(gnd),
	.dataa(\inst14|Mux0~6_combout ),
	.datab(\inst14|cur_state [2]),
	.datac(\inst14|cur_state [0]),
	.datad(\inst14|Mux0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux0~7 .lut_mask = "faf8";
defparam \inst14|Mux0~7 .operation_mode = "normal";
defparam \inst14|Mux0~7 .output_mode = "comb_only";
defparam \inst14|Mux0~7 .register_cascade_mode = "off";
defparam \inst14|Mux0~7 .sum_lutc_input = "datac";
defparam \inst14|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxii_lcell \inst14|Equal6~0 (
// Equation(s):
// \inst14|Equal6~0_combout  = (!\inst14|count_b5 [0] & (((\inst14|count_b5 [1]))))

	.clk(gnd),
	.dataa(\inst14|count_b5 [0]),
	.datab(vcc),
	.datac(\inst14|count_b5 [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Equal6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Equal6~0 .lut_mask = "5050";
defparam \inst14|Equal6~0 .operation_mode = "normal";
defparam \inst14|Equal6~0 .output_mode = "comb_only";
defparam \inst14|Equal6~0 .register_cascade_mode = "off";
defparam \inst14|Equal6~0 .sum_lutc_input = "datac";
defparam \inst14|Equal6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxii_lcell \inst14|Mux0~9 (
// Equation(s):
// \inst14|Mux0~9_combout  = (\inst14|count_b6~regout ) # ((\inst14|Equal6~0_combout ) # ((\inst14|cur_state [3] & \inst14|count_b0 [0])))

	.clk(gnd),
	.dataa(\inst14|count_b6~regout ),
	.datab(\inst14|cur_state [3]),
	.datac(\inst14|Equal6~0_combout ),
	.datad(\inst14|count_b0 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux0~9 .lut_mask = "fefa";
defparam \inst14|Mux0~9 .operation_mode = "normal";
defparam \inst14|Mux0~9 .output_mode = "comb_only";
defparam \inst14|Mux0~9 .register_cascade_mode = "off";
defparam \inst14|Mux0~9 .sum_lutc_input = "datac";
defparam \inst14|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \inst14|Mux0~8 (
// Equation(s):
// \inst14|Mux0~8_combout  = (\inst14|cur_state [0] & (!\inst14|process_6~33_combout  & (!\inst14|process_6~50_combout  & \inst14|process_6~16_combout )))

	.clk(gnd),
	.dataa(\inst14|cur_state [0]),
	.datab(\inst14|process_6~33_combout ),
	.datac(\inst14|process_6~50_combout ),
	.datad(\inst14|process_6~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux0~8 .lut_mask = "0200";
defparam \inst14|Mux0~8 .operation_mode = "normal";
defparam \inst14|Mux0~8 .output_mode = "comb_only";
defparam \inst14|Mux0~8 .register_cascade_mode = "off";
defparam \inst14|Mux0~8 .sum_lutc_input = "datac";
defparam \inst14|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \inst14|Mux0~10 (
// Equation(s):
// \inst14|Mux0~10_combout  = (\inst14|cur_state [2] & ((\inst14|Mux0~8_combout ) # ((\inst14|Mux0~9_combout  & !\inst14|cur_state [0]))))

	.clk(gnd),
	.dataa(\inst14|cur_state [2]),
	.datab(\inst14|Mux0~9_combout ),
	.datac(\inst14|cur_state [0]),
	.datad(\inst14|Mux0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux0~10 .lut_mask = "aa08";
defparam \inst14|Mux0~10 .operation_mode = "normal";
defparam \inst14|Mux0~10 .output_mode = "comb_only";
defparam \inst14|Mux0~10 .register_cascade_mode = "off";
defparam \inst14|Mux0~10 .sum_lutc_input = "datac";
defparam \inst14|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \inst14|Mux0~11 (
// Equation(s):
// \inst14|Mux0~11_combout  = (\inst14|cur_state [3] & ((\inst14|cur_state [1]) # ((\inst14|Mux0~7_combout )))) # (!\inst14|cur_state [3] & (!\inst14|cur_state [1] & ((\inst14|Mux0~10_combout ))))

	.clk(gnd),
	.dataa(\inst14|cur_state [3]),
	.datab(\inst14|cur_state [1]),
	.datac(\inst14|Mux0~7_combout ),
	.datad(\inst14|Mux0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux0~11 .lut_mask = "b9a8";
defparam \inst14|Mux0~11 .operation_mode = "normal";
defparam \inst14|Mux0~11 .output_mode = "comb_only";
defparam \inst14|Mux0~11 .register_cascade_mode = "off";
defparam \inst14|Mux0~11 .sum_lutc_input = "datac";
defparam \inst14|Mux0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \inst14|cur_state[3] (
// Equation(s):
// \inst14|cur_state [3] = DFFEAS((\inst14|cur_state [1] & ((\inst14|Mux0~11_combout  & (\inst14|Mux0~15_combout )) # (!\inst14|Mux0~11_combout  & ((\inst14|Mux0~3_combout ))))) # (!\inst14|cur_state [1] & (((\inst14|Mux0~11_combout )))), 
// GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst14|Mux0~15_combout ),
	.datab(\inst14|cur_state [1]),
	.datac(\inst14|Mux0~3_combout ),
	.datad(\inst14|Mux0~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|cur_state [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|cur_state[3] .lut_mask = "bbc0";
defparam \inst14|cur_state[3] .operation_mode = "normal";
defparam \inst14|cur_state[3] .output_mode = "reg_only";
defparam \inst14|cur_state[3] .register_cascade_mode = "off";
defparam \inst14|cur_state[3] .sum_lutc_input = "datac";
defparam \inst14|cur_state[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \inst30|Equal0~8 (
// Equation(s):
// \inst30|Equal0~8_combout  = (\inst14|cur_state [3] & (\inst14|cur_state [2] & (\inst14|cur_state [0] & \inst14|cur_state [1])))

	.clk(gnd),
	.dataa(\inst14|cur_state [3]),
	.datab(\inst14|cur_state [2]),
	.datac(\inst14|cur_state [0]),
	.datad(\inst14|cur_state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|Equal0~8 .lut_mask = "8000";
defparam \inst30|Equal0~8 .operation_mode = "normal";
defparam \inst30|Equal0~8 .output_mode = "comb_only";
defparam \inst30|Equal0~8 .register_cascade_mode = "off";
defparam \inst30|Equal0~8 .sum_lutc_input = "datac";
defparam \inst30|Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N1
maxii_lcell \inst34|seg_temp1~10 (
// Equation(s):
// \inst34|seg_temp1~10_combout  = ((!\inst34|C [2] & ((\inst34|C [0]) # (!\inst34|C [1]))))

	.clk(gnd),
	.dataa(\inst34|C [0]),
	.datab(vcc),
	.datac(\inst34|C [2]),
	.datad(\inst34|C [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp1~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp1~10 .lut_mask = "0a0f";
defparam \inst34|seg_temp1~10 .operation_mode = "normal";
defparam \inst34|seg_temp1~10 .output_mode = "comb_only";
defparam \inst34|seg_temp1~10 .register_cascade_mode = "off";
defparam \inst34|seg_temp1~10 .sum_lutc_input = "datac";
defparam \inst34|seg_temp1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N3
maxii_lcell \inst34|Mux124~0 (
// Equation(s):
// \inst34|Mux124~0_combout  = ((\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )) # 
// (!\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((!\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datac(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux124~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux124~0 .lut_mask = "cc0f";
defparam \inst34|Mux124~0 .operation_mode = "normal";
defparam \inst34|Mux124~0 .output_mode = "comb_only";
defparam \inst34|Mux124~0 .register_cascade_mode = "off";
defparam \inst34|Mux124~0 .sum_lutc_input = "datac";
defparam \inst34|Mux124~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N9
maxii_lcell \inst34|nums_temp[2] (
// Equation(s):
// \inst34|nums_temp [2] = DFFEAS((\inst34|process_2~0_combout  & (!\inst30|Equal0~8_combout  & ((!\inst34|Mux124~0_combout )))) # (!\inst34|process_2~0_combout  & (((!\inst34|seg_temp1~10_combout )))), GLOBAL(\clock~combout ), VCC, , 
// \inst34|nums_temp[1]~3_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|process_2~0_combout ),
	.datab(\inst30|Equal0~8_combout ),
	.datac(\inst34|seg_temp1~10_combout ),
	.datad(\inst34|Mux124~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|nums_temp[1]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|nums_temp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|nums_temp[2] .lut_mask = "0527";
defparam \inst34|nums_temp[2] .operation_mode = "normal";
defparam \inst34|nums_temp[2] .output_mode = "reg_only";
defparam \inst34|nums_temp[2] .register_cascade_mode = "off";
defparam \inst34|nums_temp[2] .sum_lutc_input = "datac";
defparam \inst34|nums_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N3
maxii_lcell \inst34|nums[2] (
// Equation(s):
// \inst34|nums [2] = DFFEAS((((!\inst34|nums_temp [2]))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|nums_temp [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|nums [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|nums[2] .lut_mask = "00ff";
defparam \inst34|nums[2] .operation_mode = "normal";
defparam \inst34|nums[2] .output_mode = "reg_only";
defparam \inst34|nums[2] .register_cascade_mode = "off";
defparam \inst34|nums[2] .sum_lutc_input = "datac";
defparam \inst34|nums[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \inst14|rs1[1] (
// Equation(s):
// \inst14|process_6~34  = (\inst34|nums [0] & (\inst14|rs1 [0] & (D1_rs1[1] $ (!\inst34|nums [1])))) # (!\inst34|nums [0] & (!\inst14|rs1 [0] & (D1_rs1[1] $ (!\inst34|nums [1]))))
// \inst14|rs1 [1] = DFFEAS(\inst14|process_6~34 , GLOBAL(\clock~combout ), VCC, , \inst14|rs1[2]~0_combout , \inst14|Mux52~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst34|nums [0]),
	.datab(\inst14|rs1 [0]),
	.datac(\inst14|Mux52~0_combout ),
	.datad(\inst34|nums [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|rs1[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~34 ),
	.regout(\inst14|rs1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rs1[1] .lut_mask = "9009";
defparam \inst14|rs1[1] .operation_mode = "normal";
defparam \inst14|rs1[1] .output_mode = "reg_and_comb";
defparam \inst14|rs1[1] .register_cascade_mode = "off";
defparam \inst14|rs1[1] .sum_lutc_input = "qfbk";
defparam \inst14|rs1[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \inst14|rs1[4] (
// Equation(s):
// \inst35|Mux4~10  = (D1_rs1[4] & (\inst14|rs1 [0] $ (((!\inst14|rs1 [1] & !\inst14|rs1 [3])))))
// \inst14|rs1 [4] = DFFEAS(\inst35|Mux4~10 , GLOBAL(\clock~combout ), VCC, , \inst14|rs1[2]~0_combout , \inst14|Mux49~0 , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|rs1 [1]),
	.datab(\inst14|rs1 [3]),
	.datac(\inst14|Mux49~0 ),
	.datad(\inst14|rs1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|rs1[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~10 ),
	.regout(\inst14|rs1 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rs1[4] .lut_mask = "e010";
defparam \inst14|rs1[4] .operation_mode = "normal";
defparam \inst14|rs1[4] .output_mode = "reg_and_comb";
defparam \inst14|rs1[4] .register_cascade_mode = "off";
defparam \inst14|rs1[4] .sum_lutc_input = "qfbk";
defparam \inst14|rs1[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \inst14|rs1[0] (
// Equation(s):
// \inst35|Mux4~11  = (\inst14|rs1 [3] & ((\inst14|rs1 [1] & ((\inst14|rs1 [4]))) # (!\inst14|rs1 [1] & (D1_rs1[0] & !\inst14|rs1 [4]))))
// \inst14|rs1 [0] = DFFEAS(\inst35|Mux4~11 , GLOBAL(\clock~combout ), VCC, , \inst14|rs1[2]~0_combout , \inst14|Mux53~0 , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|rs1 [1]),
	.datab(\inst14|rs1 [3]),
	.datac(\inst14|Mux53~0 ),
	.datad(\inst14|rs1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|rs1[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~11 ),
	.regout(\inst14|rs1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rs1[0] .lut_mask = "8840";
defparam \inst14|rs1[0] .operation_mode = "normal";
defparam \inst14|rs1[0] .output_mode = "reg_and_comb";
defparam \inst14|rs1[0] .register_cascade_mode = "off";
defparam \inst14|rs1[0] .sum_lutc_input = "qfbk";
defparam \inst14|rs1[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N3
maxii_lcell \inst14|rs1[3] (
// Equation(s):
// \inst35|Mux5~5  = (\inst14|rs1 [0] & (\inst14|rs1 [1] & (D1_rs1[3] & \inst14|rs1 [4])))
// \inst14|rs1 [3] = DFFEAS(\inst35|Mux5~5 , GLOBAL(\clock~combout ), VCC, , \inst14|rs1[2]~0_combout , \inst14|Mux50~0 , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|rs1 [0]),
	.datab(\inst14|rs1 [1]),
	.datac(\inst14|Mux50~0 ),
	.datad(\inst14|rs1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|rs1[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux5~5 ),
	.regout(\inst14|rs1 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rs1[3] .lut_mask = "8000";
defparam \inst14|rs1[3] .operation_mode = "normal";
defparam \inst14|rs1[3] .output_mode = "reg_and_comb";
defparam \inst14|rs1[3] .register_cascade_mode = "off";
defparam \inst14|rs1[3] .sum_lutc_input = "qfbk";
defparam \inst14|rs1[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \inst14|rs1[2] (
// Equation(s):
// \inst14|process_6~35  = (\inst34|nums [2] & (D1_rs1[2] & (\inst14|rs1 [3] $ (!\inst34|nums [3])))) # (!\inst34|nums [2] & (!D1_rs1[2] & (\inst14|rs1 [3] $ (!\inst34|nums [3]))))
// \inst14|rs1 [2] = DFFEAS(\inst14|process_6~35 , GLOBAL(\clock~combout ), VCC, , \inst14|rs1[2]~0_combout , \inst14|Mux51~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst34|nums [2]),
	.datab(\inst14|rs1 [3]),
	.datac(\inst14|Mux51~0_combout ),
	.datad(\inst34|nums [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|rs1[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~35 ),
	.regout(\inst14|rs1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rs1[2] .lut_mask = "8421";
defparam \inst14|rs1[2] .operation_mode = "normal";
defparam \inst14|rs1[2] .output_mode = "reg_and_comb";
defparam \inst14|rs1[2] .register_cascade_mode = "off";
defparam \inst14|rs1[2] .sum_lutc_input = "qfbk";
defparam \inst14|rs1[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \inst14|rb1[1] (
// Equation(s):
// \inst14|process_6~37  = (\inst14|rb1 [0] & (\inst34|numb [0] & (\inst34|numb [1] $ (!D1_rb1[1])))) # (!\inst14|rb1 [0] & (!\inst34|numb [0] & (\inst34|numb [1] $ (!D1_rb1[1]))))
// \inst14|rb1 [1] = DFFEAS(\inst14|process_6~37 , GLOBAL(\clock~combout ), VCC, , \inst14|rs1[2]~0_combout , \inst14|Mux59~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|rb1 [0]),
	.datab(\inst34|numb [1]),
	.datac(\inst14|Mux59~0_combout ),
	.datad(\inst34|numb [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|rs1[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~37 ),
	.regout(\inst14|rb1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rb1[1] .lut_mask = "8241";
defparam \inst14|rb1[1] .operation_mode = "normal";
defparam \inst14|rb1[1] .output_mode = "reg_and_comb";
defparam \inst14|rb1[1] .register_cascade_mode = "off";
defparam \inst14|rb1[1] .sum_lutc_input = "qfbk";
defparam \inst14|rb1[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxii_lcell \inst14|rb1[3] (
// Equation(s):
// \inst37|Mux0~1  = (\inst14|rb1 [2] & (((!\inst14|rb1 [1]) # (!D1_rb1[3])))) # (!\inst14|rb1 [2] & ((\inst14|rb1 [0] & (!D1_rb1[3])) # (!\inst14|rb1 [0] & ((D1_rb1[3]) # (\inst14|rb1 [1])))))
// \inst14|rb1 [3] = DFFEAS(\inst37|Mux0~1 , GLOBAL(\clock~combout ), VCC, , \inst14|rs1[2]~0_combout , \inst14|Mux57~0 , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|rb1 [0]),
	.datab(\inst14|rb1 [2]),
	.datac(\inst14|Mux57~0 ),
	.datad(\inst14|rb1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|rs1[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst37|Mux0~1 ),
	.regout(\inst14|rb1 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rb1[3] .lut_mask = "1fde";
defparam \inst14|rb1[3] .operation_mode = "normal";
defparam \inst14|rb1[3] .output_mode = "reg_and_comb";
defparam \inst14|rb1[3] .register_cascade_mode = "off";
defparam \inst14|rb1[3] .sum_lutc_input = "qfbk";
defparam \inst14|rb1[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \inst14|rb1[2] (
// Equation(s):
// \inst14|process_6~47  = (\inst34|numb [3] & (\inst14|rb1 [3] & (D1_rb1[2] $ (!\inst34|numb [2])))) # (!\inst34|numb [3] & (!\inst14|rb1 [3] & (D1_rb1[2] $ (!\inst34|numb [2]))))
// \inst14|rb1 [2] = DFFEAS(\inst14|process_6~47 , GLOBAL(\clock~combout ), VCC, , \inst14|rs1[2]~0_combout , \inst14|Mux58~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst34|numb [3]),
	.datab(\inst14|rb1 [3]),
	.datac(\inst14|Mux58~0_combout ),
	.datad(\inst34|numb [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|rs1[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~47 ),
	.regout(\inst14|rb1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rb1[2] .lut_mask = "9009";
defparam \inst14|rb1[2] .operation_mode = "normal";
defparam \inst14|rb1[2] .output_mode = "reg_and_comb";
defparam \inst14|rb1[2] .register_cascade_mode = "off";
defparam \inst14|rb1[2] .sum_lutc_input = "qfbk";
defparam \inst14|rb1[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N1
maxii_lcell \inst14|rb1[0] (
// Equation(s):
// \inst37|Mux0~0  = (\inst14|rb1 [2]) # ((\inst14|rb1 [3]) # (D1_rb1[0] $ (\inst14|rb1 [1])))
// \inst14|rb1 [0] = DFFEAS(\inst37|Mux0~0 , GLOBAL(\clock~combout ), VCC, , \inst14|rs1[2]~0_combout , \inst14|Mux60~0 , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|rb1 [2]),
	.datab(\inst14|rb1 [3]),
	.datac(\inst14|Mux60~0 ),
	.datad(\inst14|rb1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|rs1[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst37|Mux0~0 ),
	.regout(\inst14|rb1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rb1[0] .lut_mask = "effe";
defparam \inst14|rb1[0] .operation_mode = "normal";
defparam \inst14|rb1[0] .output_mode = "reg_and_comb";
defparam \inst14|rb1[0] .register_cascade_mode = "off";
defparam \inst14|rb1[0] .sum_lutc_input = "qfbk";
defparam \inst14|rb1[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxii_lcell \inst14|rs1[5] (
// Equation(s):
// \inst14|process_6~36  = (\inst34|nums [5] & (D1_rs1[5] & (\inst14|rs1 [4] $ (!\inst34|nums [4])))) # (!\inst34|nums [5] & (!D1_rs1[5] & (\inst14|rs1 [4] $ (!\inst34|nums [4]))))
// \inst14|rs1 [5] = DFFEAS(\inst14|process_6~36 , GLOBAL(\clock~combout ), VCC, , \inst14|rs1[2]~0_combout , \inst14|Mux48~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst34|nums [5]),
	.datab(\inst14|rs1 [4]),
	.datac(\inst14|Mux48~0_combout ),
	.datad(\inst34|nums [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|rs1[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~36 ),
	.regout(\inst14|rs1 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rs1[5] .lut_mask = "8421";
defparam \inst14|rs1[5] .operation_mode = "normal";
defparam \inst14|rs1[5] .output_mode = "reg_and_comb";
defparam \inst14|rs1[5] .register_cascade_mode = "off";
defparam \inst14|rs1[5] .sum_lutc_input = "qfbk";
defparam \inst14|rs1[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \inst14|process_6~38 (
// Equation(s):
// \inst14|process_6~38_combout  = (\inst14|process_6~35  & (\inst14|process_6~37  & (\inst14|process_6~36  & \inst14|process_6~34 )))

	.clk(gnd),
	.dataa(\inst14|process_6~35 ),
	.datab(\inst14|process_6~37 ),
	.datac(\inst14|process_6~36 ),
	.datad(\inst14|process_6~34 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|process_6~38 .lut_mask = "8000";
defparam \inst14|process_6~38 .operation_mode = "normal";
defparam \inst14|process_6~38 .output_mode = "comb_only";
defparam \inst14|process_6~38 .register_cascade_mode = "off";
defparam \inst14|process_6~38 .sum_lutc_input = "datac";
defparam \inst14|process_6~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N3
maxii_lcell \inst14|rb2[5] (
// Equation(s):
// \inst14|process_6~45  = (\inst34|numb [5] & (D1_rb2[5] & (\inst14|rb2 [4] $ (!\inst34|numb [4])))) # (!\inst34|numb [5] & (!D1_rb2[5] & (\inst14|rb2 [4] $ (!\inst34|numb [4]))))
// \inst14|rb2 [5] = DFFEAS(\inst14|process_6~45 , GLOBAL(\clock~combout ), VCC, , \inst14|rs2[1]~0_combout , \inst14|Mux69~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst34|numb [5]),
	.datab(\inst14|rb2 [4]),
	.datac(\inst14|Mux69~0_combout ),
	.datad(\inst34|numb [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|rs2[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~45 ),
	.regout(\inst14|rb2 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rb2[5] .lut_mask = "8421";
defparam \inst14|rb2[5] .operation_mode = "normal";
defparam \inst14|rb2[5] .output_mode = "reg_and_comb";
defparam \inst14|rb2[5] .register_cascade_mode = "off";
defparam \inst14|rb2[5] .sum_lutc_input = "qfbk";
defparam \inst14|rb2[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N1
maxii_lcell \inst14|rb2[2] (
// Equation(s):
// \inst14|process_6~44  = (\inst34|numb [3] & (\inst14|rb2 [3] & (\inst34|numb [2] $ (!D1_rb2[2])))) # (!\inst34|numb [3] & (!\inst14|rb2 [3] & (\inst34|numb [2] $ (!D1_rb2[2]))))
// \inst14|rb2 [2] = DFFEAS(\inst14|process_6~44 , GLOBAL(\clock~combout ), VCC, , \inst14|rs2[1]~0_combout , \inst14|Mux72~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst34|numb [3]),
	.datab(\inst34|numb [2]),
	.datac(\inst14|Mux72~0_combout ),
	.datad(\inst14|rb2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|rs2[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~44 ),
	.regout(\inst14|rb2 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rb2[2] .lut_mask = "8241";
defparam \inst14|rb2[2] .operation_mode = "normal";
defparam \inst14|rb2[2] .output_mode = "reg_and_comb";
defparam \inst14|rb2[2] .register_cascade_mode = "off";
defparam \inst14|rb2[2] .sum_lutc_input = "qfbk";
defparam \inst14|rb2[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N6
maxii_lcell \inst14|rb2[6] (
// Equation(s):
// \inst14|process_6~46  = (\inst14|process_6~45  & (\inst14|process_6~44  & (\inst34|numb [6] $ (!D1_rb2[6]))))
// \inst14|rb2 [6] = DFFEAS(\inst14|process_6~46 , GLOBAL(\clock~combout ), VCC, , \inst14|rs2[1]~0_combout , \inst14|Mux68~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|process_6~45 ),
	.datab(\inst34|numb [6]),
	.datac(\inst14|Mux68~0_combout ),
	.datad(\inst14|process_6~44 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|rs2[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~46 ),
	.regout(\inst14|rb2 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rb2[6] .lut_mask = "8200";
defparam \inst14|rb2[6] .operation_mode = "normal";
defparam \inst14|rb2[6] .output_mode = "reg_and_comb";
defparam \inst14|rb2[6] .register_cascade_mode = "off";
defparam \inst14|rb2[6] .sum_lutc_input = "qfbk";
defparam \inst14|rb2[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \inst14|rb1[4] (
// Equation(s):
// \inst14|process_6~48  = (\inst14|rb1 [5] & (\inst34|numb [5] & (D1_rb1[4] $ (!\inst34|numb [4])))) # (!\inst14|rb1 [5] & (!\inst34|numb [5] & (D1_rb1[4] $ (!\inst34|numb [4]))))
// \inst14|rb1 [4] = DFFEAS(\inst14|process_6~48 , GLOBAL(\clock~combout ), VCC, , \inst14|rs1[2]~0_combout , \inst14|Mux56~0 , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|rb1 [5]),
	.datab(\inst34|numb [5]),
	.datac(\inst14|Mux56~0 ),
	.datad(\inst34|numb [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|rs1[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~48 ),
	.regout(\inst14|rb1 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rb1[4] .lut_mask = "9009";
defparam \inst14|rb1[4] .operation_mode = "normal";
defparam \inst14|rb1[4] .output_mode = "reg_and_comb";
defparam \inst14|rb1[4] .register_cascade_mode = "off";
defparam \inst14|rb1[4] .sum_lutc_input = "qfbk";
defparam \inst14|rb1[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \inst14|rb1[6] (
// Equation(s):
// \inst14|process_6~49  = (\inst14|process_6~48  & (\inst14|process_6~47  & (\inst34|numb [6] $ (!D1_rb1[6]))))
// \inst14|rb1 [6] = DFFEAS(\inst14|process_6~49 , GLOBAL(\clock~combout ), VCC, , \inst14|rs1[2]~0_combout , \inst14|Mux54~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst34|numb [6]),
	.datab(\inst14|process_6~48 ),
	.datac(\inst14|Mux54~0_combout ),
	.datad(\inst14|process_6~47 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|rs1[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~49 ),
	.regout(\inst14|rb1 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rb1[6] .lut_mask = "8400";
defparam \inst14|rb1[6] .operation_mode = "normal";
defparam \inst14|rb1[6] .output_mode = "reg_and_comb";
defparam \inst14|rb1[6] .register_cascade_mode = "off";
defparam \inst14|rb1[6] .sum_lutc_input = "qfbk";
defparam \inst14|rb1[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \inst14|rs2[1] (
// Equation(s):
// \inst14|process_6~39  = (\inst34|nums [1] & (D1_rs2[1] & (\inst14|rs2 [0] $ (!\inst34|nums [0])))) # (!\inst34|nums [1] & (!D1_rs2[1] & (\inst14|rs2 [0] $ (!\inst34|nums [0]))))
// \inst14|rs2 [1] = DFFEAS(\inst14|process_6~39 , GLOBAL(\clock~combout ), VCC, , \inst14|rs2[1]~0_combout , \inst14|Mux94~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst34|nums [1]),
	.datab(\inst14|rs2 [0]),
	.datac(\inst14|Mux94~0_combout ),
	.datad(\inst34|nums [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|rs2[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~39 ),
	.regout(\inst14|rs2 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rs2[1] .lut_mask = "8421";
defparam \inst14|rs2[1] .operation_mode = "normal";
defparam \inst14|rs2[1] .output_mode = "reg_and_comb";
defparam \inst14|rs2[1] .register_cascade_mode = "off";
defparam \inst14|rs2[1] .sum_lutc_input = "qfbk";
defparam \inst14|rs2[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \inst14|rs2[3] (
// Equation(s):
// \inst38|Mux0~1  = (\inst14|rs2 [0] & (D1_rs2[3] & ((\inst14|rs2 [2]) # (\inst14|rs2 [1]))))
// \inst14|rs2 [3] = DFFEAS(\inst38|Mux0~1 , GLOBAL(\clock~combout ), VCC, , \inst14|rs2[1]~0_combout , \inst14|Mux92~0 , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|rs2 [2]),
	.datab(\inst14|rs2 [0]),
	.datac(\inst14|Mux92~0 ),
	.datad(\inst14|rs2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|rs2[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst38|Mux0~1 ),
	.regout(\inst14|rs2 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rs2[3] .lut_mask = "c080";
defparam \inst14|rs2[3] .operation_mode = "normal";
defparam \inst14|rs2[3] .output_mode = "reg_and_comb";
defparam \inst14|rs2[3] .register_cascade_mode = "off";
defparam \inst14|rs2[3] .sum_lutc_input = "qfbk";
defparam \inst14|rs2[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \inst14|rs2[2] (
// Equation(s):
// \inst14|process_6~40  = (\inst34|nums [2] & (D1_rs2[2] & (\inst14|rs2 [3] $ (!\inst34|nums [3])))) # (!\inst34|nums [2] & (!D1_rs2[2] & (\inst14|rs2 [3] $ (!\inst34|nums [3]))))
// \inst14|rs2 [2] = DFFEAS(\inst14|process_6~40 , GLOBAL(\clock~combout ), VCC, , \inst14|rs2[1]~0_combout , \inst14|Mux93~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst34|nums [2]),
	.datab(\inst14|rs2 [3]),
	.datac(\inst14|Mux93~0_combout ),
	.datad(\inst34|nums [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|rs2[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~40 ),
	.regout(\inst14|rs2 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rs2[2] .lut_mask = "8421";
defparam \inst14|rs2[2] .operation_mode = "normal";
defparam \inst14|rs2[2] .output_mode = "reg_and_comb";
defparam \inst14|rs2[2] .register_cascade_mode = "off";
defparam \inst14|rs2[2] .sum_lutc_input = "qfbk";
defparam \inst14|rs2[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \inst14|rs2[0] (
// Equation(s):
// \inst38|Mux0~0  = (\inst14|rs2 [2] & (((!\inst14|rs2 [1])) # (!\inst14|rs2 [3]))) # (!\inst14|rs2 [2] & (D1_rs2[0] $ (((\inst14|rs2 [3]) # (\inst14|rs2 [1])))))
// \inst14|rs2 [0] = DFFEAS(\inst38|Mux0~0 , GLOBAL(\clock~combout ), VCC, , \inst14|rs2[1]~0_combout , \inst14|Mux95~0 , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|rs2 [2]),
	.datab(\inst14|rs2 [3]),
	.datac(\inst14|Mux95~0 ),
	.datad(\inst14|rs2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|rs2[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst38|Mux0~0 ),
	.regout(\inst14|rs2 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rs2[0] .lut_mask = "27be";
defparam \inst14|rs2[0] .operation_mode = "normal";
defparam \inst14|rs2[0] .output_mode = "reg_and_comb";
defparam \inst14|rs2[0] .register_cascade_mode = "off";
defparam \inst14|rs2[0] .sum_lutc_input = "qfbk";
defparam \inst14|rs2[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \inst14|rs2[5] (
// Equation(s):
// \inst14|process_6~41  = (\inst14|rs2 [4] & (\inst34|nums [4] & (\inst34|nums [5] $ (!D1_rs2[5])))) # (!\inst14|rs2 [4] & (!\inst34|nums [4] & (\inst34|nums [5] $ (!D1_rs2[5]))))
// \inst14|rs2 [5] = DFFEAS(\inst14|process_6~41 , GLOBAL(\clock~combout ), VCC, , \inst14|rs2[1]~0_combout , \inst14|Mux90~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|rs2 [4]),
	.datab(\inst34|nums [5]),
	.datac(\inst14|Mux90~0_combout ),
	.datad(\inst34|nums [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|rs2[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~41 ),
	.regout(\inst14|rs2 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rs2[5] .lut_mask = "8241";
defparam \inst14|rs2[5] .operation_mode = "normal";
defparam \inst14|rs2[5] .output_mode = "reg_and_comb";
defparam \inst14|rs2[5] .register_cascade_mode = "off";
defparam \inst14|rs2[5] .sum_lutc_input = "qfbk";
defparam \inst14|rs2[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \inst14|rs2[4] (
// Equation(s):
// \inst38|Mux0~2  = (D1_rs2[4] & (!\inst38|Mux0~0  & ((\inst14|rs2 [5]) # (\inst38|Mux0~1 )))) # (!D1_rs2[4] & (\inst14|rs2 [5] & (\inst38|Mux0~1  & \inst38|Mux0~0 )))
// \inst14|rs2 [4] = DFFEAS(\inst38|Mux0~2 , GLOBAL(\clock~combout ), VCC, , \inst14|rs2[1]~0_combout , \inst14|Mux91~0 , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|rs2 [5]),
	.datab(\inst38|Mux0~1 ),
	.datac(\inst14|Mux91~0 ),
	.datad(\inst38|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|rs2[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst38|Mux0~2 ),
	.regout(\inst14|rs2 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rs2[4] .lut_mask = "08e0";
defparam \inst14|rs2[4] .operation_mode = "normal";
defparam \inst14|rs2[4] .output_mode = "reg_and_comb";
defparam \inst14|rs2[4] .register_cascade_mode = "off";
defparam \inst14|rs2[4] .sum_lutc_input = "qfbk";
defparam \inst14|rs2[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N0
maxii_lcell \inst14|rb2[1] (
// Equation(s):
// \inst14|process_6~42  = (\inst14|rb2 [0] & (\inst34|numb [0] & (\inst34|numb [1] $ (!D1_rb2[1])))) # (!\inst14|rb2 [0] & (!\inst34|numb [0] & (\inst34|numb [1] $ (!D1_rb2[1]))))
// \inst14|rb2 [1] = DFFEAS(\inst14|process_6~42 , GLOBAL(\clock~combout ), VCC, , \inst14|rs2[1]~0_combout , \inst14|Mux73~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst14|rb2 [0]),
	.datab(\inst34|numb [1]),
	.datac(\inst14|Mux73~0_combout ),
	.datad(\inst34|numb [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|rs2[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~42 ),
	.regout(\inst14|rb2 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|rb2[1] .lut_mask = "8241";
defparam \inst14|rb2[1] .operation_mode = "normal";
defparam \inst14|rb2[1] .output_mode = "reg_and_comb";
defparam \inst14|rb2[1] .register_cascade_mode = "off";
defparam \inst14|rb2[1] .sum_lutc_input = "qfbk";
defparam \inst14|rb2[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \inst14|process_6~43 (
// Equation(s):
// \inst14|process_6~43_combout  = (\inst14|process_6~39  & (\inst14|process_6~41  & (\inst14|process_6~40  & \inst14|process_6~42 )))

	.clk(gnd),
	.dataa(\inst14|process_6~39 ),
	.datab(\inst14|process_6~41 ),
	.datac(\inst14|process_6~40 ),
	.datad(\inst14|process_6~42 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|process_6~43 .lut_mask = "8000";
defparam \inst14|process_6~43 .operation_mode = "normal";
defparam \inst14|process_6~43 .output_mode = "comb_only";
defparam \inst14|process_6~43 .register_cascade_mode = "off";
defparam \inst14|process_6~43 .sum_lutc_input = "datac";
defparam \inst14|process_6~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \inst14|process_6~50 (
// Equation(s):
// \inst14|process_6~50_combout  = (\inst14|process_6~38_combout  & ((\inst14|process_6~49 ) # ((\inst14|process_6~46  & \inst14|process_6~43_combout )))) # (!\inst14|process_6~38_combout  & (\inst14|process_6~46  & ((\inst14|process_6~43_combout ))))

	.clk(gnd),
	.dataa(\inst14|process_6~38_combout ),
	.datab(\inst14|process_6~46 ),
	.datac(\inst14|process_6~49 ),
	.datad(\inst14|process_6~43_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|process_6~50 .lut_mask = "eca0";
defparam \inst14|process_6~50 .operation_mode = "normal";
defparam \inst14|process_6~50 .output_mode = "comb_only";
defparam \inst14|process_6~50 .register_cascade_mode = "off";
defparam \inst14|process_6~50 .sum_lutc_input = "datac";
defparam \inst14|process_6~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N4
maxii_lcell \inst14|count_u1~0 (
// Equation(s):
// \inst14|count_u1~0_combout  = (!\inst14|process_6~54_combout  & (((!\inst14|process_6~16_combout ))))

	.clk(gnd),
	.dataa(\inst14|process_6~54_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst14|process_6~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|count_u1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_u1~0 .lut_mask = "0055";
defparam \inst14|count_u1~0 .operation_mode = "normal";
defparam \inst14|count_u1~0 .output_mode = "comb_only";
defparam \inst14|count_u1~0 .register_cascade_mode = "off";
defparam \inst14|count_u1~0 .sum_lutc_input = "datac";
defparam \inst14|count_u1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \inst14|cur_state~10 (
// Equation(s):
// \inst14|cur_state~10_combout  = (\inst14|process_6~50_combout ) # ((\inst14|count_b0 [0] & (\inst14|count_u1~0_combout  & !\inst14|temp1 [2])))

	.clk(gnd),
	.dataa(\inst14|count_b0 [0]),
	.datab(\inst14|process_6~50_combout ),
	.datac(\inst14|count_u1~0_combout ),
	.datad(\inst14|temp1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|cur_state~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|cur_state~10 .lut_mask = "ccec";
defparam \inst14|cur_state~10 .operation_mode = "normal";
defparam \inst14|cur_state~10 .output_mode = "comb_only";
defparam \inst14|cur_state~10 .register_cascade_mode = "off";
defparam \inst14|cur_state~10 .sum_lutc_input = "datac";
defparam \inst14|cur_state~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \inst14|cur_state~7 (
// Equation(s):
// \inst14|cur_state~7_combout  = (((\inst14|cur_state [1] & \inst14|count_b0 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|cur_state [1]),
	.datad(\inst14|count_b0 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|cur_state~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|cur_state~7 .lut_mask = "f000";
defparam \inst14|cur_state~7 .operation_mode = "normal";
defparam \inst14|cur_state~7 .output_mode = "comb_only";
defparam \inst14|cur_state~7 .register_cascade_mode = "off";
defparam \inst14|cur_state~7 .sum_lutc_input = "datac";
defparam \inst14|cur_state~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \inst14|cur_state~8 (
// Equation(s):
// \inst14|cur_state~8_combout  = (!\inst14|Equal5~0  & ((\inst14|cur_state~7_combout ) # ((\inst14|count_b4 [1] & !\inst14|count_b4 [0]))))

	.clk(gnd),
	.dataa(\inst14|cur_state~7_combout ),
	.datab(\inst14|count_b4 [1]),
	.datac(\inst14|Equal5~0 ),
	.datad(\inst14|count_b4 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|cur_state~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|cur_state~8 .lut_mask = "0a0e";
defparam \inst14|cur_state~8 .operation_mode = "normal";
defparam \inst14|cur_state~8 .output_mode = "comb_only";
defparam \inst14|cur_state~8 .register_cascade_mode = "off";
defparam \inst14|cur_state~8 .sum_lutc_input = "datac";
defparam \inst14|cur_state~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \inst14|Equal2~0 (
// Equation(s):
// \inst14|Equal2~0_combout  = (((\inst14|count_b1 [1] & !\inst14|count_b1 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|count_b1 [1]),
	.datad(\inst14|count_b1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Equal2~0 .lut_mask = "00f0";
defparam \inst14|Equal2~0 .operation_mode = "normal";
defparam \inst14|Equal2~0 .output_mode = "comb_only";
defparam \inst14|Equal2~0 .register_cascade_mode = "off";
defparam \inst14|Equal2~0 .sum_lutc_input = "datac";
defparam \inst14|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \inst14|cur_state~9 (
// Equation(s):
// \inst14|cur_state~9_combout  = (\inst14|Equal3~0 ) # ((\inst14|Equal2~0_combout ) # ((\inst14|count_b0 [0] & \inst14|cur_state [1])))

	.clk(gnd),
	.dataa(\inst14|count_b0 [0]),
	.datab(\inst14|cur_state [1]),
	.datac(\inst14|Equal3~0 ),
	.datad(\inst14|Equal2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|cur_state~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|cur_state~9 .lut_mask = "fff8";
defparam \inst14|cur_state~9 .operation_mode = "normal";
defparam \inst14|cur_state~9 .output_mode = "comb_only";
defparam \inst14|cur_state~9 .register_cascade_mode = "off";
defparam \inst14|cur_state~9 .sum_lutc_input = "datac";
defparam \inst14|cur_state~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \inst14|Mux2~0 (
// Equation(s):
// \inst14|Mux2~0_combout  = (\inst14|cur_state [0] & ((\inst14|cur_state~8_combout ) # ((\inst14|cur_state [2])))) # (!\inst14|cur_state [0] & (((!\inst14|cur_state [2] & \inst14|cur_state~9_combout ))))

	.clk(gnd),
	.dataa(\inst14|cur_state [0]),
	.datab(\inst14|cur_state~8_combout ),
	.datac(\inst14|cur_state [2]),
	.datad(\inst14|cur_state~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux2~0 .lut_mask = "ada8";
defparam \inst14|Mux2~0 .operation_mode = "normal";
defparam \inst14|Mux2~0 .output_mode = "comb_only";
defparam \inst14|Mux2~0 .register_cascade_mode = "off";
defparam \inst14|Mux2~0 .sum_lutc_input = "datac";
defparam \inst14|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \inst14|cur_state~6 (
// Equation(s):
// \inst14|cur_state~6_combout  = (\inst14|process_6~33_combout ) # ((\inst14|count_b0 [0] & (!\inst14|temp1 [2] & \inst14|count_u1~0_combout )))

	.clk(gnd),
	.dataa(\inst14|count_b0 [0]),
	.datab(\inst14|temp1 [2]),
	.datac(\inst14|count_u1~0_combout ),
	.datad(\inst14|process_6~33_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|cur_state~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|cur_state~6 .lut_mask = "ff20";
defparam \inst14|cur_state~6 .operation_mode = "normal";
defparam \inst14|cur_state~6 .output_mode = "comb_only";
defparam \inst14|cur_state~6 .register_cascade_mode = "off";
defparam \inst14|cur_state~6 .sum_lutc_input = "datac";
defparam \inst14|cur_state~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \inst14|Mux2~1 (
// Equation(s):
// \inst14|Mux2~1_combout  = (\inst14|cur_state [2] & ((\inst14|Mux2~0_combout  & (\inst14|cur_state~10_combout )) # (!\inst14|Mux2~0_combout  & ((\inst14|cur_state~6_combout ))))) # (!\inst14|cur_state [2] & (((\inst14|Mux2~0_combout ))))

	.clk(gnd),
	.dataa(\inst14|cur_state [2]),
	.datab(\inst14|cur_state~10_combout ),
	.datac(\inst14|Mux2~0_combout ),
	.datad(\inst14|cur_state~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux2~1 .lut_mask = "dad0";
defparam \inst14|Mux2~1 .operation_mode = "normal";
defparam \inst14|Mux2~1 .output_mode = "comb_only";
defparam \inst14|Mux2~1 .register_cascade_mode = "off";
defparam \inst14|Mux2~1 .sum_lutc_input = "datac";
defparam \inst14|Mux2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \inst14|Mux2~7 (
// Equation(s):
// \inst14|Mux2~7_combout  = (\inst14|cur_state~7_combout  & (((\inst14|Mux0~13_combout ) # (\inst14|Mux0~12_combout )) # (!\inst14|cur_state [0])))

	.clk(gnd),
	.dataa(\inst14|cur_state [0]),
	.datab(\inst14|Mux0~13_combout ),
	.datac(\inst14|cur_state~7_combout ),
	.datad(\inst14|Mux0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux2~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux2~7 .lut_mask = "f0d0";
defparam \inst14|Mux2~7 .operation_mode = "normal";
defparam \inst14|Mux2~7 .output_mode = "comb_only";
defparam \inst14|Mux2~7 .register_cascade_mode = "off";
defparam \inst14|Mux2~7 .sum_lutc_input = "datac";
defparam \inst14|Mux2~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxii_lcell \inst14|Mux2~8 (
// Equation(s):
// \inst14|Mux2~8_combout  = (\inst14|Mux2~7_combout ) # ((!\inst14|cur_state [0] & ((\inst14|Equal3~0 ) # (\inst14|cur_state [2]))))

	.clk(gnd),
	.dataa(\inst14|Equal3~0 ),
	.datab(\inst14|Mux2~7_combout ),
	.datac(\inst14|cur_state [2]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux2~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux2~8 .lut_mask = "ccfe";
defparam \inst14|Mux2~8 .operation_mode = "normal";
defparam \inst14|Mux2~8 .output_mode = "comb_only";
defparam \inst14|Mux2~8 .register_cascade_mode = "off";
defparam \inst14|Mux2~8 .sum_lutc_input = "datac";
defparam \inst14|Mux2~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \inst14|Mux2~2 (
// Equation(s):
// \inst14|Mux2~2_combout  = (\inst14|count_b6~regout ) # ((\inst14|cur_state [1] & (\inst14|count_b0 [0])))

	.clk(gnd),
	.dataa(\inst14|cur_state [1]),
	.datab(\inst14|count_b6~regout ),
	.datac(\inst14|count_b0 [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux2~2 .lut_mask = "ecec";
defparam \inst14|Mux2~2 .operation_mode = "normal";
defparam \inst14|Mux2~2 .output_mode = "comb_only";
defparam \inst14|Mux2~2 .register_cascade_mode = "off";
defparam \inst14|Mux2~2 .sum_lutc_input = "datac";
defparam \inst14|Mux2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \inst14|process_6~55 (
// Equation(s):
// \inst14|process_6~55_combout  = (\inst14|process_6~38_combout  & (((\inst14|process_6~49 ))))

	.clk(gnd),
	.dataa(\inst14|process_6~38_combout ),
	.datab(vcc),
	.datac(\inst14|process_6~49 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|process_6~55_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|process_6~55 .lut_mask = "a0a0";
defparam \inst14|process_6~55 .operation_mode = "normal";
defparam \inst14|process_6~55 .output_mode = "comb_only";
defparam \inst14|process_6~55 .register_cascade_mode = "off";
defparam \inst14|process_6~55 .sum_lutc_input = "datac";
defparam \inst14|process_6~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \inst14|cur_state~3 (
// Equation(s):
// \inst14|cur_state~3_combout  = (!\inst14|process_6~33_combout  & (!\inst14|process_6~55_combout  & ((!\inst14|process_6~43_combout ) # (!\inst14|process_6~46 ))))

	.clk(gnd),
	.dataa(\inst14|process_6~33_combout ),
	.datab(\inst14|process_6~46 ),
	.datac(\inst14|process_6~43_combout ),
	.datad(\inst14|process_6~55_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|cur_state~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|cur_state~3 .lut_mask = "0015";
defparam \inst14|cur_state~3 .operation_mode = "normal";
defparam \inst14|cur_state~3 .output_mode = "comb_only";
defparam \inst14|cur_state~3 .register_cascade_mode = "off";
defparam \inst14|cur_state~3 .sum_lutc_input = "datac";
defparam \inst14|cur_state~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \inst14|Mux2~3 (
// Equation(s):
// \inst14|Mux2~3_combout  = (!\inst14|cur_state [0] & ((\inst14|cur_state [2] & (\inst14|Mux2~2_combout )) # (!\inst14|cur_state [2] & ((!\inst14|cur_state~3_combout )))))

	.clk(gnd),
	.dataa(\inst14|cur_state [2]),
	.datab(\inst14|Mux2~2_combout ),
	.datac(\inst14|cur_state~3_combout ),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux2~3 .lut_mask = "008d";
defparam \inst14|Mux2~3 .operation_mode = "normal";
defparam \inst14|Mux2~3 .output_mode = "comb_only";
defparam \inst14|Mux2~3 .register_cascade_mode = "off";
defparam \inst14|Mux2~3 .sum_lutc_input = "datac";
defparam \inst14|Mux2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \inst14|Mux2~4 (
// Equation(s):
// \inst14|Mux2~4_combout  = (\inst14|cur_state [0] & ((\inst14|cur_state [2] & ((!\inst14|cur_state~3_combout ))) # (!\inst14|cur_state [2] & (\inst14|Equal1~0 ))))

	.clk(gnd),
	.dataa(\inst14|cur_state [2]),
	.datab(\inst14|Equal1~0 ),
	.datac(\inst14|cur_state~3_combout ),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux2~4 .lut_mask = "4e00";
defparam \inst14|Mux2~4 .operation_mode = "normal";
defparam \inst14|Mux2~4 .output_mode = "comb_only";
defparam \inst14|Mux2~4 .register_cascade_mode = "off";
defparam \inst14|Mux2~4 .sum_lutc_input = "datac";
defparam \inst14|Mux2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \inst14|Mux2~5 (
// Equation(s):
// \inst14|Mux2~5_combout  = (\inst14|Mux2~4_combout ) # ((!\inst14|Equal6~0_combout  & (\inst14|Mux2~2_combout  & \inst30|p6~0_combout )))

	.clk(gnd),
	.dataa(\inst14|Equal6~0_combout ),
	.datab(\inst14|Mux2~2_combout ),
	.datac(\inst30|p6~0_combout ),
	.datad(\inst14|Mux2~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux2~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux2~5 .lut_mask = "ff40";
defparam \inst14|Mux2~5 .operation_mode = "normal";
defparam \inst14|Mux2~5 .output_mode = "comb_only";
defparam \inst14|Mux2~5 .register_cascade_mode = "off";
defparam \inst14|Mux2~5 .sum_lutc_input = "datac";
defparam \inst14|Mux2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \inst14|Mux2~6 (
// Equation(s):
// \inst14|Mux2~6_combout  = (\inst14|cur_state [3] & ((\inst14|cur_state [1]) # ((\inst14|Mux2~3_combout )))) # (!\inst14|cur_state [3] & (!\inst14|cur_state [1] & ((\inst14|Mux2~5_combout ))))

	.clk(gnd),
	.dataa(\inst14|cur_state [3]),
	.datab(\inst14|cur_state [1]),
	.datac(\inst14|Mux2~3_combout ),
	.datad(\inst14|Mux2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux2~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux2~6 .lut_mask = "b9a8";
defparam \inst14|Mux2~6 .operation_mode = "normal";
defparam \inst14|Mux2~6 .output_mode = "comb_only";
defparam \inst14|Mux2~6 .register_cascade_mode = "off";
defparam \inst14|Mux2~6 .sum_lutc_input = "datac";
defparam \inst14|Mux2~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \inst14|cur_state[1] (
// Equation(s):
// \inst14|cur_state [1] = DFFEAS((\inst14|cur_state [1] & ((\inst14|Mux2~6_combout  & ((\inst14|Mux2~8_combout ))) # (!\inst14|Mux2~6_combout  & (\inst14|Mux2~1_combout )))) # (!\inst14|cur_state [1] & (((\inst14|Mux2~6_combout )))), GLOBAL(\clock~combout 
// ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst14|Mux2~1_combout ),
	.datab(\inst14|Mux2~8_combout ),
	.datac(\inst14|cur_state [1]),
	.datad(\inst14|Mux2~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|cur_state [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|cur_state[1] .lut_mask = "cfa0";
defparam \inst14|cur_state[1] .operation_mode = "normal";
defparam \inst14|cur_state[1] .output_mode = "reg_only";
defparam \inst14|cur_state[1] .register_cascade_mode = "off";
defparam \inst14|cur_state[1] .sum_lutc_input = "datac";
defparam \inst14|cur_state[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \inst14|Mux1~0 (
// Equation(s):
// \inst14|Mux1~0_combout  = ((\inst14|count_b5 [0] & (\inst14|cur_state [0] & !\inst14|count_b5 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_b5 [0]),
	.datac(\inst14|cur_state [0]),
	.datad(\inst14|count_b5 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux1~0 .lut_mask = "00c0";
defparam \inst14|Mux1~0 .operation_mode = "normal";
defparam \inst14|Mux1~0 .output_mode = "comb_only";
defparam \inst14|Mux1~0 .register_cascade_mode = "off";
defparam \inst14|Mux1~0 .sum_lutc_input = "datac";
defparam \inst14|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \inst14|Mux1~7 (
// Equation(s):
// \inst14|Mux1~7_combout  = (\inst14|count_b2~regout ) # (((\inst14|count_b0 [0] & \inst14|cur_state [2])) # (!\inst14|cur_state [0]))

	.clk(gnd),
	.dataa(\inst14|count_b0 [0]),
	.datab(\inst14|count_b2~regout ),
	.datac(\inst14|cur_state [2]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux1~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux1~7 .lut_mask = "ecff";
defparam \inst14|Mux1~7 .operation_mode = "normal";
defparam \inst14|Mux1~7 .output_mode = "comb_only";
defparam \inst14|Mux1~7 .register_cascade_mode = "off";
defparam \inst14|Mux1~7 .sum_lutc_input = "datac";
defparam \inst14|Mux1~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \inst14|cur_state~5 (
// Equation(s):
// \inst14|cur_state~5_combout  = ((!\inst14|process_6~54_combout  & ((!\inst14|count_b0 [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|process_6~54_combout ),
	.datac(vcc),
	.datad(\inst14|count_b0 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|cur_state~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|cur_state~5 .lut_mask = "0033";
defparam \inst14|cur_state~5 .operation_mode = "normal";
defparam \inst14|cur_state~5 .output_mode = "comb_only";
defparam \inst14|cur_state~5 .register_cascade_mode = "off";
defparam \inst14|cur_state~5 .sum_lutc_input = "datac";
defparam \inst14|cur_state~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \inst14|Mux1~8 (
// Equation(s):
// \inst14|Mux1~8_combout  = (\inst14|process_6~16_combout  & (\inst14|process_6~50_combout  & ((\inst14|cur_state [0])))) # (!\inst14|process_6~16_combout  & (((\inst14|process_6~50_combout  & \inst14|cur_state [0])) # (!\inst14|cur_state~5_combout )))

	.clk(gnd),
	.dataa(\inst14|process_6~16_combout ),
	.datab(\inst14|process_6~50_combout ),
	.datac(\inst14|cur_state~5_combout ),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux1~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux1~8 .lut_mask = "cd05";
defparam \inst14|Mux1~8 .operation_mode = "normal";
defparam \inst14|Mux1~8 .output_mode = "comb_only";
defparam \inst14|Mux1~8 .register_cascade_mode = "off";
defparam \inst14|Mux1~8 .sum_lutc_input = "datac";
defparam \inst14|Mux1~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxii_lcell \inst14|Mux1~6 (
// Equation(s):
// \inst14|Mux1~6_combout  = (((\inst14|process_6~33_combout  & !\inst14|cur_state [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|process_6~33_combout ),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux1~6 .lut_mask = "00f0";
defparam \inst14|Mux1~6 .operation_mode = "normal";
defparam \inst14|Mux1~6 .output_mode = "comb_only";
defparam \inst14|Mux1~6 .register_cascade_mode = "off";
defparam \inst14|Mux1~6 .sum_lutc_input = "datac";
defparam \inst14|Mux1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \inst14|Mux1~9 (
// Equation(s):
// \inst14|Mux1~9_combout  = (\inst14|Mux1~6_combout ) # ((\inst14|cur_state [3] & (\inst14|Mux1~7_combout )) # (!\inst14|cur_state [3] & ((\inst14|Mux1~8_combout ))))

	.clk(gnd),
	.dataa(\inst14|Mux1~7_combout ),
	.datab(\inst14|cur_state [3]),
	.datac(\inst14|Mux1~8_combout ),
	.datad(\inst14|Mux1~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux1~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux1~9 .lut_mask = "ffb8";
defparam \inst14|Mux1~9 .operation_mode = "normal";
defparam \inst14|Mux1~9 .output_mode = "comb_only";
defparam \inst14|Mux1~9 .register_cascade_mode = "off";
defparam \inst14|Mux1~9 .sum_lutc_input = "datac";
defparam \inst14|Mux1~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxii_lcell \inst14|Mux1~1 (
// Equation(s):
// \inst14|Mux1~1_combout  = (\inst14|count_b6~regout ) # ((!\inst14|count_b5 [0] & (!\inst14|cur_state [3] & \inst14|count_b5 [1])))

	.clk(gnd),
	.dataa(\inst14|count_b5 [0]),
	.datab(\inst14|cur_state [3]),
	.datac(\inst14|count_b5 [1]),
	.datad(\inst14|count_b6~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux1~1 .lut_mask = "ff10";
defparam \inst14|Mux1~1 .operation_mode = "normal";
defparam \inst14|Mux1~1 .output_mode = "comb_only";
defparam \inst14|Mux1~1 .register_cascade_mode = "off";
defparam \inst14|Mux1~1 .sum_lutc_input = "datac";
defparam \inst14|Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \inst14|Mux1~2 (
// Equation(s):
// \inst14|Mux1~2_combout  = (\inst14|count_b0 [0] & (((!\inst14|process_6~16_combout ) # (!\inst14|cur_state [0])))) # (!\inst14|count_b0 [0] & (\inst14|Mux1~1_combout  & (!\inst14|cur_state [0])))

	.clk(gnd),
	.dataa(\inst14|Mux1~1_combout ),
	.datab(\inst14|count_b0 [0]),
	.datac(\inst14|cur_state [0]),
	.datad(\inst14|process_6~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux1~2 .lut_mask = "0ece";
defparam \inst14|Mux1~2 .operation_mode = "normal";
defparam \inst14|Mux1~2 .output_mode = "comb_only";
defparam \inst14|Mux1~2 .register_cascade_mode = "off";
defparam \inst14|Mux1~2 .sum_lutc_input = "datac";
defparam \inst14|Mux1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \inst14|cur_state~4 (
// Equation(s):
// \inst14|cur_state~4_combout  = ((\inst14|process_6~54_combout ) # ((\inst14|count_b0 [0] & \inst14|temp1 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_b0 [0]),
	.datac(\inst14|temp1 [2]),
	.datad(\inst14|process_6~54_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|cur_state~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|cur_state~4 .lut_mask = "ffc0";
defparam \inst14|cur_state~4 .operation_mode = "normal";
defparam \inst14|cur_state~4 .output_mode = "comb_only";
defparam \inst14|cur_state~4 .register_cascade_mode = "off";
defparam \inst14|cur_state~4 .sum_lutc_input = "datac";
defparam \inst14|cur_state~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N7
maxii_lcell \inst14|Mux1~3 (
// Equation(s):
// \inst14|Mux1~3_combout  = ((\inst14|cur_state~3_combout  & ((\inst14|cur_state [0]) # (!\inst14|cur_state~4_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|cur_state [0]),
	.datac(\inst14|cur_state~4_combout ),
	.datad(\inst14|cur_state~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux1~3 .lut_mask = "cf00";
defparam \inst14|Mux1~3 .operation_mode = "normal";
defparam \inst14|Mux1~3 .output_mode = "comb_only";
defparam \inst14|Mux1~3 .register_cascade_mode = "off";
defparam \inst14|Mux1~3 .sum_lutc_input = "datac";
defparam \inst14|Mux1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N8
maxii_lcell \inst14|Mux1~4 (
// Equation(s):
// \inst14|Mux1~4_combout  = (\inst14|cur_state [2] & (\inst14|cur_state [0] & ((\inst14|cur_state [3]) # (!\inst14|Mux1~3_combout )))) # (!\inst14|cur_state [2] & (!\inst14|cur_state [0] & (\inst14|cur_state [3] & !\inst14|Mux1~3_combout )))

	.clk(gnd),
	.dataa(\inst14|cur_state [2]),
	.datab(\inst14|cur_state [0]),
	.datac(\inst14|cur_state [3]),
	.datad(\inst14|Mux1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux1~4 .lut_mask = "8098";
defparam \inst14|Mux1~4 .operation_mode = "normal";
defparam \inst14|Mux1~4 .output_mode = "comb_only";
defparam \inst14|Mux1~4 .register_cascade_mode = "off";
defparam \inst14|Mux1~4 .sum_lutc_input = "datac";
defparam \inst14|Mux1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N9
maxii_lcell \inst14|Mux1~5 (
// Equation(s):
// \inst14|Mux1~5_combout  = (\inst14|cur_state [1] & (\inst14|cur_state [2])) # (!\inst14|cur_state [1] & ((\inst14|Mux1~4_combout ) # ((\inst14|cur_state [2] & \inst14|Mux1~2_combout ))))

	.clk(gnd),
	.dataa(\inst14|cur_state [2]),
	.datab(\inst14|cur_state [1]),
	.datac(\inst14|Mux1~2_combout ),
	.datad(\inst14|Mux1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux1~5 .lut_mask = "bba8";
defparam \inst14|Mux1~5 .operation_mode = "normal";
defparam \inst14|Mux1~5 .output_mode = "comb_only";
defparam \inst14|Mux1~5 .register_cascade_mode = "off";
defparam \inst14|Mux1~5 .sum_lutc_input = "datac";
defparam \inst14|Mux1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell \inst14|cur_state[2] (
// Equation(s):
// \inst14|cur_state [2] = DFFEAS((\inst14|cur_state [1] & ((\inst14|Mux1~5_combout  & ((\inst14|Mux1~9_combout ))) # (!\inst14|Mux1~5_combout  & (\inst14|Mux1~0_combout )))) # (!\inst14|cur_state [1] & (((\inst14|Mux1~5_combout )))), GLOBAL(\clock~combout 
// ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst14|cur_state [1]),
	.datab(\inst14|Mux1~0_combout ),
	.datac(\inst14|Mux1~9_combout ),
	.datad(\inst14|Mux1~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|cur_state [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|cur_state[2] .lut_mask = "f588";
defparam \inst14|cur_state[2] .operation_mode = "normal";
defparam \inst14|cur_state[2] .output_mode = "reg_only";
defparam \inst14|cur_state[2] .register_cascade_mode = "off";
defparam \inst14|cur_state[2] .sum_lutc_input = "datac";
defparam \inst14|cur_state[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \inst14|Mux3~8 (
// Equation(s):
// \inst14|Mux3~8_combout  = (\inst14|cur_state [2] & (((\inst14|count_b2~regout ) # (\inst14|count_b0 [0])))) # (!\inst14|cur_state [2] & (!\inst14|Equal5~0  & ((\inst14|count_b0 [0]))))

	.clk(gnd),
	.dataa(\inst14|Equal5~0 ),
	.datab(\inst14|cur_state [2]),
	.datac(\inst14|count_b2~regout ),
	.datad(\inst14|count_b0 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux3~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux3~8 .lut_mask = "ddc0";
defparam \inst14|Mux3~8 .operation_mode = "normal";
defparam \inst14|Mux3~8 .output_mode = "comb_only";
defparam \inst14|Mux3~8 .register_cascade_mode = "off";
defparam \inst14|Mux3~8 .sum_lutc_input = "datac";
defparam \inst14|Mux3~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \inst14|Mux3~9 (
// Equation(s):
// \inst14|Mux3~9_combout  = (\inst14|cur_state [0] & (((\inst14|Mux3~8_combout )))) # (!\inst14|cur_state [0] & (!\inst14|cur_state [2] & ((\inst14|Equal3~0 ))))

	.clk(gnd),
	.dataa(\inst14|cur_state [0]),
	.datab(\inst14|cur_state [2]),
	.datac(\inst14|Mux3~8_combout ),
	.datad(\inst14|Equal3~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux3~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux3~9 .lut_mask = "b1a0";
defparam \inst14|Mux3~9 .operation_mode = "normal";
defparam \inst14|Mux3~9 .output_mode = "comb_only";
defparam \inst14|Mux3~9 .register_cascade_mode = "off";
defparam \inst14|Mux3~9 .sum_lutc_input = "datac";
defparam \inst14|Mux3~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \inst14|cur_state~15 (
// Equation(s):
// \inst14|cur_state~15_combout  = (!\inst14|process_6~50_combout  & (!\inst14|process_6~16_combout  & ((\inst14|count_b0 [0]) # (\inst14|process_6~54_combout ))))

	.clk(gnd),
	.dataa(\inst14|count_b0 [0]),
	.datab(\inst14|process_6~54_combout ),
	.datac(\inst14|process_6~50_combout ),
	.datad(\inst14|process_6~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|cur_state~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|cur_state~15 .lut_mask = "000e";
defparam \inst14|cur_state~15 .operation_mode = "normal";
defparam \inst14|cur_state~15 .output_mode = "comb_only";
defparam \inst14|cur_state~15 .register_cascade_mode = "off";
defparam \inst14|cur_state~15 .sum_lutc_input = "datac";
defparam \inst14|cur_state~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \inst14|cur_state~11 (
// Equation(s):
// \inst14|cur_state~11_combout  = ((\inst14|process_6~33_combout ) # ((!\inst14|process_6~16_combout  & \inst14|cur_state~4_combout )))

	.clk(gnd),
	.dataa(\inst14|process_6~16_combout ),
	.datab(vcc),
	.datac(\inst14|cur_state~4_combout ),
	.datad(\inst14|process_6~33_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|cur_state~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|cur_state~11 .lut_mask = "ff50";
defparam \inst14|cur_state~11 .operation_mode = "normal";
defparam \inst14|cur_state~11 .output_mode = "comb_only";
defparam \inst14|cur_state~11 .register_cascade_mode = "off";
defparam \inst14|cur_state~11 .sum_lutc_input = "datac";
defparam \inst14|cur_state~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \inst14|Mux3~0 (
// Equation(s):
// \inst14|Mux3~0_combout  = (!\inst14|Equal5~0  & ((\inst14|count_b0 [0]) # ((\inst14|count_b4 [1] & !\inst14|count_b4 [0]))))

	.clk(gnd),
	.dataa(\inst14|count_b0 [0]),
	.datab(\inst14|count_b4 [1]),
	.datac(\inst14|Equal5~0 ),
	.datad(\inst14|count_b4 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux3~0 .lut_mask = "0a0e";
defparam \inst14|Mux3~0 .operation_mode = "normal";
defparam \inst14|Mux3~0 .output_mode = "comb_only";
defparam \inst14|Mux3~0 .register_cascade_mode = "off";
defparam \inst14|Mux3~0 .sum_lutc_input = "datac";
defparam \inst14|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \inst14|cur_state~12 (
// Equation(s):
// \inst14|cur_state~12_combout  = (!\inst14|Equal2~0_combout  & ((\inst14|Equal3~0 ) # ((\inst14|count_b0 [0] & \inst14|cur_state [0]))))

	.clk(gnd),
	.dataa(\inst14|Equal3~0 ),
	.datab(\inst14|count_b0 [0]),
	.datac(\inst14|cur_state [0]),
	.datad(\inst14|Equal2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|cur_state~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|cur_state~12 .lut_mask = "00ea";
defparam \inst14|cur_state~12 .operation_mode = "normal";
defparam \inst14|cur_state~12 .output_mode = "comb_only";
defparam \inst14|cur_state~12 .register_cascade_mode = "off";
defparam \inst14|cur_state~12 .sum_lutc_input = "datac";
defparam \inst14|cur_state~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \inst14|Mux3~1 (
// Equation(s):
// \inst14|Mux3~1_combout  = (\inst14|cur_state [2] & (((\inst14|cur_state [0])))) # (!\inst14|cur_state [2] & ((\inst14|cur_state [0] & (\inst14|Mux3~0_combout )) # (!\inst14|cur_state [0] & ((\inst14|cur_state~12_combout )))))

	.clk(gnd),
	.dataa(\inst14|cur_state [2]),
	.datab(\inst14|Mux3~0_combout ),
	.datac(\inst14|cur_state [0]),
	.datad(\inst14|cur_state~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux3~1 .lut_mask = "e5e0";
defparam \inst14|Mux3~1 .operation_mode = "normal";
defparam \inst14|Mux3~1 .output_mode = "comb_only";
defparam \inst14|Mux3~1 .register_cascade_mode = "off";
defparam \inst14|Mux3~1 .sum_lutc_input = "datac";
defparam \inst14|Mux3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \inst14|Mux3~2 (
// Equation(s):
// \inst14|Mux3~2_combout  = (\inst14|cur_state [2] & ((\inst14|Mux3~1_combout  & (\inst14|cur_state~15_combout )) # (!\inst14|Mux3~1_combout  & ((\inst14|cur_state~11_combout ))))) # (!\inst14|cur_state [2] & (((\inst14|Mux3~1_combout ))))

	.clk(gnd),
	.dataa(\inst14|cur_state~15_combout ),
	.datab(\inst14|cur_state~11_combout ),
	.datac(\inst14|cur_state [2]),
	.datad(\inst14|Mux3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux3~2 .lut_mask = "afc0";
defparam \inst14|Mux3~2 .operation_mode = "normal";
defparam \inst14|Mux3~2 .output_mode = "comb_only";
defparam \inst14|Mux3~2 .register_cascade_mode = "off";
defparam \inst14|Mux3~2 .sum_lutc_input = "datac";
defparam \inst14|Mux3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \inst14|Mux3~3 (
// Equation(s):
// \inst14|Mux3~3_combout  = (!\inst14|process_6~50_combout  & (!\inst14|cur_state [2] & ((\inst14|cur_state~4_combout ) # (\inst14|process_6~33_combout ))))

	.clk(gnd),
	.dataa(\inst14|process_6~50_combout ),
	.datab(\inst14|cur_state [2]),
	.datac(\inst14|cur_state~4_combout ),
	.datad(\inst14|process_6~33_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux3~3 .lut_mask = "1110";
defparam \inst14|Mux3~3 .operation_mode = "normal";
defparam \inst14|Mux3~3 .output_mode = "comb_only";
defparam \inst14|Mux3~3 .register_cascade_mode = "off";
defparam \inst14|Mux3~3 .sum_lutc_input = "datac";
defparam \inst14|Mux3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \inst14|Mux3~4 (
// Equation(s):
// \inst14|Mux3~4_combout  = (\inst14|cur_state [0]) # ((\inst14|Mux3~3_combout ) # ((\inst14|cur_state [2] & \inst14|count_b6~regout )))

	.clk(gnd),
	.dataa(\inst14|cur_state [2]),
	.datab(\inst14|count_b6~regout ),
	.datac(\inst14|cur_state [0]),
	.datad(\inst14|Mux3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux3~4 .lut_mask = "fff8";
defparam \inst14|Mux3~4 .operation_mode = "normal";
defparam \inst14|Mux3~4 .output_mode = "comb_only";
defparam \inst14|Mux3~4 .register_cascade_mode = "off";
defparam \inst14|Mux3~4 .sum_lutc_input = "datac";
defparam \inst14|Mux3~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxii_lcell \inst14|Mux3~5 (
// Equation(s):
// \inst14|Mux3~5_combout  = (\inst14|cur_state [2] & (((\inst14|cur_state [0])))) # (!\inst14|cur_state [2] & (\inst14|count_b0 [0] & ((!\inst14|Equal1~0 ) # (!\inst14|cur_state [0]))))

	.clk(gnd),
	.dataa(\inst14|count_b0 [0]),
	.datab(\inst14|cur_state [2]),
	.datac(\inst14|cur_state [0]),
	.datad(\inst14|Equal1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux3~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux3~5 .lut_mask = "c2e2";
defparam \inst14|Mux3~5 .operation_mode = "normal";
defparam \inst14|Mux3~5 .output_mode = "comb_only";
defparam \inst14|Mux3~5 .register_cascade_mode = "off";
defparam \inst14|Mux3~5 .sum_lutc_input = "datac";
defparam \inst14|Mux3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxii_lcell \inst14|cur_state~13 (
// Equation(s):
// \inst14|cur_state~13_combout  = (!\inst14|Equal6~0_combout  & ((\inst14|count_b6~regout ) # ((\inst14|count_b0 [0] & \inst14|cur_state [0]))))

	.clk(gnd),
	.dataa(\inst14|count_b6~regout ),
	.datab(\inst14|count_b0 [0]),
	.datac(\inst14|Equal6~0_combout ),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|cur_state~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|cur_state~13 .lut_mask = "0e0a";
defparam \inst14|cur_state~13 .operation_mode = "normal";
defparam \inst14|cur_state~13 .output_mode = "comb_only";
defparam \inst14|cur_state~13 .register_cascade_mode = "off";
defparam \inst14|cur_state~13 .sum_lutc_input = "datac";
defparam \inst14|cur_state~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \inst14|cur_state~14 (
// Equation(s):
// \inst14|cur_state~14_combout  = (!\inst14|process_6~50_combout  & ((\inst14|process_6~33_combout ) # ((\inst14|count_b0 [0] & !\inst14|process_6~16_combout ))))

	.clk(gnd),
	.dataa(\inst14|count_b0 [0]),
	.datab(\inst14|process_6~33_combout ),
	.datac(\inst14|process_6~50_combout ),
	.datad(\inst14|process_6~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|cur_state~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|cur_state~14 .lut_mask = "0c0e";
defparam \inst14|cur_state~14 .operation_mode = "normal";
defparam \inst14|cur_state~14 .output_mode = "comb_only";
defparam \inst14|cur_state~14 .register_cascade_mode = "off";
defparam \inst14|cur_state~14 .sum_lutc_input = "datac";
defparam \inst14|cur_state~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \inst14|Mux3~6 (
// Equation(s):
// \inst14|Mux3~6_combout  = (\inst14|cur_state [2] & ((\inst14|Mux3~5_combout  & ((\inst14|cur_state~14_combout ))) # (!\inst14|Mux3~5_combout  & (\inst14|cur_state~13_combout )))) # (!\inst14|cur_state [2] & (\inst14|Mux3~5_combout ))

	.clk(gnd),
	.dataa(\inst14|cur_state [2]),
	.datab(\inst14|Mux3~5_combout ),
	.datac(\inst14|cur_state~13_combout ),
	.datad(\inst14|cur_state~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux3~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux3~6 .lut_mask = "ec64";
defparam \inst14|Mux3~6 .operation_mode = "normal";
defparam \inst14|Mux3~6 .output_mode = "comb_only";
defparam \inst14|Mux3~6 .register_cascade_mode = "off";
defparam \inst14|Mux3~6 .sum_lutc_input = "datac";
defparam \inst14|Mux3~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \inst14|Mux3~7 (
// Equation(s):
// \inst14|Mux3~7_combout  = (\inst14|cur_state [3] & ((\inst14|cur_state [1]) # ((\inst14|Mux3~4_combout )))) # (!\inst14|cur_state [3] & (!\inst14|cur_state [1] & ((\inst14|Mux3~6_combout ))))

	.clk(gnd),
	.dataa(\inst14|cur_state [3]),
	.datab(\inst14|cur_state [1]),
	.datac(\inst14|Mux3~4_combout ),
	.datad(\inst14|Mux3~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Mux3~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Mux3~7 .lut_mask = "b9a8";
defparam \inst14|Mux3~7 .operation_mode = "normal";
defparam \inst14|Mux3~7 .output_mode = "comb_only";
defparam \inst14|Mux3~7 .register_cascade_mode = "off";
defparam \inst14|Mux3~7 .sum_lutc_input = "datac";
defparam \inst14|Mux3~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \inst14|cur_state[0] (
// Equation(s):
// \inst14|cur_state [0] = DFFEAS((\inst14|cur_state [1] & ((\inst14|Mux3~7_combout  & (\inst14|Mux3~9_combout )) # (!\inst14|Mux3~7_combout  & ((\inst14|Mux3~2_combout ))))) # (!\inst14|cur_state [1] & (((\inst14|Mux3~7_combout )))), GLOBAL(\clock~combout 
// ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst14|Mux3~9_combout ),
	.datab(\inst14|cur_state [1]),
	.datac(\inst14|Mux3~2_combout ),
	.datad(\inst14|Mux3~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|cur_state [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|cur_state[0] .lut_mask = "bbc0";
defparam \inst14|cur_state[0] .operation_mode = "normal";
defparam \inst14|cur_state[0] .output_mode = "reg_only";
defparam \inst14|cur_state[0] .register_cascade_mode = "off";
defparam \inst14|cur_state[0] .sum_lutc_input = "datac";
defparam \inst14|cur_state[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxii_lcell \inst31|p3~0 (
// Equation(s):
// \inst31|p3~0_combout  = (\inst14|cur_state [3] & ((\inst14|cur_state [0]) # ((\inst14|cur_state [1]) # (\inst14|cur_state [2])))) # (!\inst14|cur_state [3] & (((!\inst14|cur_state [2]) # (!\inst14|cur_state [1]))))

	.clk(gnd),
	.dataa(\inst14|cur_state [0]),
	.datab(\inst14|cur_state [3]),
	.datac(\inst14|cur_state [1]),
	.datad(\inst14|cur_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst31|p3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst31|p3~0 .lut_mask = "cffb";
defparam \inst31|p3~0 .operation_mode = "normal";
defparam \inst31|p3~0 .output_mode = "comb_only";
defparam \inst31|p3~0 .register_cascade_mode = "off";
defparam \inst31|p3~0 .sum_lutc_input = "datac";
defparam \inst31|p3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \inst26|Add0~10 (
// Equation(s):
// \inst26|Add0~10_combout  = \inst30|sel8 [0] $ ((\inst26|tmp [1]))
// \inst26|Add0~12  = CARRY((\inst30|sel8 [0] & (\inst26|tmp [1])))
// \inst26|Add0~12COUT1_36  = CARRY((\inst30|sel8 [0] & (\inst26|tmp [1])))

	.clk(gnd),
	.dataa(\inst30|sel8 [0]),
	.datab(\inst26|tmp [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst26|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst26|Add0~12 ),
	.cout1(\inst26|Add0~12COUT1_36 ));
// synopsys translate_off
defparam \inst26|Add0~10 .lut_mask = "6688";
defparam \inst26|Add0~10 .operation_mode = "arithmetic";
defparam \inst26|Add0~10 .output_mode = "comb_only";
defparam \inst26|Add0~10 .register_cascade_mode = "off";
defparam \inst26|Add0~10 .sum_lutc_input = "datac";
defparam \inst26|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \inst26|tmp[1] (
// Equation(s):
// \inst26|tmp [1] = DFFEAS((\inst26|Add0~10_combout  & (((!\inst26|Equal0~0 )) # (!\inst26|Equal0~1_combout ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst26|Equal0~1_combout ),
	.datab(\inst26|Add0~10_combout ),
	.datac(\inst26|Equal0~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst26|tmp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst26|tmp[1] .lut_mask = "4c4c";
defparam \inst26|tmp[1] .operation_mode = "normal";
defparam \inst26|tmp[1] .output_mode = "reg_only";
defparam \inst26|tmp[1] .register_cascade_mode = "off";
defparam \inst26|tmp[1] .sum_lutc_input = "datac";
defparam \inst26|tmp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \inst26|Add0~15 (
// Equation(s):
// \inst26|Add0~15_combout  = (\inst26|tmp [2] $ ((\inst26|Add0~12 )))
// \inst26|Add0~17  = CARRY(((!\inst26|Add0~12 ) # (!\inst26|tmp [2])))
// \inst26|Add0~17COUT1_37  = CARRY(((!\inst26|Add0~12COUT1_36 ) # (!\inst26|tmp [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst26|tmp [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst26|Add0~12 ),
	.cin1(\inst26|Add0~12COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst26|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\inst26|Add0~17 ),
	.cout1(\inst26|Add0~17COUT1_37 ));
// synopsys translate_off
defparam \inst26|Add0~15 .cin0_used = "true";
defparam \inst26|Add0~15 .cin1_used = "true";
defparam \inst26|Add0~15 .lut_mask = "3c3f";
defparam \inst26|Add0~15 .operation_mode = "arithmetic";
defparam \inst26|Add0~15 .output_mode = "comb_only";
defparam \inst26|Add0~15 .register_cascade_mode = "off";
defparam \inst26|Add0~15 .sum_lutc_input = "cin";
defparam \inst26|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \inst26|tmp[2] (
// Equation(s):
// \inst26|Equal0~0  = (\inst26|tmp [4] & (!\inst26|tmp [1] & (!F1_tmp[2] & \inst26|tmp [3])))
// \inst26|tmp [2] = DFFEAS(\inst26|Equal0~0 , GLOBAL(\clock~combout ), VCC, , , \inst26|Add0~15_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst26|tmp [4]),
	.datab(\inst26|tmp [1]),
	.datac(\inst26|Add0~15_combout ),
	.datad(\inst26|tmp [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst26|Equal0~0 ),
	.regout(\inst26|tmp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst26|tmp[2] .lut_mask = "0200";
defparam \inst26|tmp[2] .operation_mode = "normal";
defparam \inst26|tmp[2] .output_mode = "reg_and_comb";
defparam \inst26|tmp[2] .register_cascade_mode = "off";
defparam \inst26|tmp[2] .sum_lutc_input = "qfbk";
defparam \inst26|tmp[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \inst26|Add0~0 (
// Equation(s):
// \inst26|Add0~0_combout  = (\inst26|tmp [3] $ ((!\inst26|Add0~17 )))
// \inst26|Add0~2  = CARRY(((\inst26|tmp [3] & !\inst26|Add0~17 )))
// \inst26|Add0~2COUT1_38  = CARRY(((\inst26|tmp [3] & !\inst26|Add0~17COUT1_37 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst26|tmp [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst26|Add0~17 ),
	.cin1(\inst26|Add0~17COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst26|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\inst26|Add0~2 ),
	.cout1(\inst26|Add0~2COUT1_38 ));
// synopsys translate_off
defparam \inst26|Add0~0 .cin0_used = "true";
defparam \inst26|Add0~0 .cin1_used = "true";
defparam \inst26|Add0~0 .lut_mask = "c30c";
defparam \inst26|Add0~0 .operation_mode = "arithmetic";
defparam \inst26|Add0~0 .output_mode = "comb_only";
defparam \inst26|Add0~0 .register_cascade_mode = "off";
defparam \inst26|Add0~0 .sum_lutc_input = "cin";
defparam \inst26|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \inst26|tmp[3] (
// Equation(s):
// \inst26|tmp [3] = DFFEAS(((\inst26|Add0~0_combout  & ((!\inst26|Equal0~1_combout ) # (!\inst26|Equal0~0 )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst26|Equal0~0 ),
	.datab(vcc),
	.datac(\inst26|Equal0~1_combout ),
	.datad(\inst26|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst26|tmp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst26|tmp[3] .lut_mask = "5f00";
defparam \inst26|tmp[3] .operation_mode = "normal";
defparam \inst26|tmp[3] .output_mode = "reg_only";
defparam \inst26|tmp[3] .register_cascade_mode = "off";
defparam \inst26|tmp[3] .sum_lutc_input = "datac";
defparam \inst26|tmp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \inst26|Add0~5 (
// Equation(s):
// \inst26|Add0~5_combout  = \inst26|tmp [4] $ ((((\inst26|Add0~2 ))))
// \inst26|Add0~7  = CARRY(((!\inst26|Add0~2COUT1_38 )) # (!\inst26|tmp [4]))

	.clk(gnd),
	.dataa(\inst26|tmp [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst26|Add0~2 ),
	.cin1(\inst26|Add0~2COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst26|Add0~5_combout ),
	.regout(),
	.cout(\inst26|Add0~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst26|Add0~5 .cin0_used = "true";
defparam \inst26|Add0~5 .cin1_used = "true";
defparam \inst26|Add0~5 .lut_mask = "5a5f";
defparam \inst26|Add0~5 .operation_mode = "arithmetic";
defparam \inst26|Add0~5 .output_mode = "comb_only";
defparam \inst26|Add0~5 .register_cascade_mode = "off";
defparam \inst26|Add0~5 .sum_lutc_input = "cin";
defparam \inst26|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \inst26|Add0~20 (
// Equation(s):
// \inst26|Add0~20_combout  = \inst26|tmp [5] $ ((((!\inst26|Add0~7 ))))
// \inst26|Add0~22  = CARRY((\inst26|tmp [5] & ((!\inst26|Add0~7 ))))
// \inst26|Add0~22COUT1_39  = CARRY((\inst26|tmp [5] & ((!\inst26|Add0~7 ))))

	.clk(gnd),
	.dataa(\inst26|tmp [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst26|Add0~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst26|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\inst26|Add0~22 ),
	.cout1(\inst26|Add0~22COUT1_39 ));
// synopsys translate_off
defparam \inst26|Add0~20 .cin_used = "true";
defparam \inst26|Add0~20 .lut_mask = "a50a";
defparam \inst26|Add0~20 .operation_mode = "arithmetic";
defparam \inst26|Add0~20 .output_mode = "comb_only";
defparam \inst26|Add0~20 .register_cascade_mode = "off";
defparam \inst26|Add0~20 .sum_lutc_input = "cin";
defparam \inst26|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \inst26|tmp[5] (
// Equation(s):
// \inst26|tmp [5] = DFFEAS((\inst26|Add0~20_combout  & (((!\inst26|Equal0~0 ) # (!\inst26|Equal0~1_combout )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst26|Add0~20_combout ),
	.datab(vcc),
	.datac(\inst26|Equal0~1_combout ),
	.datad(\inst26|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst26|tmp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst26|tmp[5] .lut_mask = "0aaa";
defparam \inst26|tmp[5] .operation_mode = "normal";
defparam \inst26|tmp[5] .output_mode = "reg_only";
defparam \inst26|tmp[5] .register_cascade_mode = "off";
defparam \inst26|tmp[5] .sum_lutc_input = "datac";
defparam \inst26|tmp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \inst26|Add0~25 (
// Equation(s):
// \inst26|Add0~25_combout  = (\inst26|tmp [6] $ (((!\inst26|Add0~7  & \inst26|Add0~22 ) # (\inst26|Add0~7  & \inst26|Add0~22COUT1_39 ))))
// \inst26|Add0~27  = CARRY(((!\inst26|Add0~22 ) # (!\inst26|tmp [6])))
// \inst26|Add0~27COUT1_40  = CARRY(((!\inst26|Add0~22COUT1_39 ) # (!\inst26|tmp [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst26|tmp [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst26|Add0~7 ),
	.cin0(\inst26|Add0~22 ),
	.cin1(\inst26|Add0~22COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst26|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\inst26|Add0~27 ),
	.cout1(\inst26|Add0~27COUT1_40 ));
// synopsys translate_off
defparam \inst26|Add0~25 .cin0_used = "true";
defparam \inst26|Add0~25 .cin1_used = "true";
defparam \inst26|Add0~25 .cin_used = "true";
defparam \inst26|Add0~25 .lut_mask = "3c3f";
defparam \inst26|Add0~25 .operation_mode = "arithmetic";
defparam \inst26|Add0~25 .output_mode = "comb_only";
defparam \inst26|Add0~25 .register_cascade_mode = "off";
defparam \inst26|Add0~25 .sum_lutc_input = "cin";
defparam \inst26|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \inst26|tmp[6] (
// Equation(s):
// \inst26|tmp [6] = DFFEAS((\inst26|Add0~25_combout  & (((!\inst26|Equal0~1_combout )) # (!\inst26|Equal0~0 ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst26|Equal0~0 ),
	.datab(\inst26|Add0~25_combout ),
	.datac(\inst26|Equal0~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst26|tmp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst26|tmp[6] .lut_mask = "4c4c";
defparam \inst26|tmp[6] .operation_mode = "normal";
defparam \inst26|tmp[6] .output_mode = "reg_only";
defparam \inst26|tmp[6] .register_cascade_mode = "off";
defparam \inst26|tmp[6] .sum_lutc_input = "datac";
defparam \inst26|tmp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \inst26|Add0~30 (
// Equation(s):
// \inst26|Add0~30_combout  = (\inst26|tmp [7] $ ((!(!\inst26|Add0~7  & \inst26|Add0~27 ) # (\inst26|Add0~7  & \inst26|Add0~27COUT1_40 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst26|tmp [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst26|Add0~7 ),
	.cin0(\inst26|Add0~27 ),
	.cin1(\inst26|Add0~27COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst26|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst26|Add0~30 .cin0_used = "true";
defparam \inst26|Add0~30 .cin1_used = "true";
defparam \inst26|Add0~30 .cin_used = "true";
defparam \inst26|Add0~30 .lut_mask = "c3c3";
defparam \inst26|Add0~30 .operation_mode = "normal";
defparam \inst26|Add0~30 .output_mode = "comb_only";
defparam \inst26|Add0~30 .register_cascade_mode = "off";
defparam \inst26|Add0~30 .sum_lutc_input = "cin";
defparam \inst26|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \inst26|tmp[7] (
// Equation(s):
// \inst26|tmp [7] = DFFEAS(((\inst26|Add0~30_combout  & ((!\inst26|Equal0~1_combout ) # (!\inst26|Equal0~0 )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst26|Equal0~0 ),
	.datab(vcc),
	.datac(\inst26|Equal0~1_combout ),
	.datad(\inst26|Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst26|tmp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst26|tmp[7] .lut_mask = "5f00";
defparam \inst26|tmp[7] .operation_mode = "normal";
defparam \inst26|tmp[7] .output_mode = "reg_only";
defparam \inst26|tmp[7] .register_cascade_mode = "off";
defparam \inst26|tmp[7] .sum_lutc_input = "datac";
defparam \inst26|tmp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \inst26|Equal0~1 (
// Equation(s):
// \inst26|Equal0~1_combout  = (\inst30|sel8 [0] & (\inst26|tmp [7] & (\inst26|tmp [5] & \inst26|tmp [6])))

	.clk(gnd),
	.dataa(\inst30|sel8 [0]),
	.datab(\inst26|tmp [7]),
	.datac(\inst26|tmp [5]),
	.datad(\inst26|tmp [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst26|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst26|Equal0~1 .lut_mask = "8000";
defparam \inst26|Equal0~1 .operation_mode = "normal";
defparam \inst26|Equal0~1 .output_mode = "comb_only";
defparam \inst26|Equal0~1 .register_cascade_mode = "off";
defparam \inst26|Equal0~1 .sum_lutc_input = "datac";
defparam \inst26|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \inst26|tmp[4] (
// Equation(s):
// \inst26|tmp [4] = DFFEAS((\inst26|Add0~5_combout  & (((!\inst26|Equal0~0 )) # (!\inst26|Equal0~1_combout ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst26|Equal0~1_combout ),
	.datab(\inst26|Equal0~0 ),
	.datac(\inst26|Add0~5_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst26|tmp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst26|tmp[4] .lut_mask = "7070";
defparam \inst26|tmp[4] .operation_mode = "normal";
defparam \inst26|tmp[4] .output_mode = "reg_only";
defparam \inst26|tmp[4] .register_cascade_mode = "off";
defparam \inst26|tmp[4] .sum_lutc_input = "datac";
defparam \inst26|tmp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \inst26|clktmp (
// Equation(s):
// \inst26|clktmp~regout  = DFFEAS((\inst26|clktmp~regout  $ (((\inst26|Equal0~0  & \inst26|Equal0~1_combout )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst26|Equal0~0 ),
	.datac(\inst26|clktmp~regout ),
	.datad(\inst26|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst26|clktmp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst26|clktmp .lut_mask = "3cf0";
defparam \inst26|clktmp .operation_mode = "normal";
defparam \inst26|clktmp .output_mode = "reg_only";
defparam \inst26|clktmp .register_cascade_mode = "off";
defparam \inst26|clktmp .sum_lutc_input = "datac";
defparam \inst26|clktmp .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \inst30|sel2_2[0] (
// Equation(s):
// \inst30|sel2_2 [0] = DFFEAS((((!\inst30|sel2_2 [0]))), \inst26|clktmp~regout , VCC, , , , , , )

	.clk(\inst26|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst30|sel2_2 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst30|sel2_2 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|sel2_2[0] .lut_mask = "00ff";
defparam \inst30|sel2_2[0] .operation_mode = "normal";
defparam \inst30|sel2_2[0] .output_mode = "reg_only";
defparam \inst30|sel2_2[0] .register_cascade_mode = "off";
defparam \inst30|sel2_2[0] .sum_lutc_input = "datac";
defparam \inst30|sel2_2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \inst31|buzz_out~0 (
// Equation(s):
// \inst31|buzz_out~0_combout  = (!\inst31|p3~0_combout  & ((\inst30|sel2_2 [0] & (\inst31|buz0~regout )) # (!\inst30|sel2_2 [0] & ((\clock~combout )))))

	.clk(gnd),
	.dataa(\inst31|p3~0_combout ),
	.datab(\inst31|buz0~regout ),
	.datac(\inst30|sel2_2 [0]),
	.datad(\clock~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst31|buzz_out~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst31|buzz_out~0 .lut_mask = "4540";
defparam \inst31|buzz_out~0 .operation_mode = "normal";
defparam \inst31|buzz_out~0 .output_mode = "comb_only";
defparam \inst31|buzz_out~0 .register_cascade_mode = "off";
defparam \inst31|buzz_out~0 .sum_lutc_input = "datac";
defparam \inst31|buzz_out~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N1
maxii_lcell \inst35|Add0~0 (
// Equation(s):
// \inst35|Add0~0_combout  = ((!\inst35|cnt [0]))
// \inst35|Add0~2  = CARRY(((\inst35|cnt [0])))
// \inst35|Add0~2COUT1_31  = CARRY(((\inst35|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst35|cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\inst35|Add0~2 ),
	.cout1(\inst35|Add0~2COUT1_31 ));
// synopsys translate_off
defparam \inst35|Add0~0 .lut_mask = "33cc";
defparam \inst35|Add0~0 .operation_mode = "arithmetic";
defparam \inst35|Add0~0 .output_mode = "comb_only";
defparam \inst35|Add0~0 .register_cascade_mode = "off";
defparam \inst35|Add0~0 .sum_lutc_input = "datac";
defparam \inst35|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N0
maxii_lcell \inst35|cnt[0] (
// Equation(s):
// \inst35|cnt [0] = DFFEAS((\inst35|Add0~0_combout  & (((\inst35|cnt [4]) # (\inst35|cnt [3])) # (!\inst35|Equal0~0_combout ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst35|Equal0~0_combout ),
	.datab(\inst35|cnt [4]),
	.datac(\inst35|cnt [3]),
	.datad(\inst35|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst35|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|cnt[0] .lut_mask = "fd00";
defparam \inst35|cnt[0] .operation_mode = "normal";
defparam \inst35|cnt[0] .output_mode = "reg_only";
defparam \inst35|cnt[0] .register_cascade_mode = "off";
defparam \inst35|cnt[0] .sum_lutc_input = "datac";
defparam \inst35|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N2
maxii_lcell \inst35|Add0~5 (
// Equation(s):
// \inst35|Add0~5_combout  = (\inst35|cnt [1] $ ((\inst35|Add0~2 )))
// \inst35|Add0~7  = CARRY(((!\inst35|Add0~2 ) # (!\inst35|cnt [1])))
// \inst35|Add0~7COUT1_32  = CARRY(((!\inst35|Add0~2COUT1_31 ) # (!\inst35|cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst35|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst35|Add0~2 ),
	.cin1(\inst35|Add0~2COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst35|Add0~7 ),
	.cout1(\inst35|Add0~7COUT1_32 ));
// synopsys translate_off
defparam \inst35|Add0~5 .cin0_used = "true";
defparam \inst35|Add0~5 .cin1_used = "true";
defparam \inst35|Add0~5 .lut_mask = "3c3f";
defparam \inst35|Add0~5 .operation_mode = "arithmetic";
defparam \inst35|Add0~5 .output_mode = "comb_only";
defparam \inst35|Add0~5 .register_cascade_mode = "off";
defparam \inst35|Add0~5 .sum_lutc_input = "cin";
defparam \inst35|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N3
maxii_lcell \inst35|Add0~10 (
// Equation(s):
// \inst35|Add0~10_combout  = \inst35|cnt [2] $ ((((!\inst35|Add0~7 ))))
// \inst35|Add0~12  = CARRY((\inst35|cnt [2] & ((!\inst35|Add0~7 ))))
// \inst35|Add0~12COUT1_33  = CARRY((\inst35|cnt [2] & ((!\inst35|Add0~7COUT1_32 ))))

	.clk(gnd),
	.dataa(\inst35|cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst35|Add0~7 ),
	.cin1(\inst35|Add0~7COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst35|Add0~12 ),
	.cout1(\inst35|Add0~12COUT1_33 ));
// synopsys translate_off
defparam \inst35|Add0~10 .cin0_used = "true";
defparam \inst35|Add0~10 .cin1_used = "true";
defparam \inst35|Add0~10 .lut_mask = "a50a";
defparam \inst35|Add0~10 .operation_mode = "arithmetic";
defparam \inst35|Add0~10 .output_mode = "comb_only";
defparam \inst35|Add0~10 .register_cascade_mode = "off";
defparam \inst35|Add0~10 .sum_lutc_input = "cin";
defparam \inst35|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N4
maxii_lcell \inst35|Add0~20 (
// Equation(s):
// \inst35|Add0~20_combout  = (\inst35|cnt [3] $ ((\inst35|Add0~12 )))
// \inst35|Add0~22  = CARRY(((!\inst35|Add0~12COUT1_33 ) # (!\inst35|cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst35|cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst35|Add0~12 ),
	.cin1(\inst35|Add0~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Add0~20_combout ),
	.regout(),
	.cout(\inst35|Add0~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Add0~20 .cin0_used = "true";
defparam \inst35|Add0~20 .cin1_used = "true";
defparam \inst35|Add0~20 .lut_mask = "3c3f";
defparam \inst35|Add0~20 .operation_mode = "arithmetic";
defparam \inst35|Add0~20 .output_mode = "comb_only";
defparam \inst35|Add0~20 .register_cascade_mode = "off";
defparam \inst35|Add0~20 .sum_lutc_input = "cin";
defparam \inst35|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N9
maxii_lcell \inst35|cnt[4] (
// Equation(s):
// \inst35|Mux0~0  = (\inst35|cnt [2] & ((\inst35|cnt [1]) # (N1_cnt[4] $ (\inst35|cnt [0])))) # (!\inst35|cnt [2] & (((N1_cnt[4]))))
// \inst35|cnt [4] = DFFEAS(\inst35|Mux0~0 , GLOBAL(\clock~combout ), VCC, , , \inst35|Add0~15_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst35|cnt [2]),
	.datab(\inst35|cnt [1]),
	.datac(\inst35|Add0~15_combout ),
	.datad(\inst35|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux0~0 ),
	.regout(\inst35|cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|cnt[4] .lut_mask = "daf8";
defparam \inst35|cnt[4] .operation_mode = "normal";
defparam \inst35|cnt[4] .output_mode = "reg_and_comb";
defparam \inst35|cnt[4] .register_cascade_mode = "off";
defparam \inst35|cnt[4] .sum_lutc_input = "qfbk";
defparam \inst35|cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N7
maxii_lcell \inst35|cnt[3] (
// Equation(s):
// \inst35|Mux0~1  = ((\inst35|cnt [5]) # ((N1_cnt[3]) # (\inst35|Mux0~0 )))
// \inst35|cnt [3] = DFFEAS(\inst35|Mux0~1 , GLOBAL(\clock~combout ), VCC, , , \inst35|Add0~20_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst35|cnt [5]),
	.datac(\inst35|Add0~20_combout ),
	.datad(\inst35|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux0~1 ),
	.regout(\inst35|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|cnt[3] .lut_mask = "fffc";
defparam \inst35|cnt[3] .operation_mode = "normal";
defparam \inst35|cnt[3] .output_mode = "reg_and_comb";
defparam \inst35|cnt[3] .register_cascade_mode = "off";
defparam \inst35|cnt[3] .sum_lutc_input = "qfbk";
defparam \inst35|cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N5
maxii_lcell \inst35|Add0~15 (
// Equation(s):
// \inst35|Add0~15_combout  = (\inst35|cnt [4] $ ((!\inst35|Add0~22 )))
// \inst35|Add0~17  = CARRY(((\inst35|cnt [4] & !\inst35|Add0~22 )))
// \inst35|Add0~17COUT1_34  = CARRY(((\inst35|cnt [4] & !\inst35|Add0~22 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst35|cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst35|Add0~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\inst35|Add0~17 ),
	.cout1(\inst35|Add0~17COUT1_34 ));
// synopsys translate_off
defparam \inst35|Add0~15 .cin_used = "true";
defparam \inst35|Add0~15 .lut_mask = "c30c";
defparam \inst35|Add0~15 .operation_mode = "arithmetic";
defparam \inst35|Add0~15 .output_mode = "comb_only";
defparam \inst35|Add0~15 .register_cascade_mode = "off";
defparam \inst35|Add0~15 .sum_lutc_input = "cin";
defparam \inst35|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N2
maxii_lcell \inst35|cnt[1] (
// Equation(s):
// \inst35|cnt [1] = DFFEAS((\inst35|Add0~5_combout  & ((\inst35|cnt [4]) # ((\inst35|cnt [3]) # (!\inst35|Equal0~0_combout )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst35|cnt [4]),
	.datab(\inst35|cnt [3]),
	.datac(\inst35|Equal0~0_combout ),
	.datad(\inst35|Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst35|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|cnt[1] .lut_mask = "ef00";
defparam \inst35|cnt[1] .operation_mode = "normal";
defparam \inst35|cnt[1] .output_mode = "reg_only";
defparam \inst35|cnt[1] .register_cascade_mode = "off";
defparam \inst35|cnt[1] .sum_lutc_input = "datac";
defparam \inst35|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N8
maxii_lcell \inst35|cnt[2] (
// Equation(s):
// \inst35|cnt [2] = DFFEAS((\inst35|Add0~10_combout  & ((\inst35|cnt [4]) # ((\inst35|cnt [3]) # (!\inst35|Equal0~0_combout )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst35|Add0~10_combout ),
	.datab(\inst35|cnt [4]),
	.datac(\inst35|Equal0~0_combout ),
	.datad(\inst35|cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst35|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|cnt[2] .lut_mask = "aa8a";
defparam \inst35|cnt[2] .operation_mode = "normal";
defparam \inst35|cnt[2] .output_mode = "reg_only";
defparam \inst35|cnt[2] .register_cascade_mode = "off";
defparam \inst35|cnt[2] .sum_lutc_input = "datac";
defparam \inst35|cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N0
maxii_lcell \inst35|Equal0~0 (
// Equation(s):
// \inst35|Equal0~0_combout  = (\inst35|cnt [2] & (\inst35|cnt [1] & (\inst35|cnt [5] & !\inst35|cnt [0])))

	.clk(gnd),
	.dataa(\inst35|cnt [2]),
	.datab(\inst35|cnt [1]),
	.datac(\inst35|cnt [5]),
	.datad(\inst35|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Equal0~0 .lut_mask = "0080";
defparam \inst35|Equal0~0 .operation_mode = "normal";
defparam \inst35|Equal0~0 .output_mode = "comb_only";
defparam \inst35|Equal0~0 .register_cascade_mode = "off";
defparam \inst35|Equal0~0 .sum_lutc_input = "datac";
defparam \inst35|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N6
maxii_lcell \inst35|Add0~25 (
// Equation(s):
// \inst35|Add0~25_combout  = (((!\inst35|Add0~22  & \inst35|Add0~17 ) # (\inst35|Add0~22  & \inst35|Add0~17COUT1_34 ) $ (\inst35|cnt [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst35|cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst35|Add0~22 ),
	.cin0(\inst35|Add0~17 ),
	.cin1(\inst35|Add0~17COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Add0~25 .cin0_used = "true";
defparam \inst35|Add0~25 .cin1_used = "true";
defparam \inst35|Add0~25 .cin_used = "true";
defparam \inst35|Add0~25 .lut_mask = "0ff0";
defparam \inst35|Add0~25 .operation_mode = "normal";
defparam \inst35|Add0~25 .output_mode = "comb_only";
defparam \inst35|Add0~25 .register_cascade_mode = "off";
defparam \inst35|Add0~25 .sum_lutc_input = "cin";
defparam \inst35|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N9
maxii_lcell \inst35|cnt[5] (
// Equation(s):
// \inst35|cnt [5] = DFFEAS((\inst35|Add0~25_combout  & (((\inst35|cnt [4]) # (\inst35|cnt [3])) # (!\inst35|Equal0~0_combout ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst35|Equal0~0_combout ),
	.datab(\inst35|cnt [4]),
	.datac(\inst35|Add0~25_combout ),
	.datad(\inst35|cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst35|cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|cnt[5] .lut_mask = "f0d0";
defparam \inst35|cnt[5] .operation_mode = "normal";
defparam \inst35|cnt[5] .output_mode = "reg_only";
defparam \inst35|cnt[5] .register_cascade_mode = "off";
defparam \inst35|cnt[5] .sum_lutc_input = "datac";
defparam \inst35|cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxii_lcell \inst34|cat[7] (
// Equation(s):
// \inst34|cat [7] = DFFEAS(((\inst34|p2:count[2]~regout ) # ((\inst34|p2~0_combout ) # (!\inst34|p2:count[0]~regout ))) # (!\inst34|p2:count[1]~regout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|p2:count[1]~regout ),
	.datab(\inst34|p2:count[2]~regout ),
	.datac(\inst34|p2:count[0]~regout ),
	.datad(\inst34|p2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|cat [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|cat[7] .lut_mask = "ffdf";
defparam \inst34|cat[7] .operation_mode = "normal";
defparam \inst34|cat[7] .output_mode = "reg_only";
defparam \inst34|cat[7] .register_cascade_mode = "off";
defparam \inst34|cat[7] .sum_lutc_input = "datac";
defparam \inst34|cat[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \inst34|cat[6] (
// Equation(s):
// \inst34|cat [6] = DFFEAS((\inst34|p2:count[2]~regout ) # ((\inst34|p2:count[0]~regout ) # ((\inst34|p2~0_combout ) # (!\inst34|p2:count[1]~regout ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|p2:count[2]~regout ),
	.datab(\inst34|p2:count[0]~regout ),
	.datac(\inst34|p2:count[1]~regout ),
	.datad(\inst34|p2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|cat [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|cat[6] .lut_mask = "ffef";
defparam \inst34|cat[6] .operation_mode = "normal";
defparam \inst34|cat[6] .output_mode = "reg_only";
defparam \inst34|cat[6] .register_cascade_mode = "off";
defparam \inst34|cat[6] .sum_lutc_input = "datac";
defparam \inst34|cat[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N6
maxii_lcell \inst34|cat[5] (
// Equation(s):
// \inst34|cat [5] = DFFEAS((\inst34|p2~0_combout ) # (((\inst34|p2:count[1]~regout ) # (!\inst34|p2:count[2]~regout )) # (!\inst34|p2:count[0]~regout )), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|p2~0_combout ),
	.datab(\inst34|p2:count[0]~regout ),
	.datac(\inst34|p2:count[1]~regout ),
	.datad(\inst34|p2:count[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|cat [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|cat[5] .lut_mask = "fbff";
defparam \inst34|cat[5] .operation_mode = "normal";
defparam \inst34|cat[5] .output_mode = "reg_only";
defparam \inst34|cat[5] .register_cascade_mode = "off";
defparam \inst34|cat[5] .sum_lutc_input = "datac";
defparam \inst34|cat[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N4
maxii_lcell \inst34|cat[4] (
// Equation(s):
// \inst34|cat [4] = DFFEAS((\inst34|p2~0_combout ) # ((\inst34|p2:count[0]~regout ) # ((\inst34|p2:count[1]~regout ) # (!\inst34|p2:count[2]~regout ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|p2~0_combout ),
	.datab(\inst34|p2:count[0]~regout ),
	.datac(\inst34|p2:count[1]~regout ),
	.datad(\inst34|p2:count[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|cat [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|cat[4] .lut_mask = "feff";
defparam \inst34|cat[4] .operation_mode = "normal";
defparam \inst34|cat[4] .output_mode = "reg_only";
defparam \inst34|cat[4] .register_cascade_mode = "off";
defparam \inst34|cat[4] .sum_lutc_input = "datac";
defparam \inst34|cat[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell \inst34|cat[3] (
// Equation(s):
// \inst34|cat [3] = DFFEAS(((\inst34|p2~0_combout ) # ((!\inst34|p2:count[2]~regout ) # (!\inst34|p2:count[0]~regout ))) # (!\inst34|p2:count[1]~regout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|p2:count[1]~regout ),
	.datab(\inst34|p2~0_combout ),
	.datac(\inst34|p2:count[0]~regout ),
	.datad(\inst34|p2:count[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|cat [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|cat[3] .lut_mask = "dfff";
defparam \inst34|cat[3] .operation_mode = "normal";
defparam \inst34|cat[3] .output_mode = "reg_only";
defparam \inst34|cat[3] .register_cascade_mode = "off";
defparam \inst34|cat[3] .sum_lutc_input = "datac";
defparam \inst34|cat[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell \inst34|cat[2] (
// Equation(s):
// \inst34|cat [2] = DFFEAS(((\inst34|p2~0_combout ) # ((\inst34|p2:count[0]~regout ) # (!\inst34|p2:count[2]~regout ))) # (!\inst34|p2:count[1]~regout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|p2:count[1]~regout ),
	.datab(\inst34|p2~0_combout ),
	.datac(\inst34|p2:count[0]~regout ),
	.datad(\inst34|p2:count[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|cat [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|cat[2] .lut_mask = "fdff";
defparam \inst34|cat[2] .operation_mode = "normal";
defparam \inst34|cat[2] .output_mode = "reg_only";
defparam \inst34|cat[2] .register_cascade_mode = "off";
defparam \inst34|cat[2] .sum_lutc_input = "datac";
defparam \inst34|cat[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxii_lcell \inst34|cat[1] (
// Equation(s):
// \inst34|cat [1] = DFFEAS((((!\inst34|seg_temp7[3]~5_combout ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp7[3]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|cat [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|cat[1] .lut_mask = "00ff";
defparam \inst34|cat[1] .operation_mode = "normal";
defparam \inst34|cat[1] .output_mode = "reg_only";
defparam \inst34|cat[1] .register_cascade_mode = "off";
defparam \inst34|cat[1] .sum_lutc_input = "datac";
defparam \inst34|cat[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxii_lcell \inst34|cat[0] (
// Equation(s):
// \inst34|cat [0] = DFFEAS((((!\inst34|seg_temp8[6]~6_combout ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|seg_temp8[6]~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|cat [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|cat[0] .lut_mask = "0f0f";
defparam \inst34|cat[0] .operation_mode = "normal";
defparam \inst34|cat[0] .output_mode = "reg_only";
defparam \inst34|cat[0] .register_cascade_mode = "off";
defparam \inst34|cat[0] .sum_lutc_input = "datac";
defparam \inst34|cat[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \inst30|col_r[7]~12 (
// Equation(s):
// \inst30|col_r[7]~12_combout  = (\inst14|cur_state [2] & ((\inst14|cur_state [1] $ (!\inst14|cur_state [0])) # (!\inst14|cur_state [3]))) # (!\inst14|cur_state [2] & ((\inst14|cur_state [1]) # (\inst14|cur_state [3] $ (\inst14|cur_state [0]))))

	.clk(gnd),
	.dataa(\inst14|cur_state [2]),
	.datab(\inst14|cur_state [3]),
	.datac(\inst14|cur_state [1]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|col_r[7]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|col_r[7]~12 .lut_mask = "f37e";
defparam \inst30|col_r[7]~12 .operation_mode = "normal";
defparam \inst30|col_r[7]~12 .output_mode = "comb_only";
defparam \inst30|col_r[7]~12 .register_cascade_mode = "off";
defparam \inst30|col_r[7]~12 .sum_lutc_input = "datac";
defparam \inst30|col_r[7]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell \inst30|p6~2 (
// Equation(s):
// \inst30|p6~2_combout  = ((!\inst14|cur_state [0] & (!\inst14|cur_state [1] & \inst14|cur_state [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|cur_state [0]),
	.datac(\inst14|cur_state [1]),
	.datad(\inst14|cur_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|p6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|p6~2 .lut_mask = "0300";
defparam \inst30|p6~2 .operation_mode = "normal";
defparam \inst30|p6~2 .output_mode = "comb_only";
defparam \inst30|p6~2 .register_cascade_mode = "off";
defparam \inst30|p6~2 .sum_lutc_input = "datac";
defparam \inst30|p6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \inst30|sel8[2] (
// Equation(s):
// \inst30|sel8 [2] = DFFEAS((\inst30|sel8 [2] $ (((\inst30|sel8 [0] & \inst31|buz0~regout )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst30|sel8 [2]),
	.datac(\inst30|sel8 [0]),
	.datad(\inst31|buz0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst30|sel8 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|sel8[2] .lut_mask = "3ccc";
defparam \inst30|sel8[2] .operation_mode = "normal";
defparam \inst30|sel8[2] .output_mode = "reg_only";
defparam \inst30|sel8[2] .register_cascade_mode = "off";
defparam \inst30|sel8[2] .sum_lutc_input = "datac";
defparam \inst30|sel8[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxii_lcell \inst30|Mux0~0 (
// Equation(s):
// \inst30|Mux0~0_combout  = (\inst31|buz0~regout  & ((\inst30|sel8 [2]) # ((!\inst30|sel8 [0])))) # (!\inst31|buz0~regout  & (((\inst30|sel8 [0])) # (!\inst30|sel8 [2])))

	.clk(gnd),
	.dataa(\inst31|buz0~regout ),
	.datab(\inst30|sel8 [2]),
	.datac(vcc),
	.datad(\inst30|sel8 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|Mux0~0 .lut_mask = "ddbb";
defparam \inst30|Mux0~0 .operation_mode = "normal";
defparam \inst30|Mux0~0 .output_mode = "comb_only";
defparam \inst30|Mux0~0 .register_cascade_mode = "off";
defparam \inst30|Mux0~0 .sum_lutc_input = "datac";
defparam \inst30|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N1
maxii_lcell \inst29|tmp[0] (
// Equation(s):
// \inst29|tmp [0] = DFFEAS(((!\inst29|tmp [0])), GLOBAL(\clock~combout ), VCC, , , , , \inst29|Equal0~1_combout , )
// \inst29|tmp[0]~7  = CARRY(((\inst29|tmp [0])))
// \inst29|tmp[0]~7COUT1_13  = CARRY(((\inst29|tmp [0])))

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst29|tmp [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst29|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst29|tmp [0]),
	.cout(),
	.cout0(\inst29|tmp[0]~7 ),
	.cout1(\inst29|tmp[0]~7COUT1_13 ));
// synopsys translate_off
defparam \inst29|tmp[0] .lut_mask = "33cc";
defparam \inst29|tmp[0] .operation_mode = "arithmetic";
defparam \inst29|tmp[0] .output_mode = "reg_only";
defparam \inst29|tmp[0] .register_cascade_mode = "off";
defparam \inst29|tmp[0] .sum_lutc_input = "datac";
defparam \inst29|tmp[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N2
maxii_lcell \inst29|tmp[1] (
// Equation(s):
// \inst29|tmp [1] = DFFEAS((\inst29|tmp [1] $ ((\inst29|tmp[0]~7 ))), GLOBAL(\clock~combout ), VCC, , , , , \inst29|Equal0~1_combout , )
// \inst29|tmp[1]~1  = CARRY(((!\inst29|tmp[0]~7 ) # (!\inst29|tmp [1])))
// \inst29|tmp[1]~1COUT1_14  = CARRY(((!\inst29|tmp[0]~7COUT1_13 ) # (!\inst29|tmp [1])))

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst29|tmp [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst29|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst29|tmp[0]~7 ),
	.cin1(\inst29|tmp[0]~7COUT1_13 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst29|tmp [1]),
	.cout(),
	.cout0(\inst29|tmp[1]~1 ),
	.cout1(\inst29|tmp[1]~1COUT1_14 ));
// synopsys translate_off
defparam \inst29|tmp[1] .cin0_used = "true";
defparam \inst29|tmp[1] .cin1_used = "true";
defparam \inst29|tmp[1] .lut_mask = "3c3f";
defparam \inst29|tmp[1] .operation_mode = "arithmetic";
defparam \inst29|tmp[1] .output_mode = "reg_only";
defparam \inst29|tmp[1] .register_cascade_mode = "off";
defparam \inst29|tmp[1] .sum_lutc_input = "cin";
defparam \inst29|tmp[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N3
maxii_lcell \inst29|tmp[2] (
// Equation(s):
// \inst29|tmp [2] = DFFEAS(\inst29|tmp [2] $ ((((!\inst29|tmp[1]~1 )))), GLOBAL(\clock~combout ), VCC, , , , , \inst29|Equal0~1_combout , )
// \inst29|tmp[2]~3  = CARRY((\inst29|tmp [2] & ((!\inst29|tmp[1]~1 ))))
// \inst29|tmp[2]~3COUT1  = CARRY((\inst29|tmp [2] & ((!\inst29|tmp[1]~1COUT1_14 ))))

	.clk(\clock~combout ),
	.dataa(\inst29|tmp [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst29|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst29|tmp[1]~1 ),
	.cin1(\inst29|tmp[1]~1COUT1_14 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst29|tmp [2]),
	.cout(),
	.cout0(\inst29|tmp[2]~3 ),
	.cout1(\inst29|tmp[2]~3COUT1 ));
// synopsys translate_off
defparam \inst29|tmp[2] .cin0_used = "true";
defparam \inst29|tmp[2] .cin1_used = "true";
defparam \inst29|tmp[2] .lut_mask = "a50a";
defparam \inst29|tmp[2] .operation_mode = "arithmetic";
defparam \inst29|tmp[2] .output_mode = "reg_only";
defparam \inst29|tmp[2] .register_cascade_mode = "off";
defparam \inst29|tmp[2] .sum_lutc_input = "cin";
defparam \inst29|tmp[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N4
maxii_lcell \inst29|tmp[3] (
// Equation(s):
// \inst29|tmp [3] = DFFEAS((\inst29|tmp [3] $ ((\inst29|tmp[2]~3 ))), GLOBAL(\clock~combout ), VCC, , , , , \inst29|Equal0~1_combout , )
// \inst29|tmp[3]~5  = 

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst29|tmp [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst29|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst29|tmp[2]~3 ),
	.cin1(\inst29|tmp[2]~3COUT1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst29|tmp [3]),
	.cout(\inst29|tmp[3]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst29|tmp[3] .cin0_used = "true";
defparam \inst29|tmp[3] .cin1_used = "true";
defparam \inst29|tmp[3] .lut_mask = "3c3f";
defparam \inst29|tmp[3] .operation_mode = "arithmetic";
defparam \inst29|tmp[3] .output_mode = "reg_only";
defparam \inst29|tmp[3] .register_cascade_mode = "off";
defparam \inst29|tmp[3] .sum_lutc_input = "cin";
defparam \inst29|tmp[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N5
maxii_lcell \inst29|tmp[4] (
// Equation(s):
// \inst29|tmp [4] = DFFEAS(\inst29|tmp [4] $ ((((!(!\inst29|tmp[3]~5  & GND) # (\inst29|tmp[3]~5  & VCC))))), GLOBAL(\clock~combout ), VCC, , , , , \inst29|Equal0~1_combout , )
// \inst29|tmp[4]~9  = CARRY((\inst29|tmp [4] & ((!\inst29|tmp[3]~5 ))))
// \inst29|tmp[4]~9COUT1_15  = CARRY((\inst29|tmp [4] & ((!\inst29|tmp[3]~5 ))))

	.clk(\clock~combout ),
	.dataa(\inst29|tmp [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst29|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst29|tmp[3]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst29|tmp [4]),
	.cout(),
	.cout0(\inst29|tmp[4]~9 ),
	.cout1(\inst29|tmp[4]~9COUT1_15 ));
// synopsys translate_off
defparam \inst29|tmp[4] .cin_used = "true";
defparam \inst29|tmp[4] .lut_mask = "a50a";
defparam \inst29|tmp[4] .operation_mode = "arithmetic";
defparam \inst29|tmp[4] .output_mode = "reg_only";
defparam \inst29|tmp[4] .register_cascade_mode = "off";
defparam \inst29|tmp[4] .sum_lutc_input = "cin";
defparam \inst29|tmp[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N6
maxii_lcell \inst29|tmp[5] (
// Equation(s):
// \inst29|tmp [5] = DFFEAS(\inst29|tmp [5] $ (((((!\inst29|tmp[3]~5  & \inst29|tmp[4]~9 ) # (\inst29|tmp[3]~5  & \inst29|tmp[4]~9COUT1_15 ))))), GLOBAL(\clock~combout ), VCC, , , , , \inst29|Equal0~1_combout , )

	.clk(\clock~combout ),
	.dataa(\inst29|tmp [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst29|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst29|tmp[3]~5 ),
	.cin0(\inst29|tmp[4]~9 ),
	.cin1(\inst29|tmp[4]~9COUT1_15 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst29|tmp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst29|tmp[5] .cin0_used = "true";
defparam \inst29|tmp[5] .cin1_used = "true";
defparam \inst29|tmp[5] .cin_used = "true";
defparam \inst29|tmp[5] .lut_mask = "5a5a";
defparam \inst29|tmp[5] .operation_mode = "normal";
defparam \inst29|tmp[5] .output_mode = "reg_only";
defparam \inst29|tmp[5] .register_cascade_mode = "off";
defparam \inst29|tmp[5] .sum_lutc_input = "cin";
defparam \inst29|tmp[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N8
maxii_lcell \inst29|Equal0~0 (
// Equation(s):
// \inst29|Equal0~0_combout  = (\inst29|tmp [2] & (\inst29|tmp [1] & (\inst29|tmp [3] & !\inst29|tmp [0])))

	.clk(gnd),
	.dataa(\inst29|tmp [2]),
	.datab(\inst29|tmp [1]),
	.datac(\inst29|tmp [3]),
	.datad(\inst29|tmp [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst29|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst29|Equal0~0 .lut_mask = "0080";
defparam \inst29|Equal0~0 .operation_mode = "normal";
defparam \inst29|Equal0~0 .output_mode = "comb_only";
defparam \inst29|Equal0~0 .register_cascade_mode = "off";
defparam \inst29|Equal0~0 .sum_lutc_input = "datac";
defparam \inst29|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N9
maxii_lcell \inst29|Equal0~1 (
// Equation(s):
// \inst29|Equal0~1_combout  = (\inst29|tmp [4] & (((\inst29|tmp [5] & \inst29|Equal0~0_combout ))))

	.clk(gnd),
	.dataa(\inst29|tmp [4]),
	.datab(vcc),
	.datac(\inst29|tmp [5]),
	.datad(\inst29|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst29|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst29|Equal0~1 .lut_mask = "a000";
defparam \inst29|Equal0~1 .operation_mode = "normal";
defparam \inst29|Equal0~1 .output_mode = "comb_only";
defparam \inst29|Equal0~1 .register_cascade_mode = "off";
defparam \inst29|Equal0~1 .sum_lutc_input = "datac";
defparam \inst29|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N7
maxii_lcell \inst29|clktmp (
// Equation(s):
// \inst29|clktmp~regout  = DFFEAS(\inst29|clktmp~regout  $ (((\inst29|tmp [4] & (\inst29|tmp [5] & \inst29|Equal0~0_combout )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst29|tmp [4]),
	.datab(\inst29|clktmp~regout ),
	.datac(\inst29|tmp [5]),
	.datad(\inst29|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst29|clktmp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst29|clktmp .lut_mask = "6ccc";
defparam \inst29|clktmp .operation_mode = "normal";
defparam \inst29|clktmp .output_mode = "reg_only";
defparam \inst29|clktmp .register_cascade_mode = "off";
defparam \inst29|clktmp .sum_lutc_input = "datac";
defparam \inst29|clktmp .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \inst30|sel2_8[0] (
// Equation(s):
// \inst30|sel2_8 [0] = DFFEAS((((!\inst30|sel2_8 [0]))), \inst29|clktmp~regout , VCC, , , , , , )

	.clk(\inst29|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst30|sel2_8 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst30|sel2_8 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|sel2_8[0] .lut_mask = "00ff";
defparam \inst30|sel2_8[0] .operation_mode = "normal";
defparam \inst30|sel2_8[0] .output_mode = "reg_only";
defparam \inst30|sel2_8[0] .register_cascade_mode = "off";
defparam \inst30|sel2_8[0] .sum_lutc_input = "datac";
defparam \inst30|sel2_8[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \inst30|col_r[7]~9 (
// Equation(s):
// \inst30|col_r[7]~9_combout  = ((\inst14|cur_state [2] & (!\inst14|cur_state [3] & \inst14|cur_state [1]))) # (!\inst30|sel2_8 [0])

	.clk(gnd),
	.dataa(\inst14|cur_state [2]),
	.datab(\inst14|cur_state [3]),
	.datac(\inst14|cur_state [1]),
	.datad(\inst30|sel2_8 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|col_r[7]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|col_r[7]~9 .lut_mask = "20ff";
defparam \inst30|col_r[7]~9 .operation_mode = "normal";
defparam \inst30|col_r[7]~9 .output_mode = "comb_only";
defparam \inst30|col_r[7]~9 .register_cascade_mode = "off";
defparam \inst30|col_r[7]~9 .sum_lutc_input = "datac";
defparam \inst30|col_r[7]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \inst30|p6~1 (
// Equation(s):
// \inst30|p6~1_combout  = ((!\inst14|cur_state [2] & (\inst14|cur_state [1] & \inst14|cur_state [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|cur_state [2]),
	.datac(\inst14|cur_state [1]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|p6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|p6~1 .lut_mask = "3000";
defparam \inst30|p6~1 .operation_mode = "normal";
defparam \inst30|p6~1 .output_mode = "comb_only";
defparam \inst30|p6~1 .register_cascade_mode = "off";
defparam \inst30|p6~1 .sum_lutc_input = "datac";
defparam \inst30|p6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \inst30|col_g[4]~4 (
// Equation(s):
// \inst30|col_g[4]~4_combout  = (\inst14|cur_state [1] & ((\inst14|cur_state [2] & ((!\inst14|cur_state [0]) # (!\inst14|cur_state [3]))) # (!\inst14|cur_state [2] & ((\inst14|cur_state [0]))))) # (!\inst14|cur_state [1] & ((\inst14|cur_state [3]) # 
// ((!\inst14|cur_state [0]))))

	.clk(gnd),
	.dataa(\inst14|cur_state [3]),
	.datab(\inst14|cur_state [2]),
	.datac(\inst14|cur_state [1]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|col_g[4]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|col_g[4]~4 .lut_mask = "7acf";
defparam \inst30|col_g[4]~4 .operation_mode = "normal";
defparam \inst30|col_g[4]~4 .output_mode = "comb_only";
defparam \inst30|col_g[4]~4 .register_cascade_mode = "off";
defparam \inst30|col_g[4]~4 .sum_lutc_input = "datac";
defparam \inst30|col_g[4]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell \inst30|col_r[7]~8 (
// Equation(s):
// \inst30|col_r[7]~8_combout  = (\inst30|p6~1_combout ) # (((\inst30|p6~2_combout  & !\inst30|sel2_2 [0])) # (!\inst30|col_g[4]~4_combout ))

	.clk(gnd),
	.dataa(\inst30|p6~2_combout ),
	.datab(\inst30|sel2_2 [0]),
	.datac(\inst30|p6~1_combout ),
	.datad(\inst30|col_g[4]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|col_r[7]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|col_r[7]~8 .lut_mask = "f2ff";
defparam \inst30|col_r[7]~8 .operation_mode = "normal";
defparam \inst30|col_r[7]~8 .output_mode = "comb_only";
defparam \inst30|col_r[7]~8 .register_cascade_mode = "off";
defparam \inst30|col_r[7]~8 .sum_lutc_input = "datac";
defparam \inst30|col_r[7]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \inst30|col_r[7]~10 (
// Equation(s):
// \inst30|col_r[7]~10_combout  = (!\inst30|Mux0~0_combout  & ((\inst30|col_r[7]~8_combout ) # ((!\inst30|p6~2_combout  & \inst30|col_r[7]~9_combout ))))

	.clk(gnd),
	.dataa(\inst30|p6~2_combout ),
	.datab(\inst30|Mux0~0_combout ),
	.datac(\inst30|col_r[7]~9_combout ),
	.datad(\inst30|col_r[7]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|col_r[7]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|col_r[7]~10 .lut_mask = "3310";
defparam \inst30|col_r[7]~10 .operation_mode = "normal";
defparam \inst30|col_r[7]~10 .output_mode = "comb_only";
defparam \inst30|col_r[7]~10 .register_cascade_mode = "off";
defparam \inst30|col_r[7]~10 .sum_lutc_input = "datac";
defparam \inst30|col_r[7]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \inst30|col_g[7] (
// Equation(s):
// \inst30|col_g [7] = (!\inst30|Equal0~1_combout  & ((\inst30|col_r[7]~12_combout  & ((\inst30|col_r[7]~10_combout ))) # (!\inst30|col_r[7]~12_combout  & (\inst30|col_g [7]))))

	.clk(gnd),
	.dataa(\inst30|col_r[7]~12_combout ),
	.datab(\inst30|col_g [7]),
	.datac(\inst30|Equal0~1_combout ),
	.datad(\inst30|col_r[7]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|col_g [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|col_g[7] .lut_mask = "0e04";
defparam \inst30|col_g[7] .operation_mode = "normal";
defparam \inst30|col_g[7] .output_mode = "comb_only";
defparam \inst30|col_g[7] .register_cascade_mode = "off";
defparam \inst30|col_g[7] .sum_lutc_input = "datac";
defparam \inst30|col_g[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \inst30|Equal0~0 (
// Equation(s):
// \inst30|Equal0~0_combout  = (!\inst14|cur_state [3] & (\inst14|cur_state [0] & (\inst14|cur_state [1] & \inst14|cur_state [2])))

	.clk(gnd),
	.dataa(\inst14|cur_state [3]),
	.datab(\inst14|cur_state [0]),
	.datac(\inst14|cur_state [1]),
	.datad(\inst14|cur_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|Equal0~0 .lut_mask = "4000";
defparam \inst30|Equal0~0 .operation_mode = "normal";
defparam \inst30|Equal0~0 .output_mode = "comb_only";
defparam \inst30|Equal0~0 .register_cascade_mode = "off";
defparam \inst30|Equal0~0 .sum_lutc_input = "datac";
defparam \inst30|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \inst30|col_g[4]~2 (
// Equation(s):
// \inst30|col_g[4]~2_combout  = (\inst30|p6~1_combout  & (\inst30|sel2_2 [0])) # (!\inst30|p6~1_combout  & (((\inst30|Equal0~0_combout  & \inst30|sel2_8 [0]))))

	.clk(gnd),
	.dataa(\inst30|sel2_2 [0]),
	.datab(\inst30|p6~1_combout ),
	.datac(\inst30|Equal0~0_combout ),
	.datad(\inst30|sel2_8 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|col_g[4]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|col_g[4]~2 .lut_mask = "b888";
defparam \inst30|col_g[4]~2 .operation_mode = "normal";
defparam \inst30|col_g[4]~2 .output_mode = "comb_only";
defparam \inst30|col_g[4]~2 .register_cascade_mode = "off";
defparam \inst30|col_g[4]~2 .sum_lutc_input = "datac";
defparam \inst30|col_g[4]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \inst30|col_g[4]~3 (
// Equation(s):
// \inst30|col_g[4]~3_combout  = ((\inst30|Mux0~0_combout ) # ((\inst30|col_g[4]~4_combout  & \inst30|col_g[4]~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst30|col_g[4]~4_combout ),
	.datac(\inst30|Mux0~0_combout ),
	.datad(\inst30|col_g[4]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|col_g[4]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|col_g[4]~3 .lut_mask = "fcf0";
defparam \inst30|col_g[4]~3 .operation_mode = "normal";
defparam \inst30|col_g[4]~3 .output_mode = "comb_only";
defparam \inst30|col_g[4]~3 .register_cascade_mode = "off";
defparam \inst30|col_g[4]~3 .sum_lutc_input = "datac";
defparam \inst30|col_g[4]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \inst30|col_g[4] (
// Equation(s):
// \inst30|col_g [4] = (!\inst30|Equal0~1_combout  & ((\inst30|col_r[7]~12_combout  & ((!\inst30|col_g[4]~3_combout ))) # (!\inst30|col_r[7]~12_combout  & (\inst30|col_g [4]))))

	.clk(gnd),
	.dataa(\inst30|col_g [4]),
	.datab(\inst30|col_r[7]~12_combout ),
	.datac(\inst30|Equal0~1_combout ),
	.datad(\inst30|col_g[4]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|col_g [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|col_g[4] .lut_mask = "020e";
defparam \inst30|col_g[4] .operation_mode = "normal";
defparam \inst30|col_g[4] .output_mode = "comb_only";
defparam \inst30|col_g[4] .register_cascade_mode = "off";
defparam \inst30|col_g[4] .sum_lutc_input = "datac";
defparam \inst30|col_g[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \inst30|col_r[1]~13 (
// Equation(s):
// \inst30|col_r[1]~13_combout  = (\inst14|cur_state [2] & (((\inst14|cur_state [3]) # (!\inst30|sel2_8 [0])))) # (!\inst14|cur_state [2] & (!\inst30|sel2_2 [0]))

	.clk(gnd),
	.dataa(\inst30|sel2_2 [0]),
	.datab(\inst14|cur_state [3]),
	.datac(\inst14|cur_state [2]),
	.datad(\inst30|sel2_8 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|col_r[1]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|col_r[1]~13 .lut_mask = "c5f5";
defparam \inst30|col_r[1]~13 .operation_mode = "normal";
defparam \inst30|col_r[1]~13 .output_mode = "comb_only";
defparam \inst30|col_r[1]~13 .register_cascade_mode = "off";
defparam \inst30|col_r[1]~13 .sum_lutc_input = "datac";
defparam \inst30|col_r[1]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \inst30|col_r[1]~14 (
// Equation(s):
// \inst30|col_r[1]~14_combout  = (!\inst30|Mux0~0_combout  & (((\inst14|cur_state [0]) # (\inst30|col_r[1]~13_combout )) # (!\inst14|cur_state [1])))

	.clk(gnd),
	.dataa(\inst14|cur_state [1]),
	.datab(\inst14|cur_state [0]),
	.datac(\inst30|Mux0~0_combout ),
	.datad(\inst30|col_r[1]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|col_r[1]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|col_r[1]~14 .lut_mask = "0f0d";
defparam \inst30|col_r[1]~14 .operation_mode = "normal";
defparam \inst30|col_r[1]~14 .output_mode = "comb_only";
defparam \inst30|col_r[1]~14 .register_cascade_mode = "off";
defparam \inst30|col_r[1]~14 .sum_lutc_input = "datac";
defparam \inst30|col_r[1]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \inst30|col_r[1] (
// Equation(s):
// \inst30|col_r [1] = (!\inst30|Equal0~1_combout  & ((\inst30|col_r[7]~12_combout  & ((\inst30|col_r[1]~14_combout ))) # (!\inst30|col_r[7]~12_combout  & (\inst30|col_r [1]))))

	.clk(gnd),
	.dataa(\inst30|col_r[7]~12_combout ),
	.datab(\inst30|col_r [1]),
	.datac(\inst30|Equal0~1_combout ),
	.datad(\inst30|col_r[1]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|col_r [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|col_r[1] .lut_mask = "0e04";
defparam \inst30|col_r[1] .operation_mode = "normal";
defparam \inst30|col_r[1] .output_mode = "comb_only";
defparam \inst30|col_r[1] .register_cascade_mode = "off";
defparam \inst30|col_r[1] .sum_lutc_input = "datac";
defparam \inst30|col_r[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N6
maxii_lcell \inst35|Mux1~0 (
// Equation(s):
// \inst35|Mux1~0_combout  = (\inst35|cnt [1] & ((\inst35|cnt [0] & (!\inst35|cnt [4] & !\inst35|cnt [2])) # (!\inst35|cnt [0] & (\inst35|cnt [4] & \inst35|cnt [2])))) # (!\inst35|cnt [1] & (((\inst35|cnt [4]))))

	.clk(gnd),
	.dataa(\inst35|cnt [0]),
	.datab(\inst35|cnt [1]),
	.datac(\inst35|cnt [4]),
	.datad(\inst35|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux1~0 .lut_mask = "7038";
defparam \inst35|Mux1~0 .operation_mode = "normal";
defparam \inst35|Mux1~0 .output_mode = "comb_only";
defparam \inst35|Mux1~0 .register_cascade_mode = "off";
defparam \inst35|Mux1~0 .sum_lutc_input = "datac";
defparam \inst35|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N8
maxii_lcell \inst35|Mux1~2 (
// Equation(s):
// \inst35|Mux1~2_combout  = (\inst35|cnt [4] & (!\inst35|cnt [5] & ((\inst35|cnt [0]) # (!\inst35|cnt [1])))) # (!\inst35|cnt [4] & ((\inst35|cnt [1] & ((\inst35|cnt [5]))) # (!\inst35|cnt [1] & (\inst35|cnt [0]))))

	.clk(gnd),
	.dataa(\inst35|cnt [0]),
	.datab(\inst35|cnt [1]),
	.datac(\inst35|cnt [4]),
	.datad(\inst35|cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux1~2 .lut_mask = "0eb2";
defparam \inst35|Mux1~2 .operation_mode = "normal";
defparam \inst35|Mux1~2 .output_mode = "comb_only";
defparam \inst35|Mux1~2 .register_cascade_mode = "off";
defparam \inst35|Mux1~2 .sum_lutc_input = "datac";
defparam \inst35|Mux1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N2
maxii_lcell \inst35|Mux1~3 (
// Equation(s):
// \inst35|Mux1~3_combout  = (\inst35|cnt [0] & (\inst35|Mux1~2_combout  & (\inst35|cnt [2] $ (\inst35|cnt [5])))) # (!\inst35|cnt [0] & (\inst35|Mux1~2_combout  $ (((\inst35|cnt [2] & !\inst35|cnt [5])))))

	.clk(gnd),
	.dataa(\inst35|Mux1~2_combout ),
	.datab(\inst35|cnt [2]),
	.datac(\inst35|cnt [0]),
	.datad(\inst35|cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux1~3 .lut_mask = "2a86";
defparam \inst35|Mux1~3 .operation_mode = "normal";
defparam \inst35|Mux1~3 .output_mode = "comb_only";
defparam \inst35|Mux1~3 .register_cascade_mode = "off";
defparam \inst35|Mux1~3 .sum_lutc_input = "datac";
defparam \inst35|Mux1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N4
maxii_lcell \inst35|Mux1~1 (
// Equation(s):
// \inst35|Mux1~1_combout  = (\inst35|cnt [3] & (\inst35|Mux1~0_combout  & ((!\inst35|cnt [5])))) # (!\inst35|cnt [3] & (((\inst35|Mux1~3_combout ))))

	.clk(gnd),
	.dataa(\inst35|Mux1~0_combout ),
	.datab(\inst35|Mux1~3_combout ),
	.datac(\inst35|cnt [3]),
	.datad(\inst35|cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux1~1 .lut_mask = "0cac";
defparam \inst35|Mux1~1 .operation_mode = "normal";
defparam \inst35|Mux1~1 .output_mode = "comb_only";
defparam \inst35|Mux1~1 .register_cascade_mode = "off";
defparam \inst35|Mux1~1 .sum_lutc_input = "datac";
defparam \inst35|Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N2
maxii_lcell \inst35|Mux6~2 (
// Equation(s):
// \inst35|Mux6~2_combout  = ((\inst35|cnt [2] & ((\inst35|cnt [3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst35|cnt [2]),
	.datac(vcc),
	.datad(\inst35|cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~2 .lut_mask = "cc00";
defparam \inst35|Mux6~2 .operation_mode = "normal";
defparam \inst35|Mux6~2 .output_mode = "comb_only";
defparam \inst35|Mux6~2 .register_cascade_mode = "off";
defparam \inst35|Mux6~2 .sum_lutc_input = "datac";
defparam \inst35|Mux6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N4
maxii_lcell \inst35|Mux2~0 (
// Equation(s):
// \inst35|Mux2~0_combout  = (!\inst35|cnt [0] & (!\inst35|cnt [1] & (!\inst35|cnt [4] & \inst35|Mux6~2_combout )))

	.clk(gnd),
	.dataa(\inst35|cnt [0]),
	.datab(\inst35|cnt [1]),
	.datac(\inst35|cnt [4]),
	.datad(\inst35|Mux6~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux2~0 .lut_mask = "0100";
defparam \inst35|Mux2~0 .operation_mode = "normal";
defparam \inst35|Mux2~0 .output_mode = "comb_only";
defparam \inst35|Mux2~0 .register_cascade_mode = "off";
defparam \inst35|Mux2~0 .sum_lutc_input = "datac";
defparam \inst35|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N8
maxii_lcell \inst35|Mux2~1 (
// Equation(s):
// \inst35|Mux2~1_combout  = (\inst35|cnt [0] & ((\inst35|cnt [1] & (\inst35|cnt [2] & !\inst35|cnt [4])) # (!\inst35|cnt [1] & ((\inst35|cnt [4])))))

	.clk(gnd),
	.dataa(\inst35|cnt [2]),
	.datab(\inst35|cnt [1]),
	.datac(\inst35|cnt [4]),
	.datad(\inst35|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux2~1 .lut_mask = "3800";
defparam \inst35|Mux2~1 .operation_mode = "normal";
defparam \inst35|Mux2~1 .output_mode = "comb_only";
defparam \inst35|Mux2~1 .register_cascade_mode = "off";
defparam \inst35|Mux2~1 .sum_lutc_input = "datac";
defparam \inst35|Mux2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N5
maxii_lcell \inst35|Mux2~2 (
// Equation(s):
// \inst35|Mux2~2_combout  = ((\inst35|Mux2~0_combout ) # ((!\inst35|cnt [3] & \inst35|Mux2~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst35|cnt [3]),
	.datac(\inst35|Mux2~0_combout ),
	.datad(\inst35|Mux2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux2~2 .lut_mask = "f3f0";
defparam \inst35|Mux2~2 .operation_mode = "normal";
defparam \inst35|Mux2~2 .output_mode = "comb_only";
defparam \inst35|Mux2~2 .register_cascade_mode = "off";
defparam \inst35|Mux2~2 .sum_lutc_input = "datac";
defparam \inst35|Mux2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N6
maxii_lcell \inst35|Mux3~0 (
// Equation(s):
// \inst35|Mux3~0_combout  = (\inst35|cnt [1] & (!\inst35|cnt [4] & ((\inst35|cnt [0]) # (!\inst35|cnt [2])))) # (!\inst35|cnt [1] & (\inst35|cnt [0] $ (((\inst35|cnt [2] & !\inst35|cnt [4])))))

	.clk(gnd),
	.dataa(\inst35|cnt [2]),
	.datab(\inst35|cnt [1]),
	.datac(\inst35|cnt [4]),
	.datad(\inst35|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux3~0 .lut_mask = "3d06";
defparam \inst35|Mux3~0 .operation_mode = "normal";
defparam \inst35|Mux3~0 .output_mode = "comb_only";
defparam \inst35|Mux3~0 .register_cascade_mode = "off";
defparam \inst35|Mux3~0 .sum_lutc_input = "datac";
defparam \inst35|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N7
maxii_lcell \inst35|Mux3~1 (
// Equation(s):
// \inst35|Mux3~1_combout  = (\inst35|cnt [5]) # ((!\inst35|Mux2~0_combout  & ((\inst35|cnt [3]) # (!\inst35|Mux3~0_combout ))))

	.clk(gnd),
	.dataa(\inst35|cnt [5]),
	.datab(\inst35|cnt [3]),
	.datac(\inst35|Mux2~0_combout ),
	.datad(\inst35|Mux3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux3~1 .lut_mask = "aeaf";
defparam \inst35|Mux3~1 .operation_mode = "normal";
defparam \inst35|Mux3~1 .output_mode = "comb_only";
defparam \inst35|Mux3~1 .register_cascade_mode = "off";
defparam \inst35|Mux3~1 .sum_lutc_input = "datac";
defparam \inst35|Mux3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N8
maxii_lcell \inst39|Mux1~3 (
// Equation(s):
// \inst39|Mux1~3_combout  = (\inst14|rb2 [3] & (((\inst14|rb2 [6] & \inst14|rb2 [0]))))

	.clk(gnd),
	.dataa(\inst14|rb2 [3]),
	.datab(vcc),
	.datac(\inst14|rb2 [6]),
	.datad(\inst14|rb2 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst39|Mux1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst39|Mux1~3 .lut_mask = "a000";
defparam \inst39|Mux1~3 .operation_mode = "normal";
defparam \inst39|Mux1~3 .output_mode = "comb_only";
defparam \inst39|Mux1~3 .register_cascade_mode = "off";
defparam \inst39|Mux1~3 .sum_lutc_input = "datac";
defparam \inst39|Mux1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N0
maxii_lcell \inst39|Mux0~2 (
// Equation(s):
// \inst39|Mux0~2_combout  = (\inst14|rb2 [2] & (\inst14|rb2 [3] & (\inst14|rb2 [1]))) # (!\inst14|rb2 [2] & (\inst14|rb2 [0] $ (((!\inst14|rb2 [3] & !\inst14|rb2 [1])))))

	.clk(gnd),
	.dataa(\inst14|rb2 [3]),
	.datab(\inst14|rb2 [1]),
	.datac(\inst14|rb2 [2]),
	.datad(\inst14|rb2 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst39|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst39|Mux0~2 .lut_mask = "8e81";
defparam \inst39|Mux0~2 .operation_mode = "normal";
defparam \inst39|Mux0~2 .output_mode = "comb_only";
defparam \inst39|Mux0~2 .register_cascade_mode = "off";
defparam \inst39|Mux0~2 .sum_lutc_input = "datac";
defparam \inst39|Mux0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N7
maxii_lcell \inst39|Mux0~3 (
// Equation(s):
// \inst39|Mux0~3_combout  = (\inst39|Mux0~2_combout  & ((\inst14|rb2 [3] & (\inst14|rb2 [6])) # (!\inst14|rb2 [3] & ((!\inst14|rb2 [1]) # (!\inst14|rb2 [6])))))

	.clk(gnd),
	.dataa(\inst14|rb2 [3]),
	.datab(\inst14|rb2 [6]),
	.datac(\inst39|Mux0~2_combout ),
	.datad(\inst14|rb2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst39|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst39|Mux0~3 .lut_mask = "90d0";
defparam \inst39|Mux0~3 .operation_mode = "normal";
defparam \inst39|Mux0~3 .output_mode = "comb_only";
defparam \inst39|Mux0~3 .register_cascade_mode = "off";
defparam \inst39|Mux0~3 .sum_lutc_input = "datac";
defparam \inst39|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N6
maxii_lcell \inst39|Mux0~0 (
// Equation(s):
// \inst39|Mux0~0_combout  = (\inst14|rb2 [1] & (\inst14|rb2 [4] & ((!\inst14|rb2 [5])))) # (!\inst14|rb2 [1] & (!\inst14|rb2 [4] & (\inst14|rb2 [2] & \inst14|rb2 [5])))

	.clk(gnd),
	.dataa(\inst14|rb2 [1]),
	.datab(\inst14|rb2 [4]),
	.datac(\inst14|rb2 [2]),
	.datad(\inst14|rb2 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst39|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst39|Mux0~0 .lut_mask = "1088";
defparam \inst39|Mux0~0 .operation_mode = "normal";
defparam \inst39|Mux0~0 .output_mode = "comb_only";
defparam \inst39|Mux0~0 .register_cascade_mode = "off";
defparam \inst39|Mux0~0 .sum_lutc_input = "datac";
defparam \inst39|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N1
maxii_lcell \inst39|Mux1~2 (
// Equation(s):
// \inst39|Mux1~2_combout  = ((\inst14|rb2 [5] & ((\inst14|rb2 [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|rb2 [5]),
	.datac(vcc),
	.datad(\inst14|rb2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst39|Mux1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst39|Mux1~2 .lut_mask = "cc00";
defparam \inst39|Mux1~2 .operation_mode = "normal";
defparam \inst39|Mux1~2 .output_mode = "comb_only";
defparam \inst39|Mux1~2 .register_cascade_mode = "off";
defparam \inst39|Mux1~2 .sum_lutc_input = "datac";
defparam \inst39|Mux1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N5
maxii_lcell \inst39|Mux0~1 (
// Equation(s):
// \inst39|Mux0~1_combout  = (\inst39|Mux1~3_combout  & ((\inst39|Mux0~0_combout ) # ((\inst39|Mux0~3_combout  & \inst39|Mux1~2_combout )))) # (!\inst39|Mux1~3_combout  & (\inst39|Mux0~3_combout  & ((\inst39|Mux1~2_combout ))))

	.clk(gnd),
	.dataa(\inst39|Mux1~3_combout ),
	.datab(\inst39|Mux0~3_combout ),
	.datac(\inst39|Mux0~0_combout ),
	.datad(\inst39|Mux1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst39|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst39|Mux0~1 .lut_mask = "eca0";
defparam \inst39|Mux0~1 .operation_mode = "normal";
defparam \inst39|Mux0~1 .output_mode = "comb_only";
defparam \inst39|Mux0~1 .register_cascade_mode = "off";
defparam \inst39|Mux0~1 .sum_lutc_input = "datac";
defparam \inst39|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N5
maxii_lcell \inst35|Mux6~4 (
// Equation(s):
// \inst35|Mux6~4_combout  = (\inst35|cnt [1] & (((!\inst35|cnt [3] & !\inst35|cnt [2])))) # (!\inst35|cnt [1] & (((!\inst35|cnt [2])) # (!\inst35|cnt [0])))

	.clk(gnd),
	.dataa(\inst35|cnt [1]),
	.datab(\inst35|cnt [0]),
	.datac(\inst35|cnt [3]),
	.datad(\inst35|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~4 .lut_mask = "115f";
defparam \inst35|Mux6~4 .operation_mode = "normal";
defparam \inst35|Mux6~4 .output_mode = "comb_only";
defparam \inst35|Mux6~4 .register_cascade_mode = "off";
defparam \inst35|Mux6~4 .sum_lutc_input = "datac";
defparam \inst35|Mux6~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N7
maxii_lcell \inst35|Mux6~5 (
// Equation(s):
// \inst35|Mux6~5_combout  = (\inst35|cnt [2]) # ((\inst35|cnt [1] & (\inst35|cnt [0] & \inst35|cnt [3])))

	.clk(gnd),
	.dataa(\inst35|cnt [1]),
	.datab(\inst35|cnt [0]),
	.datac(\inst35|cnt [3]),
	.datad(\inst35|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~5 .lut_mask = "ff80";
defparam \inst35|Mux6~5 .operation_mode = "normal";
defparam \inst35|Mux6~5 .output_mode = "comb_only";
defparam \inst35|Mux6~5 .register_cascade_mode = "off";
defparam \inst35|Mux6~5 .sum_lutc_input = "datac";
defparam \inst35|Mux6~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N6
maxii_lcell \inst45|Mux0~0 (
// Equation(s):
// \inst45|Mux0~0_combout  = (\inst14|yb1 [4] & (\inst14|yb1 [1] & ((!\inst14|yb1 [5])))) # (!\inst14|yb1 [4] & (!\inst14|yb1 [1] & (\inst14|yb1 [2] & \inst14|yb1 [5])))

	.clk(gnd),
	.dataa(\inst14|yb1 [4]),
	.datab(\inst14|yb1 [1]),
	.datac(\inst14|yb1 [2]),
	.datad(\inst14|yb1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst45|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst45|Mux0~0 .lut_mask = "1088";
defparam \inst45|Mux0~0 .operation_mode = "normal";
defparam \inst45|Mux0~0 .output_mode = "comb_only";
defparam \inst45|Mux0~0 .register_cascade_mode = "off";
defparam \inst45|Mux0~0 .sum_lutc_input = "datac";
defparam \inst45|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N2
maxii_lcell \inst45|Mux1~3 (
// Equation(s):
// \inst45|Mux1~3_combout  = ((\inst14|yb1 [3] & (\inst14|yb1 [6] & \inst14|yb1 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|yb1 [3]),
	.datac(\inst14|yb1 [6]),
	.datad(\inst14|yb1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst45|Mux1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst45|Mux1~3 .lut_mask = "c000";
defparam \inst45|Mux1~3 .operation_mode = "normal";
defparam \inst45|Mux1~3 .output_mode = "comb_only";
defparam \inst45|Mux1~3 .register_cascade_mode = "off";
defparam \inst45|Mux1~3 .sum_lutc_input = "datac";
defparam \inst45|Mux1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N2
maxii_lcell \inst45|Mux0~2 (
// Equation(s):
// \inst45|Mux0~2_combout  = (\inst14|yb1 [2] & (((\inst14|yb1 [1] & \inst14|yb1 [3])))) # (!\inst14|yb1 [2] & (\inst14|yb1 [0] $ (((!\inst14|yb1 [1] & !\inst14|yb1 [3])))))

	.clk(gnd),
	.dataa(\inst14|yb1 [0]),
	.datab(\inst14|yb1 [2]),
	.datac(\inst14|yb1 [1]),
	.datad(\inst14|yb1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst45|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst45|Mux0~2 .lut_mask = "e221";
defparam \inst45|Mux0~2 .operation_mode = "normal";
defparam \inst45|Mux0~2 .output_mode = "comb_only";
defparam \inst45|Mux0~2 .register_cascade_mode = "off";
defparam \inst45|Mux0~2 .sum_lutc_input = "datac";
defparam \inst45|Mux0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N3
maxii_lcell \inst45|Mux0~3 (
// Equation(s):
// \inst45|Mux0~3_combout  = (\inst45|Mux0~2_combout  & ((\inst14|yb1 [3] & ((\inst14|yb1 [6]))) # (!\inst14|yb1 [3] & ((!\inst14|yb1 [6]) # (!\inst14|yb1 [1])))))

	.clk(gnd),
	.dataa(\inst14|yb1 [1]),
	.datab(\inst14|yb1 [3]),
	.datac(\inst14|yb1 [6]),
	.datad(\inst45|Mux0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst45|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst45|Mux0~3 .lut_mask = "d300";
defparam \inst45|Mux0~3 .operation_mode = "normal";
defparam \inst45|Mux0~3 .output_mode = "comb_only";
defparam \inst45|Mux0~3 .register_cascade_mode = "off";
defparam \inst45|Mux0~3 .sum_lutc_input = "datac";
defparam \inst45|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N1
maxii_lcell \inst45|Mux1~2 (
// Equation(s):
// \inst45|Mux1~2_combout  = (((\inst14|yb1 [5] & \inst14|yb1 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|yb1 [5]),
	.datad(\inst14|yb1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst45|Mux1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst45|Mux1~2 .lut_mask = "f000";
defparam \inst45|Mux1~2 .operation_mode = "normal";
defparam \inst45|Mux1~2 .output_mode = "comb_only";
defparam \inst45|Mux1~2 .register_cascade_mode = "off";
defparam \inst45|Mux1~2 .sum_lutc_input = "datac";
defparam \inst45|Mux1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N9
maxii_lcell \inst45|Mux0~1 (
// Equation(s):
// \inst45|Mux0~1_combout  = (\inst45|Mux0~0_combout  & ((\inst45|Mux1~3_combout ) # ((\inst45|Mux0~3_combout  & \inst45|Mux1~2_combout )))) # (!\inst45|Mux0~0_combout  & (((\inst45|Mux0~3_combout  & \inst45|Mux1~2_combout ))))

	.clk(gnd),
	.dataa(\inst45|Mux0~0_combout ),
	.datab(\inst45|Mux1~3_combout ),
	.datac(\inst45|Mux0~3_combout ),
	.datad(\inst45|Mux1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst45|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst45|Mux0~1 .lut_mask = "f888";
defparam \inst45|Mux0~1 .operation_mode = "normal";
defparam \inst45|Mux0~1 .output_mode = "comb_only";
defparam \inst45|Mux0~1 .register_cascade_mode = "off";
defparam \inst45|Mux0~1 .sum_lutc_input = "datac";
defparam \inst45|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N3
maxii_lcell \inst35|Mux4~3 (
// Equation(s):
// \inst35|Mux4~3_combout  = (\inst14|ys1 [3] & ((\inst14|ys1 [4] & ((\inst14|ys1 [1]))) # (!\inst14|ys1 [4] & (\inst14|ys1 [0] & !\inst14|ys1 [1]))))

	.clk(gnd),
	.dataa(\inst14|ys1 [4]),
	.datab(\inst14|ys1 [3]),
	.datac(\inst14|ys1 [0]),
	.datad(\inst14|ys1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux4~3 .lut_mask = "8840";
defparam \inst35|Mux4~3 .operation_mode = "normal";
defparam \inst35|Mux4~3 .output_mode = "comb_only";
defparam \inst35|Mux4~3 .register_cascade_mode = "off";
defparam \inst35|Mux4~3 .sum_lutc_input = "datac";
defparam \inst35|Mux4~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N9
maxii_lcell \inst35|Mux4~4 (
// Equation(s):
// \inst35|Mux4~4_combout  = (\inst14|ys1 [4] & (\inst14|ys1 [0] $ (((!\inst14|ys1 [3] & !\inst14|ys1 [1])))))

	.clk(gnd),
	.dataa(\inst14|ys1 [4]),
	.datab(\inst14|ys1 [3]),
	.datac(\inst14|ys1 [0]),
	.datad(\inst14|ys1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux4~4 .lut_mask = "a082";
defparam \inst35|Mux4~4 .operation_mode = "normal";
defparam \inst35|Mux4~4 .output_mode = "comb_only";
defparam \inst35|Mux4~4 .register_cascade_mode = "off";
defparam \inst35|Mux4~4 .sum_lutc_input = "datac";
defparam \inst35|Mux4~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N5
maxii_lcell \inst35|Mux4~5 (
// Equation(s):
// \inst35|Mux4~5_combout  = (\inst14|ys1 [5] & ((\inst14|ys1 [2] & (\inst35|Mux4~3_combout )) # (!\inst14|ys1 [2] & ((\inst35|Mux4~4_combout ))))) # (!\inst14|ys1 [5] & (\inst35|Mux4~3_combout  & (\inst35|Mux4~4_combout )))

	.clk(gnd),
	.dataa(\inst35|Mux4~3_combout ),
	.datab(\inst35|Mux4~4_combout ),
	.datac(\inst14|ys1 [2]),
	.datad(\inst14|ys1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux4~5 .lut_mask = "ac88";
defparam \inst35|Mux4~5 .operation_mode = "normal";
defparam \inst35|Mux4~5 .output_mode = "comb_only";
defparam \inst35|Mux4~5 .register_cascade_mode = "off";
defparam \inst35|Mux4~5 .sum_lutc_input = "datac";
defparam \inst35|Mux4~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N9
maxii_lcell \inst35|Mux4~6 (
// Equation(s):
// \inst35|Mux4~6_combout  = ((\inst35|cnt [1] & ((\inst35|Mux4~5_combout ) # (!\inst35|cnt [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst35|cnt [0]),
	.datac(\inst35|cnt [1]),
	.datad(\inst35|Mux4~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux4~6 .lut_mask = "f030";
defparam \inst35|Mux4~6 .operation_mode = "normal";
defparam \inst35|Mux4~6 .output_mode = "comb_only";
defparam \inst35|Mux4~6 .register_cascade_mode = "off";
defparam \inst35|Mux4~6 .sum_lutc_input = "datac";
defparam \inst35|Mux4~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N6
maxii_lcell \inst35|Mux4~7 (
// Equation(s):
// \inst35|Mux4~7_combout  = (\inst35|Mux6~4_combout  & ((\inst35|Mux6~5_combout  & (\inst45|Mux0~1_combout )) # (!\inst35|Mux6~5_combout  & ((\inst35|Mux4~6_combout ))))) # (!\inst35|Mux6~4_combout  & (!\inst35|Mux6~5_combout ))

	.clk(gnd),
	.dataa(\inst35|Mux6~4_combout ),
	.datab(\inst35|Mux6~5_combout ),
	.datac(\inst45|Mux0~1_combout ),
	.datad(\inst35|Mux4~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux4~7 .lut_mask = "b391";
defparam \inst35|Mux4~7 .operation_mode = "normal";
defparam \inst35|Mux4~7 .output_mode = "comb_only";
defparam \inst35|Mux4~7 .register_cascade_mode = "off";
defparam \inst35|Mux4~7 .sum_lutc_input = "datac";
defparam \inst35|Mux4~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N9
maxii_lcell \inst35|Mux6~3 (
// Equation(s):
// \inst35|Mux6~3_combout  = (\inst35|cnt [3] & (((\inst35|cnt [1] & !\inst35|cnt [2]))))

	.clk(gnd),
	.dataa(\inst35|cnt [3]),
	.datab(vcc),
	.datac(\inst35|cnt [1]),
	.datad(\inst35|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~3 .lut_mask = "00a0";
defparam \inst35|Mux6~3 .operation_mode = "normal";
defparam \inst35|Mux6~3 .output_mode = "comb_only";
defparam \inst35|Mux6~3 .register_cascade_mode = "off";
defparam \inst35|Mux6~3 .sum_lutc_input = "datac";
defparam \inst35|Mux6~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N1
maxii_lcell \inst35|Mux4~8 (
// Equation(s):
// \inst35|Mux4~8_combout  = (\inst35|Mux4~7_combout  & (((\inst38|Mux0~2 ) # (!\inst35|Mux6~3_combout )))) # (!\inst35|Mux4~7_combout  & (\inst39|Mux0~1_combout  & (\inst35|Mux6~3_combout )))

	.clk(gnd),
	.dataa(\inst39|Mux0~1_combout ),
	.datab(\inst35|Mux4~7_combout ),
	.datac(\inst35|Mux6~3_combout ),
	.datad(\inst38|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux4~8 .lut_mask = "ec2c";
defparam \inst35|Mux4~8 .operation_mode = "normal";
defparam \inst35|Mux4~8 .output_mode = "comb_only";
defparam \inst35|Mux4~8 .register_cascade_mode = "off";
defparam \inst35|Mux4~8 .sum_lutc_input = "datac";
defparam \inst35|Mux4~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N1
maxii_lcell \inst35|Mux7~0 (
// Equation(s):
// \inst35|Mux7~0_combout  = (\inst35|cnt [0] & (((\inst35|cnt [1]))))

	.clk(gnd),
	.dataa(\inst35|cnt [0]),
	.datab(vcc),
	.datac(\inst35|cnt [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux7~0 .lut_mask = "a0a0";
defparam \inst35|Mux7~0 .operation_mode = "normal";
defparam \inst35|Mux7~0 .output_mode = "comb_only";
defparam \inst35|Mux7~0 .register_cascade_mode = "off";
defparam \inst35|Mux7~0 .sum_lutc_input = "datac";
defparam \inst35|Mux7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxii_lcell \inst35|Mux4~0 (
// Equation(s):
// \inst35|Mux4~0_combout  = (\inst14|gs2 [2] & (((!\inst14|gs2 [3])) # (!\inst14|gs2 [1]))) # (!\inst14|gs2 [2] & (\inst14|gs2 [0] $ (((\inst14|gs2 [1]) # (\inst14|gs2 [3])))))

	.clk(gnd),
	.dataa(\inst14|gs2 [1]),
	.datab(\inst14|gs2 [0]),
	.datac(\inst14|gs2 [2]),
	.datad(\inst14|gs2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux4~0 .lut_mask = "53f6";
defparam \inst35|Mux4~0 .operation_mode = "normal";
defparam \inst35|Mux4~0 .output_mode = "comb_only";
defparam \inst35|Mux4~0 .register_cascade_mode = "off";
defparam \inst35|Mux4~0 .sum_lutc_input = "datac";
defparam \inst35|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxii_lcell \inst35|Mux4~1 (
// Equation(s):
// \inst35|Mux4~1_combout  = (\inst14|gs2 [0] & (\inst14|gs2 [3] & ((\inst14|gs2 [1]) # (\inst14|gs2 [2]))))

	.clk(gnd),
	.dataa(\inst14|gs2 [1]),
	.datab(\inst14|gs2 [0]),
	.datac(\inst14|gs2 [2]),
	.datad(\inst14|gs2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux4~1 .lut_mask = "c800";
defparam \inst35|Mux4~1 .operation_mode = "normal";
defparam \inst35|Mux4~1 .output_mode = "comb_only";
defparam \inst35|Mux4~1 .register_cascade_mode = "off";
defparam \inst35|Mux4~1 .sum_lutc_input = "datac";
defparam \inst35|Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxii_lcell \inst35|Mux4~2 (
// Equation(s):
// \inst35|Mux4~2_combout  = (\inst14|gs2 [4] & (!\inst35|Mux4~0_combout  & ((\inst14|gs2 [5]) # (\inst35|Mux4~1_combout )))) # (!\inst14|gs2 [4] & (\inst35|Mux4~0_combout  & (\inst14|gs2 [5] & \inst35|Mux4~1_combout )))

	.clk(gnd),
	.dataa(\inst14|gs2 [4]),
	.datab(\inst35|Mux4~0_combout ),
	.datac(\inst14|gs2 [5]),
	.datad(\inst35|Mux4~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux4~2 .lut_mask = "6220";
defparam \inst35|Mux4~2 .operation_mode = "normal";
defparam \inst35|Mux4~2 .output_mode = "comb_only";
defparam \inst35|Mux4~2 .register_cascade_mode = "off";
defparam \inst35|Mux4~2 .sum_lutc_input = "datac";
defparam \inst35|Mux4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N7
maxii_lcell \inst35|Mux4~9 (
// Equation(s):
// \inst35|Mux4~9_combout  = (\inst35|Mux6~2_combout  & (((\inst35|Mux7~0_combout  & \inst35|Mux4~2_combout )))) # (!\inst35|Mux6~2_combout  & (\inst35|Mux4~8_combout ))

	.clk(gnd),
	.dataa(\inst35|Mux4~8_combout ),
	.datab(\inst35|Mux7~0_combout ),
	.datac(\inst35|Mux4~2_combout ),
	.datad(\inst35|Mux6~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux4~9 .lut_mask = "c0aa";
defparam \inst35|Mux4~9 .operation_mode = "normal";
defparam \inst35|Mux4~9 .output_mode = "comb_only";
defparam \inst35|Mux4~9 .register_cascade_mode = "off";
defparam \inst35|Mux4~9 .sum_lutc_input = "datac";
defparam \inst35|Mux4~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N3
maxii_lcell \inst35|Mux5~4 (
// Equation(s):
// \inst35|Mux5~4_combout  = ((\inst14|rb1 [6] & (\inst14|rb1 [0] & \inst14|rb1 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|rb1 [6]),
	.datac(\inst14|rb1 [0]),
	.datad(\inst14|rb1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux5~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux5~4 .lut_mask = "c000";
defparam \inst35|Mux5~4 .operation_mode = "normal";
defparam \inst35|Mux5~4 .output_mode = "comb_only";
defparam \inst35|Mux5~4 .register_cascade_mode = "off";
defparam \inst35|Mux5~4 .sum_lutc_input = "datac";
defparam \inst35|Mux5~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N9
maxii_lcell \inst35|Mux4~22 (
// Equation(s):
// \inst35|Mux4~22_combout  = (\inst14|rb1 [4] & (((\inst14|rb1 [1] & !\inst14|rb1 [5])))) # (!\inst14|rb1 [4] & (\inst14|rb1 [2] & (!\inst14|rb1 [1] & \inst14|rb1 [5])))

	.clk(gnd),
	.dataa(\inst14|rb1 [2]),
	.datab(\inst14|rb1 [4]),
	.datac(\inst14|rb1 [1]),
	.datad(\inst14|rb1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux4~22 .lut_mask = "02c0";
defparam \inst35|Mux4~22 .operation_mode = "normal";
defparam \inst35|Mux4~22 .output_mode = "comb_only";
defparam \inst35|Mux4~22 .register_cascade_mode = "off";
defparam \inst35|Mux4~22 .sum_lutc_input = "datac";
defparam \inst35|Mux4~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N5
maxii_lcell \inst35|Mux4~20 (
// Equation(s):
// \inst35|Mux4~20_combout  = (!\inst35|cnt [0] & (((!\inst35|cnt [5] & \inst35|cnt [3]))))

	.clk(gnd),
	.dataa(\inst35|cnt [0]),
	.datab(vcc),
	.datac(\inst35|cnt [5]),
	.datad(\inst35|cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux4~20 .lut_mask = "0500";
defparam \inst35|Mux4~20 .operation_mode = "normal";
defparam \inst35|Mux4~20 .output_mode = "comb_only";
defparam \inst35|Mux4~20 .register_cascade_mode = "off";
defparam \inst35|Mux4~20 .sum_lutc_input = "datac";
defparam \inst35|Mux4~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxii_lcell \inst35|Mux7~1 (
// Equation(s):
// \inst35|Mux7~1_combout  = ((\inst14|rb1 [4] & (\inst14|rb1 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|rb1 [4]),
	.datac(\inst14|rb1 [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux7~1 .lut_mask = "c0c0";
defparam \inst35|Mux7~1 .operation_mode = "normal";
defparam \inst35|Mux7~1 .output_mode = "comb_only";
defparam \inst35|Mux7~1 .register_cascade_mode = "off";
defparam \inst35|Mux7~1 .sum_lutc_input = "datac";
defparam \inst35|Mux7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxii_lcell \inst35|Mux4~21 (
// Equation(s):
// \inst35|Mux4~21_combout  = (\inst35|Mux7~1_combout  & ((\inst14|rb1 [6] & ((!\inst37|Mux0~1 ))) # (!\inst14|rb1 [6] & (!\inst37|Mux0~0 ))))

	.clk(gnd),
	.dataa(\inst14|rb1 [6]),
	.datab(\inst35|Mux7~1_combout ),
	.datac(\inst37|Mux0~0 ),
	.datad(\inst37|Mux0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux4~21 .lut_mask = "048c";
defparam \inst35|Mux4~21 .operation_mode = "normal";
defparam \inst35|Mux4~21 .output_mode = "comb_only";
defparam \inst35|Mux4~21 .register_cascade_mode = "off";
defparam \inst35|Mux4~21 .sum_lutc_input = "datac";
defparam \inst35|Mux4~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N2
maxii_lcell \inst35|Mux4~23 (
// Equation(s):
// \inst35|Mux4~23_combout  = (\inst35|Mux4~20_combout  & ((\inst35|Mux4~21_combout ) # ((\inst35|Mux5~4_combout  & \inst35|Mux4~22_combout ))))

	.clk(gnd),
	.dataa(\inst35|Mux5~4_combout ),
	.datab(\inst35|Mux4~22_combout ),
	.datac(\inst35|Mux4~20_combout ),
	.datad(\inst35|Mux4~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux4~23 .lut_mask = "f080";
defparam \inst35|Mux4~23 .operation_mode = "normal";
defparam \inst35|Mux4~23 .output_mode = "comb_only";
defparam \inst35|Mux4~23 .register_cascade_mode = "off";
defparam \inst35|Mux4~23 .sum_lutc_input = "datac";
defparam \inst35|Mux4~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N6
maxii_lcell \inst47|Mux0~2 (
// Equation(s):
// \inst47|Mux0~2_combout  = (\inst14|yb2 [2] & (\inst14|yb2 [1] & ((\inst14|yb2 [3])))) # (!\inst14|yb2 [2] & (\inst14|yb2 [0] $ (((!\inst14|yb2 [1] & !\inst14|yb2 [3])))))

	.clk(gnd),
	.dataa(\inst14|yb2 [1]),
	.datab(\inst14|yb2 [2]),
	.datac(\inst14|yb2 [0]),
	.datad(\inst14|yb2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst47|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst47|Mux0~2 .lut_mask = "b821";
defparam \inst47|Mux0~2 .operation_mode = "normal";
defparam \inst47|Mux0~2 .output_mode = "comb_only";
defparam \inst47|Mux0~2 .register_cascade_mode = "off";
defparam \inst47|Mux0~2 .sum_lutc_input = "datac";
defparam \inst47|Mux0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N7
maxii_lcell \inst47|Mux0~3 (
// Equation(s):
// \inst47|Mux0~3_combout  = (\inst47|Mux0~2_combout  & ((\inst14|yb2 [3] & ((\inst14|yb2 [6]))) # (!\inst14|yb2 [3] & ((!\inst14|yb2 [6]) # (!\inst14|yb2 [1])))))

	.clk(gnd),
	.dataa(\inst14|yb2 [1]),
	.datab(\inst14|yb2 [3]),
	.datac(\inst14|yb2 [6]),
	.datad(\inst47|Mux0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst47|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst47|Mux0~3 .lut_mask = "d300";
defparam \inst47|Mux0~3 .operation_mode = "normal";
defparam \inst47|Mux0~3 .output_mode = "comb_only";
defparam \inst47|Mux0~3 .register_cascade_mode = "off";
defparam \inst47|Mux0~3 .sum_lutc_input = "datac";
defparam \inst47|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N8
maxii_lcell \inst47|Mux1~2 (
// Equation(s):
// \inst47|Mux1~2_combout  = ((\inst14|yb2 [5] & (\inst14|yb2 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|yb2 [5]),
	.datac(\inst14|yb2 [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst47|Mux1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst47|Mux1~2 .lut_mask = "c0c0";
defparam \inst47|Mux1~2 .operation_mode = "normal";
defparam \inst47|Mux1~2 .output_mode = "comb_only";
defparam \inst47|Mux1~2 .register_cascade_mode = "off";
defparam \inst47|Mux1~2 .sum_lutc_input = "datac";
defparam \inst47|Mux1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N5
maxii_lcell \inst47|Mux0~1 (
// Equation(s):
// \inst47|Mux0~1_combout  = (\inst47|Mux0~3_combout  & ((\inst47|Mux1~2_combout ) # ((\inst47|Mux1~3  & \inst47|Mux0~0 )))) # (!\inst47|Mux0~3_combout  & (((\inst47|Mux1~3  & \inst47|Mux0~0 ))))

	.clk(gnd),
	.dataa(\inst47|Mux0~3_combout ),
	.datab(\inst47|Mux1~2_combout ),
	.datac(\inst47|Mux1~3 ),
	.datad(\inst47|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst47|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst47|Mux0~1 .lut_mask = "f888";
defparam \inst47|Mux0~1 .operation_mode = "normal";
defparam \inst47|Mux0~1 .output_mode = "comb_only";
defparam \inst47|Mux0~1 .register_cascade_mode = "off";
defparam \inst47|Mux0~1 .sum_lutc_input = "datac";
defparam \inst47|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \inst35|Mux4~12 (
// Equation(s):
// \inst35|Mux4~12_combout  = (\inst14|rs1 [5] & ((\inst14|rs1 [2] & (\inst35|Mux4~11 )) # (!\inst14|rs1 [2] & ((\inst35|Mux4~10 ))))) # (!\inst14|rs1 [5] & (((\inst35|Mux4~11  & \inst35|Mux4~10 ))))

	.clk(gnd),
	.dataa(\inst14|rs1 [2]),
	.datab(\inst14|rs1 [5]),
	.datac(\inst35|Mux4~11 ),
	.datad(\inst35|Mux4~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux4~12 .lut_mask = "f480";
defparam \inst35|Mux4~12 .operation_mode = "normal";
defparam \inst35|Mux4~12 .output_mode = "comb_only";
defparam \inst35|Mux4~12 .register_cascade_mode = "off";
defparam \inst35|Mux4~12 .sum_lutc_input = "datac";
defparam \inst35|Mux4~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N9
maxii_lcell \inst35|Mux4~13 (
// Equation(s):
// \inst35|Mux4~13_combout  = ((\inst35|cnt [2] & (\inst35|cnt [0])) # (!\inst35|cnt [2] & ((\inst35|Mux4~12_combout ) # (!\inst35|cnt [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst35|cnt [2]),
	.datac(\inst35|cnt [0]),
	.datad(\inst35|Mux4~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux4~13 .lut_mask = "f3c3";
defparam \inst35|Mux4~13 .operation_mode = "normal";
defparam \inst35|Mux4~13 .output_mode = "comb_only";
defparam \inst35|Mux4~13 .register_cascade_mode = "off";
defparam \inst35|Mux4~13 .sum_lutc_input = "datac";
defparam \inst35|Mux4~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N1
maxii_lcell \inst35|Mux6~7 (
// Equation(s):
// \inst35|Mux6~7_combout  = (\inst35|cnt [3]) # (((\inst35|cnt [0] & \inst35|cnt [2])))

	.clk(gnd),
	.dataa(\inst35|cnt [3]),
	.datab(vcc),
	.datac(\inst35|cnt [0]),
	.datad(\inst35|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~7 .lut_mask = "faaa";
defparam \inst35|Mux6~7 .operation_mode = "normal";
defparam \inst35|Mux6~7 .output_mode = "comb_only";
defparam \inst35|Mux6~7 .register_cascade_mode = "off";
defparam \inst35|Mux6~7 .sum_lutc_input = "datac";
defparam \inst35|Mux6~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N0
maxii_lcell \inst43|Mux0~1 (
// Equation(s):
// \inst43|Mux0~1_combout  = (\inst14|gb2 [3] & ((\inst14|gb2 [2] & (!\inst14|gb2 [1])) # (!\inst14|gb2 [2] & ((!\inst14|gb2 [0]))))) # (!\inst14|gb2 [3] & ((\inst14|gb2 [1]) # ((\inst14|gb2 [0]) # (\inst14|gb2 [2]))))

	.clk(gnd),
	.dataa(\inst14|gb2 [3]),
	.datab(\inst14|gb2 [1]),
	.datac(\inst14|gb2 [0]),
	.datad(\inst14|gb2 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst43|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst43|Mux0~1 .lut_mask = "775e";
defparam \inst43|Mux0~1 .operation_mode = "normal";
defparam \inst43|Mux0~1 .output_mode = "comb_only";
defparam \inst43|Mux0~1 .register_cascade_mode = "off";
defparam \inst43|Mux0~1 .sum_lutc_input = "datac";
defparam \inst43|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N2
maxii_lcell \inst35|Mux5~3 (
// Equation(s):
// \inst35|Mux5~3_combout  = ((\inst14|gb2 [4] & (\inst14|gb2 [5] & !\inst35|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|gb2 [4]),
	.datac(\inst14|gb2 [5]),
	.datad(\inst35|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux5~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux5~3 .lut_mask = "00c0";
defparam \inst35|Mux5~3 .operation_mode = "normal";
defparam \inst35|Mux5~3 .output_mode = "comb_only";
defparam \inst35|Mux5~3 .register_cascade_mode = "off";
defparam \inst35|Mux5~3 .sum_lutc_input = "datac";
defparam \inst35|Mux5~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N4
maxii_lcell \inst35|Mux4~16 (
// Equation(s):
// \inst35|Mux4~16_combout  = (\inst35|Mux5~3_combout  & ((\inst14|gb2 [6] & (!\inst43|Mux0~1_combout )) # (!\inst14|gb2 [6] & ((!\inst43|Mux0~0 )))))

	.clk(gnd),
	.dataa(\inst14|gb2 [6]),
	.datab(\inst43|Mux0~1_combout ),
	.datac(\inst35|Mux5~3_combout ),
	.datad(\inst43|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux4~16 .lut_mask = "2070";
defparam \inst35|Mux4~16 .operation_mode = "normal";
defparam \inst35|Mux4~16 .output_mode = "comb_only";
defparam \inst35|Mux4~16 .register_cascade_mode = "off";
defparam \inst35|Mux4~16 .sum_lutc_input = "datac";
defparam \inst35|Mux4~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N2
maxii_lcell \inst35|Mux4~15 (
// Equation(s):
// \inst35|Mux4~15_combout  = (!\inst35|cnt [0] & (((\inst35|Mux4~14  & \inst35|Mux5~2 )) # (!\inst35|cnt [5])))

	.clk(gnd),
	.dataa(\inst35|Mux4~14 ),
	.datab(\inst35|Mux5~2 ),
	.datac(\inst35|cnt [0]),
	.datad(\inst35|cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux4~15 .lut_mask = "080f";
defparam \inst35|Mux4~15 .operation_mode = "normal";
defparam \inst35|Mux4~15 .output_mode = "comb_only";
defparam \inst35|Mux4~15 .register_cascade_mode = "off";
defparam \inst35|Mux4~15 .sum_lutc_input = "datac";
defparam \inst35|Mux4~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N1
maxii_lcell \inst35|Mux4~17 (
// Equation(s):
// \inst35|Mux4~17_combout  = (((\inst35|Mux4~16_combout ) # (\inst35|Mux4~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst35|Mux4~16_combout ),
	.datad(\inst35|Mux4~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux4~17 .lut_mask = "fff0";
defparam \inst35|Mux4~17 .operation_mode = "normal";
defparam \inst35|Mux4~17 .output_mode = "comb_only";
defparam \inst35|Mux4~17 .register_cascade_mode = "off";
defparam \inst35|Mux4~17 .sum_lutc_input = "datac";
defparam \inst35|Mux4~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N2
maxii_lcell \inst35|Mux6~8 (
// Equation(s):
// \inst35|Mux6~8_combout  = (((!\inst35|cnt [3] & \inst35|cnt [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst35|cnt [3]),
	.datad(\inst35|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~8 .lut_mask = "0f00";
defparam \inst35|Mux6~8 .operation_mode = "normal";
defparam \inst35|Mux6~8 .output_mode = "comb_only";
defparam \inst35|Mux6~8 .register_cascade_mode = "off";
defparam \inst35|Mux6~8 .sum_lutc_input = "datac";
defparam \inst35|Mux6~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N7
maxii_lcell \inst35|Mux4~18 (
// Equation(s):
// \inst35|Mux4~18_combout  = (\inst35|Mux6~7_combout  & (((\inst35|Mux6~8_combout )))) # (!\inst35|Mux6~7_combout  & ((\inst35|Mux6~8_combout  & ((\inst46|Mux0~2 ))) # (!\inst35|Mux6~8_combout  & (\inst35|Mux4~17_combout ))))

	.clk(gnd),
	.dataa(\inst35|Mux6~7_combout ),
	.datab(\inst35|Mux4~17_combout ),
	.datac(\inst35|Mux6~8_combout ),
	.datad(\inst46|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux4~18 .lut_mask = "f4a4";
defparam \inst35|Mux4~18 .operation_mode = "normal";
defparam \inst35|Mux4~18 .output_mode = "comb_only";
defparam \inst35|Mux4~18 .register_cascade_mode = "off";
defparam \inst35|Mux4~18 .sum_lutc_input = "datac";
defparam \inst35|Mux4~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N0
maxii_lcell \inst35|Mux4~19 (
// Equation(s):
// \inst35|Mux4~19_combout  = (\inst35|Mux4~18_combout  & ((\inst47|Mux0~1_combout ) # ((!\inst35|Mux6~7_combout )))) # (!\inst35|Mux4~18_combout  & (((\inst35|Mux4~13_combout  & \inst35|Mux6~7_combout ))))

	.clk(gnd),
	.dataa(\inst47|Mux0~1_combout ),
	.datab(\inst35|Mux4~13_combout ),
	.datac(\inst35|Mux4~18_combout ),
	.datad(\inst35|Mux6~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux4~19 .lut_mask = "acf0";
defparam \inst35|Mux4~19 .operation_mode = "normal";
defparam \inst35|Mux4~19 .output_mode = "comb_only";
defparam \inst35|Mux4~19 .register_cascade_mode = "off";
defparam \inst35|Mux4~19 .sum_lutc_input = "datac";
defparam \inst35|Mux4~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N9
maxii_lcell \inst35|Mux6~6 (
// Equation(s):
// \inst35|Mux6~6_combout  = (\inst35|cnt [1] & (\inst35|cnt [2] & (!\inst35|cnt [5] & \inst35|cnt [3])))

	.clk(gnd),
	.dataa(\inst35|cnt [1]),
	.datab(\inst35|cnt [2]),
	.datac(\inst35|cnt [5]),
	.datad(\inst35|cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~6 .lut_mask = "0800";
defparam \inst35|Mux6~6 .operation_mode = "normal";
defparam \inst35|Mux6~6 .output_mode = "comb_only";
defparam \inst35|Mux6~6 .register_cascade_mode = "off";
defparam \inst35|Mux6~6 .sum_lutc_input = "datac";
defparam \inst35|Mux6~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N1
maxii_lcell \inst35|Mux6~9 (
// Equation(s):
// \inst35|Mux6~9_combout  = ((\inst35|Mux6~6_combout  & (\inst35|cnt [0])) # (!\inst35|Mux6~6_combout  & ((\inst35|cnt [1]))))

	.clk(gnd),
	.dataa(\inst35|cnt [0]),
	.datab(vcc),
	.datac(\inst35|cnt [1]),
	.datad(\inst35|Mux6~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~9 .lut_mask = "aaf0";
defparam \inst35|Mux6~9 .operation_mode = "normal";
defparam \inst35|Mux6~9 .output_mode = "comb_only";
defparam \inst35|Mux6~9 .register_cascade_mode = "off";
defparam \inst35|Mux6~9 .sum_lutc_input = "datac";
defparam \inst35|Mux6~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N7
maxii_lcell \inst35|Mux6~10 (
// Equation(s):
// \inst35|Mux6~10_combout  = (!\inst35|Mux6~6_combout  & (((\inst35|Mux6~9_combout ) # (\inst35|cnt [5])) # (!\inst35|Mux6~8_combout )))

	.clk(gnd),
	.dataa(\inst35|Mux6~8_combout ),
	.datab(\inst35|Mux6~9_combout ),
	.datac(\inst35|cnt [5]),
	.datad(\inst35|Mux6~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~10 .lut_mask = "00fd";
defparam \inst35|Mux6~10 .operation_mode = "normal";
defparam \inst35|Mux6~10 .output_mode = "comb_only";
defparam \inst35|Mux6~10 .register_cascade_mode = "off";
defparam \inst35|Mux6~10 .sum_lutc_input = "datac";
defparam \inst35|Mux6~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N0
maxii_lcell \inst35|Mux4~24 (
// Equation(s):
// \inst35|Mux4~24_combout  = (\inst35|Mux6~10_combout  & ((\inst35|Mux6~9_combout  & (\inst35|Mux4~23_combout )) # (!\inst35|Mux6~9_combout  & ((\inst35|Mux4~19_combout ))))) # (!\inst35|Mux6~10_combout  & (((\inst35|Mux6~9_combout ))))

	.clk(gnd),
	.dataa(\inst35|Mux4~23_combout ),
	.datab(\inst35|Mux4~19_combout ),
	.datac(\inst35|Mux6~10_combout ),
	.datad(\inst35|Mux6~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux4~24 .lut_mask = "afc0";
defparam \inst35|Mux4~24 .operation_mode = "normal";
defparam \inst35|Mux4~24 .output_mode = "comb_only";
defparam \inst35|Mux4~24 .register_cascade_mode = "off";
defparam \inst35|Mux4~24 .sum_lutc_input = "datac";
defparam \inst35|Mux4~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N0
maxii_lcell \inst41|Mux1~3 (
// Equation(s):
// \inst41|Mux1~3_combout  = (\inst14|gb1 [0] & (((\inst14|gb1 [3] & \inst14|gb1 [6]))))

	.clk(gnd),
	.dataa(\inst14|gb1 [0]),
	.datab(vcc),
	.datac(\inst14|gb1 [3]),
	.datad(\inst14|gb1 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst41|Mux1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst41|Mux1~3 .lut_mask = "a000";
defparam \inst41|Mux1~3 .operation_mode = "normal";
defparam \inst41|Mux1~3 .output_mode = "comb_only";
defparam \inst41|Mux1~3 .register_cascade_mode = "off";
defparam \inst41|Mux1~3 .sum_lutc_input = "datac";
defparam \inst41|Mux1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N3
maxii_lcell \inst41|Mux0~2 (
// Equation(s):
// \inst41|Mux0~2_combout  = (\inst14|gb1 [2] & (\inst14|gb1 [3] & (\inst14|gb1 [1]))) # (!\inst14|gb1 [2] & (\inst14|gb1 [0] $ (((!\inst14|gb1 [3] & !\inst14|gb1 [1])))))

	.clk(gnd),
	.dataa(\inst14|gb1 [2]),
	.datab(\inst14|gb1 [3]),
	.datac(\inst14|gb1 [1]),
	.datad(\inst14|gb1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst41|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst41|Mux0~2 .lut_mask = "d481";
defparam \inst41|Mux0~2 .operation_mode = "normal";
defparam \inst41|Mux0~2 .output_mode = "comb_only";
defparam \inst41|Mux0~2 .register_cascade_mode = "off";
defparam \inst41|Mux0~2 .sum_lutc_input = "datac";
defparam \inst41|Mux0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N4
maxii_lcell \inst41|Mux0~3 (
// Equation(s):
// \inst41|Mux0~3_combout  = (\inst41|Mux0~2_combout  & ((\inst14|gb1 [3] & ((\inst14|gb1 [6]))) # (!\inst14|gb1 [3] & ((!\inst14|gb1 [6]) # (!\inst14|gb1 [1])))))

	.clk(gnd),
	.dataa(\inst41|Mux0~2_combout ),
	.datab(\inst14|gb1 [1]),
	.datac(\inst14|gb1 [3]),
	.datad(\inst14|gb1 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst41|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst41|Mux0~3 .lut_mask = "a20a";
defparam \inst41|Mux0~3 .operation_mode = "normal";
defparam \inst41|Mux0~3 .output_mode = "comb_only";
defparam \inst41|Mux0~3 .register_cascade_mode = "off";
defparam \inst41|Mux0~3 .sum_lutc_input = "datac";
defparam \inst41|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N7
maxii_lcell \inst41|Mux0~0 (
// Equation(s):
// \inst41|Mux0~0_combout  = (\inst14|gb1 [1] & (\inst14|gb1 [4] & (!\inst14|gb1 [5]))) # (!\inst14|gb1 [1] & (!\inst14|gb1 [4] & (\inst14|gb1 [5] & \inst14|gb1 [2])))

	.clk(gnd),
	.dataa(\inst14|gb1 [1]),
	.datab(\inst14|gb1 [4]),
	.datac(\inst14|gb1 [5]),
	.datad(\inst14|gb1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst41|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst41|Mux0~0 .lut_mask = "1808";
defparam \inst41|Mux0~0 .operation_mode = "normal";
defparam \inst41|Mux0~0 .output_mode = "comb_only";
defparam \inst41|Mux0~0 .register_cascade_mode = "off";
defparam \inst41|Mux0~0 .sum_lutc_input = "datac";
defparam \inst41|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N3
maxii_lcell \inst41|Mux1~2 (
// Equation(s):
// \inst41|Mux1~2_combout  = (((\inst14|gb1 [5] & \inst14|gb1 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|gb1 [5]),
	.datad(\inst14|gb1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst41|Mux1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst41|Mux1~2 .lut_mask = "f000";
defparam \inst41|Mux1~2 .operation_mode = "normal";
defparam \inst41|Mux1~2 .output_mode = "comb_only";
defparam \inst41|Mux1~2 .register_cascade_mode = "off";
defparam \inst41|Mux1~2 .sum_lutc_input = "datac";
defparam \inst41|Mux1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N0
maxii_lcell \inst41|Mux0~1 (
// Equation(s):
// \inst41|Mux0~1_combout  = (\inst41|Mux1~3_combout  & ((\inst41|Mux0~0_combout ) # ((\inst41|Mux0~3_combout  & \inst41|Mux1~2_combout )))) # (!\inst41|Mux1~3_combout  & (\inst41|Mux0~3_combout  & ((\inst41|Mux1~2_combout ))))

	.clk(gnd),
	.dataa(\inst41|Mux1~3_combout ),
	.datab(\inst41|Mux0~3_combout ),
	.datac(\inst41|Mux0~0_combout ),
	.datad(\inst41|Mux1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst41|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst41|Mux0~1 .lut_mask = "eca0";
defparam \inst41|Mux0~1 .operation_mode = "normal";
defparam \inst41|Mux0~1 .output_mode = "comb_only";
defparam \inst41|Mux0~1 .register_cascade_mode = "off";
defparam \inst41|Mux0~1 .sum_lutc_input = "datac";
defparam \inst41|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N4
maxii_lcell \inst40|Mux0~1 (
// Equation(s):
// \inst40|Mux0~1_combout  = (\inst14|gs1 [3] & (\inst14|gs1 [0] & ((\inst14|gs1 [1]) # (\inst14|gs1 [2]))))

	.clk(gnd),
	.dataa(\inst14|gs1 [3]),
	.datab(\inst14|gs1 [1]),
	.datac(\inst14|gs1 [0]),
	.datad(\inst14|gs1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst40|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst40|Mux0~1 .lut_mask = "a080";
defparam \inst40|Mux0~1 .operation_mode = "normal";
defparam \inst40|Mux0~1 .output_mode = "comb_only";
defparam \inst40|Mux0~1 .register_cascade_mode = "off";
defparam \inst40|Mux0~1 .sum_lutc_input = "datac";
defparam \inst40|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N1
maxii_lcell \inst40|Mux0~0 (
// Equation(s):
// \inst40|Mux0~0_combout  = (\inst14|gs1 [2] & (((!\inst14|gs1 [1])) # (!\inst14|gs1 [3]))) # (!\inst14|gs1 [2] & (\inst14|gs1 [0] $ (((\inst14|gs1 [3]) # (\inst14|gs1 [1])))))

	.clk(gnd),
	.dataa(\inst14|gs1 [3]),
	.datab(\inst14|gs1 [1]),
	.datac(\inst14|gs1 [0]),
	.datad(\inst14|gs1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst40|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst40|Mux0~0 .lut_mask = "771e";
defparam \inst40|Mux0~0 .operation_mode = "normal";
defparam \inst40|Mux0~0 .output_mode = "comb_only";
defparam \inst40|Mux0~0 .register_cascade_mode = "off";
defparam \inst40|Mux0~0 .sum_lutc_input = "datac";
defparam \inst40|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N3
maxii_lcell \inst40|Mux0~2 (
// Equation(s):
// \inst40|Mux0~2_combout  = (\inst40|Mux0~0_combout  & (\inst40|Mux0~1_combout  & (\inst14|gs1 [5] & !\inst14|gs1 [4]))) # (!\inst40|Mux0~0_combout  & (\inst14|gs1 [4] & ((\inst40|Mux0~1_combout ) # (\inst14|gs1 [5]))))

	.clk(gnd),
	.dataa(\inst40|Mux0~1_combout ),
	.datab(\inst40|Mux0~0_combout ),
	.datac(\inst14|gs1 [5]),
	.datad(\inst14|gs1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst40|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst40|Mux0~2 .lut_mask = "3280";
defparam \inst40|Mux0~2 .operation_mode = "normal";
defparam \inst40|Mux0~2 .output_mode = "comb_only";
defparam \inst40|Mux0~2 .register_cascade_mode = "off";
defparam \inst40|Mux0~2 .sum_lutc_input = "datac";
defparam \inst40|Mux0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N9
maxii_lcell \inst35|Mux4~25 (
// Equation(s):
// \inst35|Mux4~25_combout  = (\inst35|Mux4~24_combout  & ((\inst41|Mux0~1_combout ) # ((!\inst35|Mux6~6_combout )))) # (!\inst35|Mux4~24_combout  & (((\inst40|Mux0~2_combout  & \inst35|Mux6~6_combout ))))

	.clk(gnd),
	.dataa(\inst35|Mux4~24_combout ),
	.datab(\inst41|Mux0~1_combout ),
	.datac(\inst40|Mux0~2_combout ),
	.datad(\inst35|Mux6~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux4~25 .lut_mask = "d8aa";
defparam \inst35|Mux4~25 .operation_mode = "normal";
defparam \inst35|Mux4~25 .output_mode = "comb_only";
defparam \inst35|Mux4~25 .register_cascade_mode = "off";
defparam \inst35|Mux4~25 .sum_lutc_input = "datac";
defparam \inst35|Mux4~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N2
maxii_lcell \inst35|Mux4~26 (
// Equation(s):
// \inst35|Mux4~26_combout  = ((\inst35|cnt [4] & (\inst35|Mux4~9_combout )) # (!\inst35|cnt [4] & ((\inst35|Mux4~25_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst35|Mux4~9_combout ),
	.datac(\inst35|cnt [4]),
	.datad(\inst35|Mux4~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux4~26 .lut_mask = "cfc0";
defparam \inst35|Mux4~26 .operation_mode = "normal";
defparam \inst35|Mux4~26 .output_mode = "comb_only";
defparam \inst35|Mux4~26 .register_cascade_mode = "off";
defparam \inst35|Mux4~26 .sum_lutc_input = "datac";
defparam \inst35|Mux4~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N0
maxii_lcell \inst40|Mux1~0 (
// Equation(s):
// \inst40|Mux1~0_combout  = (((\inst14|gs1 [4] & \inst14|gs1 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|gs1 [4]),
	.datad(\inst14|gs1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst40|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst40|Mux1~0 .lut_mask = "f000";
defparam \inst40|Mux1~0 .operation_mode = "normal";
defparam \inst40|Mux1~0 .output_mode = "comb_only";
defparam \inst40|Mux1~0 .register_cascade_mode = "off";
defparam \inst40|Mux1~0 .sum_lutc_input = "datac";
defparam \inst40|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N8
maxii_lcell \inst40|Mux1~1 (
// Equation(s):
// \inst40|Mux1~1_combout  = (\inst14|gs1 [5] & (\inst40|Mux1~0_combout  & (\inst14|gs1 [0] & \inst14|gs1 [3])))

	.clk(gnd),
	.dataa(\inst14|gs1 [5]),
	.datab(\inst40|Mux1~0_combout ),
	.datac(\inst14|gs1 [0]),
	.datad(\inst14|gs1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst40|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst40|Mux1~1 .lut_mask = "8000";
defparam \inst40|Mux1~1 .operation_mode = "normal";
defparam \inst40|Mux1~1 .output_mode = "comb_only";
defparam \inst40|Mux1~1 .register_cascade_mode = "off";
defparam \inst40|Mux1~1 .sum_lutc_input = "datac";
defparam \inst40|Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N9
maxii_lcell \inst41|Mux1~4 (
// Equation(s):
// \inst41|Mux1~4_combout  = (\inst14|gb1 [5] & (\inst14|gb1 [4] & (\inst14|gb1 [1] & \inst41|Mux1~3_combout )))

	.clk(gnd),
	.dataa(\inst14|gb1 [5]),
	.datab(\inst14|gb1 [4]),
	.datac(\inst14|gb1 [1]),
	.datad(\inst41|Mux1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst41|Mux1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst41|Mux1~4 .lut_mask = "8000";
defparam \inst41|Mux1~4 .operation_mode = "normal";
defparam \inst41|Mux1~4 .output_mode = "comb_only";
defparam \inst41|Mux1~4 .register_cascade_mode = "off";
defparam \inst41|Mux1~4 .sum_lutc_input = "datac";
defparam \inst41|Mux1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N5
maxii_lcell \inst35|Mux5~10 (
// Equation(s):
// \inst35|Mux5~10_combout  = (\inst35|cnt [3] & (\inst14|rb1 [4] & (!\inst35|cnt [0] & !\inst35|cnt [5])))

	.clk(gnd),
	.dataa(\inst35|cnt [3]),
	.datab(\inst14|rb1 [4]),
	.datac(\inst35|cnt [0]),
	.datad(\inst35|cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux5~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux5~10 .lut_mask = "0008";
defparam \inst35|Mux5~10 .operation_mode = "normal";
defparam \inst35|Mux5~10 .output_mode = "comb_only";
defparam \inst35|Mux5~10 .register_cascade_mode = "off";
defparam \inst35|Mux5~10 .sum_lutc_input = "datac";
defparam \inst35|Mux5~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N7
maxii_lcell \inst35|Mux5~11 (
// Equation(s):
// \inst35|Mux5~11_combout  = (\inst35|Mux5~10_combout  & (\inst14|rb1 [5] & (\inst14|rb1 [1] & \inst35|Mux5~4_combout )))

	.clk(gnd),
	.dataa(\inst35|Mux5~10_combout ),
	.datab(\inst14|rb1 [5]),
	.datac(\inst14|rb1 [1]),
	.datad(\inst35|Mux5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux5~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux5~11 .lut_mask = "8000";
defparam \inst35|Mux5~11 .operation_mode = "normal";
defparam \inst35|Mux5~11 .output_mode = "comb_only";
defparam \inst35|Mux5~11 .register_cascade_mode = "off";
defparam \inst35|Mux5~11 .sum_lutc_input = "datac";
defparam \inst35|Mux5~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N3
maxii_lcell \inst46|Mux1~0 (
// Equation(s):
// \inst46|Mux1~0_combout  = (\inst14|ys2 [4] & (((\inst14|ys2 [1]))))

	.clk(gnd),
	.dataa(\inst14|ys2 [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst14|ys2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst46|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst46|Mux1~0 .lut_mask = "aa00";
defparam \inst46|Mux1~0 .operation_mode = "normal";
defparam \inst46|Mux1~0 .output_mode = "comb_only";
defparam \inst46|Mux1~0 .register_cascade_mode = "off";
defparam \inst46|Mux1~0 .sum_lutc_input = "datac";
defparam \inst46|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N9
maxii_lcell \inst46|Mux1~1 (
// Equation(s):
// \inst46|Mux1~1_combout  = (\inst14|ys2 [3] & (\inst14|ys2 [5] & (\inst14|ys2 [0] & \inst46|Mux1~0_combout )))

	.clk(gnd),
	.dataa(\inst14|ys2 [3]),
	.datab(\inst14|ys2 [5]),
	.datac(\inst14|ys2 [0]),
	.datad(\inst46|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst46|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst46|Mux1~1 .lut_mask = "8000";
defparam \inst46|Mux1~1 .operation_mode = "normal";
defparam \inst46|Mux1~1 .output_mode = "comb_only";
defparam \inst46|Mux1~1 .register_cascade_mode = "off";
defparam \inst46|Mux1~1 .sum_lutc_input = "datac";
defparam \inst46|Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N1
maxii_lcell \inst35|Mux5~7 (
// Equation(s):
// \inst35|Mux5~7_combout  = ((\inst35|Mux5~3_combout  & (\inst14|gb2 [1] & \inst35|Mux5~2 ))) # (!\inst35|cnt [5])

	.clk(gnd),
	.dataa(\inst35|Mux5~3_combout ),
	.datab(\inst14|gb2 [1]),
	.datac(\inst35|Mux5~2 ),
	.datad(\inst35|cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux5~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux5~7 .lut_mask = "80ff";
defparam \inst35|Mux5~7 .operation_mode = "normal";
defparam \inst35|Mux5~7 .output_mode = "comb_only";
defparam \inst35|Mux5~7 .register_cascade_mode = "off";
defparam \inst35|Mux5~7 .sum_lutc_input = "datac";
defparam \inst35|Mux5~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N3
maxii_lcell \inst35|Mux5~8 (
// Equation(s):
// \inst35|Mux5~8_combout  = (\inst35|Mux6~7_combout  & (\inst35|Mux6~8_combout )) # (!\inst35|Mux6~7_combout  & ((\inst35|Mux6~8_combout  & (\inst46|Mux1~1_combout )) # (!\inst35|Mux6~8_combout  & ((\inst35|Mux5~7_combout )))))

	.clk(gnd),
	.dataa(\inst35|Mux6~7_combout ),
	.datab(\inst35|Mux6~8_combout ),
	.datac(\inst46|Mux1~1_combout ),
	.datad(\inst35|Mux5~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux5~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux5~8 .lut_mask = "d9c8";
defparam \inst35|Mux5~8 .operation_mode = "normal";
defparam \inst35|Mux5~8 .output_mode = "comb_only";
defparam \inst35|Mux5~8 .register_cascade_mode = "off";
defparam \inst35|Mux5~8 .sum_lutc_input = "datac";
defparam \inst35|Mux5~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N2
maxii_lcell \inst35|Mux5~6 (
// Equation(s):
// \inst35|Mux5~6_combout  = (\inst35|cnt [0] & ((\inst35|cnt [2]) # ((\inst14|rs1 [5] & \inst35|Mux5~5 )))) # (!\inst35|cnt [0] & (!\inst35|cnt [2]))

	.clk(gnd),
	.dataa(\inst35|cnt [0]),
	.datab(\inst35|cnt [2]),
	.datac(\inst14|rs1 [5]),
	.datad(\inst35|Mux5~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux5~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux5~6 .lut_mask = "b999";
defparam \inst35|Mux5~6 .operation_mode = "normal";
defparam \inst35|Mux5~6 .output_mode = "comb_only";
defparam \inst35|Mux5~6 .register_cascade_mode = "off";
defparam \inst35|Mux5~6 .sum_lutc_input = "datac";
defparam \inst35|Mux5~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N3
maxii_lcell \inst47|Mux1~4 (
// Equation(s):
// \inst47|Mux1~4_combout  = (\inst14|yb2 [1] & (\inst14|yb2 [5] & (\inst14|yb2 [4] & \inst47|Mux1~3 )))

	.clk(gnd),
	.dataa(\inst14|yb2 [1]),
	.datab(\inst14|yb2 [5]),
	.datac(\inst14|yb2 [4]),
	.datad(\inst47|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst47|Mux1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst47|Mux1~4 .lut_mask = "8000";
defparam \inst47|Mux1~4 .operation_mode = "normal";
defparam \inst47|Mux1~4 .output_mode = "comb_only";
defparam \inst47|Mux1~4 .register_cascade_mode = "off";
defparam \inst47|Mux1~4 .sum_lutc_input = "datac";
defparam \inst47|Mux1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N6
maxii_lcell \inst35|Mux5~9 (
// Equation(s):
// \inst35|Mux5~9_combout  = (\inst35|Mux5~8_combout  & (((\inst47|Mux1~4_combout ) # (!\inst35|Mux6~7_combout )))) # (!\inst35|Mux5~8_combout  & (\inst35|Mux5~6_combout  & ((\inst35|Mux6~7_combout ))))

	.clk(gnd),
	.dataa(\inst35|Mux5~8_combout ),
	.datab(\inst35|Mux5~6_combout ),
	.datac(\inst47|Mux1~4_combout ),
	.datad(\inst35|Mux6~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux5~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux5~9 .lut_mask = "e4aa";
defparam \inst35|Mux5~9 .operation_mode = "normal";
defparam \inst35|Mux5~9 .output_mode = "comb_only";
defparam \inst35|Mux5~9 .register_cascade_mode = "off";
defparam \inst35|Mux5~9 .sum_lutc_input = "datac";
defparam \inst35|Mux5~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N2
maxii_lcell \inst35|Mux5~12 (
// Equation(s):
// \inst35|Mux5~12_combout  = (\inst35|Mux6~10_combout  & ((\inst35|Mux6~9_combout  & (\inst35|Mux5~11_combout )) # (!\inst35|Mux6~9_combout  & ((\inst35|Mux5~9_combout ))))) # (!\inst35|Mux6~10_combout  & (((\inst35|Mux6~9_combout ))))

	.clk(gnd),
	.dataa(\inst35|Mux5~11_combout ),
	.datab(\inst35|Mux5~9_combout ),
	.datac(\inst35|Mux6~10_combout ),
	.datad(\inst35|Mux6~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux5~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux5~12 .lut_mask = "afc0";
defparam \inst35|Mux5~12 .operation_mode = "normal";
defparam \inst35|Mux5~12 .output_mode = "comb_only";
defparam \inst35|Mux5~12 .register_cascade_mode = "off";
defparam \inst35|Mux5~12 .sum_lutc_input = "datac";
defparam \inst35|Mux5~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N6
maxii_lcell \inst35|Mux5~13 (
// Equation(s):
// \inst35|Mux5~13_combout  = (\inst35|Mux6~6_combout  & ((\inst35|Mux5~12_combout  & ((\inst41|Mux1~4_combout ))) # (!\inst35|Mux5~12_combout  & (\inst40|Mux1~1_combout )))) # (!\inst35|Mux6~6_combout  & (((\inst35|Mux5~12_combout ))))

	.clk(gnd),
	.dataa(\inst40|Mux1~1_combout ),
	.datab(\inst41|Mux1~4_combout ),
	.datac(\inst35|Mux6~6_combout ),
	.datad(\inst35|Mux5~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux5~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux5~13 .lut_mask = "cfa0";
defparam \inst35|Mux5~13 .operation_mode = "normal";
defparam \inst35|Mux5~13 .output_mode = "comb_only";
defparam \inst35|Mux5~13 .register_cascade_mode = "off";
defparam \inst35|Mux5~13 .sum_lutc_input = "datac";
defparam \inst35|Mux5~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N6
maxii_lcell \inst35|Mux5~14 (
// Equation(s):
// \inst35|Mux5~14_combout  = (\inst14|ys1 [4] & (\inst14|ys1 [3] & (\inst14|ys1 [0] & \inst14|ys1 [1])))

	.clk(gnd),
	.dataa(\inst14|ys1 [4]),
	.datab(\inst14|ys1 [3]),
	.datac(\inst14|ys1 [0]),
	.datad(\inst14|ys1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux5~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux5~14 .lut_mask = "8000";
defparam \inst35|Mux5~14 .operation_mode = "normal";
defparam \inst35|Mux5~14 .output_mode = "comb_only";
defparam \inst35|Mux5~14 .register_cascade_mode = "off";
defparam \inst35|Mux5~14 .sum_lutc_input = "datac";
defparam \inst35|Mux5~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N2
maxii_lcell \inst35|Mux5~15 (
// Equation(s):
// \inst35|Mux5~15_combout  = (\inst35|cnt [1] & (((\inst35|Mux5~14_combout  & \inst14|ys1 [5])) # (!\inst35|cnt [0])))

	.clk(gnd),
	.dataa(\inst35|cnt [1]),
	.datab(\inst35|cnt [0]),
	.datac(\inst35|Mux5~14_combout ),
	.datad(\inst14|ys1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux5~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux5~15 .lut_mask = "a222";
defparam \inst35|Mux5~15 .operation_mode = "normal";
defparam \inst35|Mux5~15 .output_mode = "comb_only";
defparam \inst35|Mux5~15 .register_cascade_mode = "off";
defparam \inst35|Mux5~15 .sum_lutc_input = "datac";
defparam \inst35|Mux5~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N1
maxii_lcell \inst45|Mux1~4 (
// Equation(s):
// \inst45|Mux1~4_combout  = (\inst14|yb1 [1] & (\inst14|yb1 [5] & (\inst14|yb1 [4] & \inst45|Mux1~3_combout )))

	.clk(gnd),
	.dataa(\inst14|yb1 [1]),
	.datab(\inst14|yb1 [5]),
	.datac(\inst14|yb1 [4]),
	.datad(\inst45|Mux1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst45|Mux1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst45|Mux1~4 .lut_mask = "8000";
defparam \inst45|Mux1~4 .operation_mode = "normal";
defparam \inst45|Mux1~4 .output_mode = "comb_only";
defparam \inst45|Mux1~4 .register_cascade_mode = "off";
defparam \inst45|Mux1~4 .sum_lutc_input = "datac";
defparam \inst45|Mux1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N0
maxii_lcell \inst35|Mux5~16 (
// Equation(s):
// \inst35|Mux5~16_combout  = (\inst35|Mux6~4_combout  & ((\inst35|Mux6~5_combout  & ((\inst45|Mux1~4_combout ))) # (!\inst35|Mux6~5_combout  & (\inst35|Mux5~15_combout )))) # (!\inst35|Mux6~4_combout  & (((!\inst35|Mux6~5_combout ))))

	.clk(gnd),
	.dataa(\inst35|Mux6~4_combout ),
	.datab(\inst35|Mux5~15_combout ),
	.datac(\inst45|Mux1~4_combout ),
	.datad(\inst35|Mux6~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux5~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux5~16 .lut_mask = "a0dd";
defparam \inst35|Mux5~16 .operation_mode = "normal";
defparam \inst35|Mux5~16 .output_mode = "comb_only";
defparam \inst35|Mux5~16 .register_cascade_mode = "off";
defparam \inst35|Mux5~16 .sum_lutc_input = "datac";
defparam \inst35|Mux5~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N9
maxii_lcell \inst39|Mux1~4 (
// Equation(s):
// \inst39|Mux1~4_combout  = (\inst39|Mux1~3_combout  & (\inst14|rb2 [4] & (\inst14|rb2 [1] & \inst14|rb2 [5])))

	.clk(gnd),
	.dataa(\inst39|Mux1~3_combout ),
	.datab(\inst14|rb2 [4]),
	.datac(\inst14|rb2 [1]),
	.datad(\inst14|rb2 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst39|Mux1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst39|Mux1~4 .lut_mask = "8000";
defparam \inst39|Mux1~4 .operation_mode = "normal";
defparam \inst39|Mux1~4 .output_mode = "comb_only";
defparam \inst39|Mux1~4 .register_cascade_mode = "off";
defparam \inst39|Mux1~4 .sum_lutc_input = "datac";
defparam \inst39|Mux1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N1
maxii_lcell \inst38|Mux1~0 (
// Equation(s):
// \inst38|Mux1~0_combout  = (((\inst14|rs2 [4] & \inst14|rs2 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|rs2 [4]),
	.datad(\inst14|rs2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst38|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst38|Mux1~0 .lut_mask = "f000";
defparam \inst38|Mux1~0 .operation_mode = "normal";
defparam \inst38|Mux1~0 .output_mode = "comb_only";
defparam \inst38|Mux1~0 .register_cascade_mode = "off";
defparam \inst38|Mux1~0 .sum_lutc_input = "datac";
defparam \inst38|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N3
maxii_lcell \inst38|Mux1~1 (
// Equation(s):
// \inst38|Mux1~1_combout  = (\inst14|rs2 [3] & (\inst14|rs2 [0] & (\inst14|rs2 [5] & \inst38|Mux1~0_combout )))

	.clk(gnd),
	.dataa(\inst14|rs2 [3]),
	.datab(\inst14|rs2 [0]),
	.datac(\inst14|rs2 [5]),
	.datad(\inst38|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst38|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst38|Mux1~1 .lut_mask = "8000";
defparam \inst38|Mux1~1 .operation_mode = "normal";
defparam \inst38|Mux1~1 .output_mode = "comb_only";
defparam \inst38|Mux1~1 .register_cascade_mode = "off";
defparam \inst38|Mux1~1 .sum_lutc_input = "datac";
defparam \inst38|Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N5
maxii_lcell \inst35|Mux5~17 (
// Equation(s):
// \inst35|Mux5~17_combout  = (\inst35|Mux6~3_combout  & ((\inst35|Mux5~16_combout  & ((\inst38|Mux1~1_combout ))) # (!\inst35|Mux5~16_combout  & (\inst39|Mux1~4_combout )))) # (!\inst35|Mux6~3_combout  & (\inst35|Mux5~16_combout ))

	.clk(gnd),
	.dataa(\inst35|Mux6~3_combout ),
	.datab(\inst35|Mux5~16_combout ),
	.datac(\inst39|Mux1~4_combout ),
	.datad(\inst38|Mux1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux5~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux5~17 .lut_mask = "ec64";
defparam \inst35|Mux5~17 .operation_mode = "normal";
defparam \inst35|Mux5~17 .output_mode = "comb_only";
defparam \inst35|Mux5~17 .register_cascade_mode = "off";
defparam \inst35|Mux5~17 .sum_lutc_input = "datac";
defparam \inst35|Mux5~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N0
maxii_lcell \inst35|Mux5~21 (
// Equation(s):
// \inst35|Mux5~21_combout  = ((\inst35|Mux5~17_combout  & ((!\inst35|cnt [3]) # (!\inst35|cnt [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst35|cnt [2]),
	.datac(\inst35|cnt [3]),
	.datad(\inst35|Mux5~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux5~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux5~21 .lut_mask = "3f00";
defparam \inst35|Mux5~21 .operation_mode = "normal";
defparam \inst35|Mux5~21 .output_mode = "comb_only";
defparam \inst35|Mux5~21 .register_cascade_mode = "off";
defparam \inst35|Mux5~21 .sum_lutc_input = "datac";
defparam \inst35|Mux5~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N0
maxii_lcell \inst35|Mux7~2 (
// Equation(s):
// \inst35|Mux7~2_combout  = (\inst35|cnt [0] & (\inst35|cnt [2] & (\inst35|cnt [1] & \inst35|cnt [3])))

	.clk(gnd),
	.dataa(\inst35|cnt [0]),
	.datab(\inst35|cnt [2]),
	.datac(\inst35|cnt [1]),
	.datad(\inst35|cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux7~2 .lut_mask = "8000";
defparam \inst35|Mux7~2 .operation_mode = "normal";
defparam \inst35|Mux7~2 .output_mode = "comb_only";
defparam \inst35|Mux7~2 .register_cascade_mode = "off";
defparam \inst35|Mux7~2 .sum_lutc_input = "datac";
defparam \inst35|Mux7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N1
maxii_lcell \inst35|Mux5~18 (
// Equation(s):
// \inst35|Mux5~18_combout  = ((\inst35|Mux7~2_combout  & (\inst14|gs2 [1] & \inst14|gs2 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst35|Mux7~2_combout ),
	.datac(\inst14|gs2 [1]),
	.datad(\inst14|gs2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux5~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux5~18 .lut_mask = "c000";
defparam \inst35|Mux5~18 .operation_mode = "normal";
defparam \inst35|Mux5~18 .output_mode = "comb_only";
defparam \inst35|Mux5~18 .register_cascade_mode = "off";
defparam \inst35|Mux5~18 .sum_lutc_input = "datac";
defparam \inst35|Mux5~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N0
maxii_lcell \inst35|Mux5~19 (
// Equation(s):
// \inst35|Mux5~19_combout  = (\inst14|gs2 [5] & (\inst14|gs2 [0] & (\inst14|gs2 [3] & \inst35|Mux5~18_combout )))

	.clk(gnd),
	.dataa(\inst14|gs2 [5]),
	.datab(\inst14|gs2 [0]),
	.datac(\inst14|gs2 [3]),
	.datad(\inst35|Mux5~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux5~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux5~19 .lut_mask = "8000";
defparam \inst35|Mux5~19 .operation_mode = "normal";
defparam \inst35|Mux5~19 .output_mode = "comb_only";
defparam \inst35|Mux5~19 .register_cascade_mode = "off";
defparam \inst35|Mux5~19 .sum_lutc_input = "datac";
defparam \inst35|Mux5~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N2
maxii_lcell \inst35|Mux5~20 (
// Equation(s):
// \inst35|Mux5~20_combout  = (\inst35|cnt [4] & (((\inst35|Mux5~21_combout ) # (\inst35|Mux5~19_combout )))) # (!\inst35|cnt [4] & (\inst35|Mux5~13_combout ))

	.clk(gnd),
	.dataa(\inst35|Mux5~13_combout ),
	.datab(\inst35|Mux5~21_combout ),
	.datac(\inst35|Mux5~19_combout ),
	.datad(\inst35|cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux5~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux5~20 .lut_mask = "fcaa";
defparam \inst35|Mux5~20 .operation_mode = "normal";
defparam \inst35|Mux5~20 .output_mode = "comb_only";
defparam \inst35|Mux5~20 .register_cascade_mode = "off";
defparam \inst35|Mux5~20 .sum_lutc_input = "datac";
defparam \inst35|Mux5~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N0
maxii_lcell \inst45|Mux2~1 (
// Equation(s):
// \inst45|Mux2~1_combout  = (\inst14|yb1 [3] & (\inst14|yb1 [1] & (\inst14|yb1 [6] & !\inst14|yb1 [5]))) # (!\inst14|yb1 [3] & (\inst14|yb1 [5] & (\inst14|yb1 [1] $ (\inst14|yb1 [6]))))

	.clk(gnd),
	.dataa(\inst14|yb1 [1]),
	.datab(\inst14|yb1 [3]),
	.datac(\inst14|yb1 [6]),
	.datad(\inst14|yb1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst45|Mux2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst45|Mux2~1 .lut_mask = "1280";
defparam \inst45|Mux2~1 .operation_mode = "normal";
defparam \inst45|Mux2~1 .output_mode = "comb_only";
defparam \inst45|Mux2~1 .register_cascade_mode = "off";
defparam \inst45|Mux2~1 .sum_lutc_input = "datac";
defparam \inst45|Mux2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N8
maxii_lcell \inst45|Mux2~0 (
// Equation(s):
// \inst45|Mux2~0_combout  = ((\inst14|yb1 [4] & ((!\inst14|yb1 [5]) # (!\inst14|yb1 [2]))))

	.clk(gnd),
	.dataa(\inst14|yb1 [2]),
	.datab(vcc),
	.datac(\inst14|yb1 [4]),
	.datad(\inst14|yb1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst45|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst45|Mux2~0 .lut_mask = "50f0";
defparam \inst45|Mux2~0 .operation_mode = "normal";
defparam \inst45|Mux2~0 .output_mode = "comb_only";
defparam \inst45|Mux2~0 .register_cascade_mode = "off";
defparam \inst45|Mux2~0 .sum_lutc_input = "datac";
defparam \inst45|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N5
maxii_lcell \inst45|Mux2~2 (
// Equation(s):
// \inst45|Mux2~2_combout  = (\inst45|Mux2~1_combout  & (\inst45|Mux2~0_combout  & (\inst14|yb1 [0] $ (!\inst14|yb1 [1]))))

	.clk(gnd),
	.dataa(\inst14|yb1 [0]),
	.datab(\inst45|Mux2~1_combout ),
	.datac(\inst14|yb1 [1]),
	.datad(\inst45|Mux2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst45|Mux2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst45|Mux2~2 .lut_mask = "8400";
defparam \inst45|Mux2~2 .operation_mode = "normal";
defparam \inst45|Mux2~2 .output_mode = "comb_only";
defparam \inst45|Mux2~2 .register_cascade_mode = "off";
defparam \inst45|Mux2~2 .sum_lutc_input = "datac";
defparam \inst45|Mux2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N7
maxii_lcell \inst44|Mux2~0 (
// Equation(s):
// \inst44|Mux2~0_combout  = (\inst14|ys1 [0] & ((\inst14|ys1 [3] & ((!\inst14|ys1 [5]))) # (!\inst14|ys1 [3] & (!\inst14|ys1 [2] & \inst14|ys1 [5]))))

	.clk(gnd),
	.dataa(\inst14|ys1 [2]),
	.datab(\inst14|ys1 [3]),
	.datac(\inst14|ys1 [0]),
	.datad(\inst14|ys1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst44|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst44|Mux2~0 .lut_mask = "10c0";
defparam \inst44|Mux2~0 .operation_mode = "normal";
defparam \inst44|Mux2~0 .output_mode = "comb_only";
defparam \inst44|Mux2~0 .register_cascade_mode = "off";
defparam \inst44|Mux2~0 .sum_lutc_input = "datac";
defparam \inst44|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N4
maxii_lcell \inst35|Mux4~27 (
// Equation(s):
// \inst35|Mux4~27_combout  = ((\inst14|ys1 [1] & ((\inst14|ys1 [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|ys1 [1]),
	.datac(vcc),
	.datad(\inst14|ys1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux4~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux4~27 .lut_mask = "cc00";
defparam \inst35|Mux4~27 .operation_mode = "normal";
defparam \inst35|Mux4~27 .output_mode = "comb_only";
defparam \inst35|Mux4~27 .register_cascade_mode = "off";
defparam \inst35|Mux4~27 .sum_lutc_input = "datac";
defparam \inst35|Mux4~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N3
maxii_lcell \inst35|Mux6~11 (
// Equation(s):
// \inst35|Mux6~11_combout  = (\inst35|cnt [1] & (((\inst44|Mux2~0_combout  & \inst35|Mux4~27_combout )) # (!\inst35|cnt [0])))

	.clk(gnd),
	.dataa(\inst35|cnt [0]),
	.datab(\inst44|Mux2~0_combout ),
	.datac(\inst35|cnt [1]),
	.datad(\inst35|Mux4~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~11 .lut_mask = "d050";
defparam \inst35|Mux6~11 .operation_mode = "normal";
defparam \inst35|Mux6~11 .output_mode = "comb_only";
defparam \inst35|Mux6~11 .register_cascade_mode = "off";
defparam \inst35|Mux6~11 .sum_lutc_input = "datac";
defparam \inst35|Mux6~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N8
maxii_lcell \inst35|Mux6~12 (
// Equation(s):
// \inst35|Mux6~12_combout  = (\inst35|Mux6~4_combout  & ((\inst35|Mux6~5_combout  & (\inst45|Mux2~2_combout )) # (!\inst35|Mux6~5_combout  & ((\inst35|Mux6~11_combout ))))) # (!\inst35|Mux6~4_combout  & (((!\inst35|Mux6~5_combout ))))

	.clk(gnd),
	.dataa(\inst35|Mux6~4_combout ),
	.datab(\inst45|Mux2~2_combout ),
	.datac(\inst35|Mux6~11_combout ),
	.datad(\inst35|Mux6~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~12 .lut_mask = "88f5";
defparam \inst35|Mux6~12 .operation_mode = "normal";
defparam \inst35|Mux6~12 .output_mode = "comb_only";
defparam \inst35|Mux6~12 .register_cascade_mode = "off";
defparam \inst35|Mux6~12 .sum_lutc_input = "datac";
defparam \inst35|Mux6~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N7
maxii_lcell \inst38|Mux2~2 (
// Equation(s):
// \inst38|Mux2~2_combout  = (\inst14|rs2 [0] & ((\inst14|rs2 [5] & (!\inst14|rs2 [2] & !\inst14|rs2 [3])) # (!\inst14|rs2 [5] & ((\inst14|rs2 [3])))))

	.clk(gnd),
	.dataa(\inst14|rs2 [2]),
	.datab(\inst14|rs2 [0]),
	.datac(\inst14|rs2 [5]),
	.datad(\inst14|rs2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst38|Mux2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst38|Mux2~2 .lut_mask = "0c40";
defparam \inst38|Mux2~2 .operation_mode = "normal";
defparam \inst38|Mux2~2 .output_mode = "comb_only";
defparam \inst38|Mux2~2 .register_cascade_mode = "off";
defparam \inst38|Mux2~2 .sum_lutc_input = "datac";
defparam \inst38|Mux2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N4
maxii_lcell \inst38|Mux2~3 (
// Equation(s):
// \inst38|Mux2~3_combout  = ((\inst38|Mux2~2_combout  & (\inst14|rs2 [4] & \inst14|rs2 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst38|Mux2~2_combout ),
	.datac(\inst14|rs2 [4]),
	.datad(\inst14|rs2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst38|Mux2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst38|Mux2~3 .lut_mask = "c000";
defparam \inst38|Mux2~3 .operation_mode = "normal";
defparam \inst38|Mux2~3 .output_mode = "comb_only";
defparam \inst38|Mux2~3 .register_cascade_mode = "off";
defparam \inst38|Mux2~3 .sum_lutc_input = "datac";
defparam \inst38|Mux2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N1
maxii_lcell \inst39|Mux2~0 (
// Equation(s):
// \inst39|Mux2~0_combout  = ((\inst14|rb2 [4] & ((!\inst14|rb2 [2]) # (!\inst14|rb2 [5]))))

	.clk(gnd),
	.dataa(\inst14|rb2 [5]),
	.datab(vcc),
	.datac(\inst14|rb2 [4]),
	.datad(\inst14|rb2 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst39|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst39|Mux2~0 .lut_mask = "50f0";
defparam \inst39|Mux2~0 .operation_mode = "normal";
defparam \inst39|Mux2~0 .output_mode = "comb_only";
defparam \inst39|Mux2~0 .register_cascade_mode = "off";
defparam \inst39|Mux2~0 .sum_lutc_input = "datac";
defparam \inst39|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N7
maxii_lcell \inst39|Mux2~1 (
// Equation(s):
// \inst39|Mux2~1_combout  = (\inst14|rb2 [5] & (!\inst14|rb2 [3] & (\inst14|rb2 [6] $ (\inst14|rb2 [1])))) # (!\inst14|rb2 [5] & (\inst14|rb2 [6] & (\inst14|rb2 [3] & \inst14|rb2 [1])))

	.clk(gnd),
	.dataa(\inst14|rb2 [5]),
	.datab(\inst14|rb2 [6]),
	.datac(\inst14|rb2 [3]),
	.datad(\inst14|rb2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst39|Mux2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst39|Mux2~1 .lut_mask = "4208";
defparam \inst39|Mux2~1 .operation_mode = "normal";
defparam \inst39|Mux2~1 .output_mode = "comb_only";
defparam \inst39|Mux2~1 .register_cascade_mode = "off";
defparam \inst39|Mux2~1 .sum_lutc_input = "datac";
defparam \inst39|Mux2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N0
maxii_lcell \inst39|Mux2~2 (
// Equation(s):
// \inst39|Mux2~2_combout  = (\inst39|Mux2~0_combout  & (\inst39|Mux2~1_combout  & (\inst14|rb2 [1] $ (!\inst14|rb2 [0]))))

	.clk(gnd),
	.dataa(\inst39|Mux2~0_combout ),
	.datab(\inst39|Mux2~1_combout ),
	.datac(\inst14|rb2 [1]),
	.datad(\inst14|rb2 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst39|Mux2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst39|Mux2~2 .lut_mask = "8008";
defparam \inst39|Mux2~2 .operation_mode = "normal";
defparam \inst39|Mux2~2 .output_mode = "comb_only";
defparam \inst39|Mux2~2 .register_cascade_mode = "off";
defparam \inst39|Mux2~2 .sum_lutc_input = "datac";
defparam \inst39|Mux2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N9
maxii_lcell \inst35|Mux6~13 (
// Equation(s):
// \inst35|Mux6~13_combout  = (\inst35|Mux6~12_combout  & ((\inst38|Mux2~3_combout ) # ((!\inst35|Mux6~3_combout )))) # (!\inst35|Mux6~12_combout  & (((\inst35|Mux6~3_combout  & \inst39|Mux2~2_combout ))))

	.clk(gnd),
	.dataa(\inst35|Mux6~12_combout ),
	.datab(\inst38|Mux2~3_combout ),
	.datac(\inst35|Mux6~3_combout ),
	.datad(\inst39|Mux2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~13 .lut_mask = "da8a";
defparam \inst35|Mux6~13 .operation_mode = "normal";
defparam \inst35|Mux6~13 .output_mode = "comb_only";
defparam \inst35|Mux6~13 .register_cascade_mode = "off";
defparam \inst35|Mux6~13 .sum_lutc_input = "datac";
defparam \inst35|Mux6~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N7
maxii_lcell \inst42|Mux2~0 (
// Equation(s):
// \inst42|Mux2~0_combout  = (\inst14|gs2 [0] & ((\inst14|gs2 [5] & (!\inst14|gs2 [2] & !\inst14|gs2 [3])) # (!\inst14|gs2 [5] & ((\inst14|gs2 [3])))))

	.clk(gnd),
	.dataa(\inst14|gs2 [5]),
	.datab(\inst14|gs2 [0]),
	.datac(\inst14|gs2 [2]),
	.datad(\inst14|gs2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst42|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst42|Mux2~0 .lut_mask = "4408";
defparam \inst42|Mux2~0 .operation_mode = "normal";
defparam \inst42|Mux2~0 .output_mode = "comb_only";
defparam \inst42|Mux2~0 .register_cascade_mode = "off";
defparam \inst42|Mux2~0 .sum_lutc_input = "datac";
defparam \inst42|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N5
maxii_lcell \inst35|Mux6~14 (
// Equation(s):
// \inst35|Mux6~14_combout  = (\inst35|Mux6~2_combout  & (((\inst42|Mux2~0_combout  & \inst35|Mux5~18_combout )))) # (!\inst35|Mux6~2_combout  & ((\inst35|Mux6~13_combout ) # ((\inst42|Mux2~0_combout  & \inst35|Mux5~18_combout ))))

	.clk(gnd),
	.dataa(\inst35|Mux6~2_combout ),
	.datab(\inst35|Mux6~13_combout ),
	.datac(\inst42|Mux2~0_combout ),
	.datad(\inst35|Mux5~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~14 .lut_mask = "f444";
defparam \inst35|Mux6~14 .operation_mode = "normal";
defparam \inst35|Mux6~14 .output_mode = "comb_only";
defparam \inst35|Mux6~14 .register_cascade_mode = "off";
defparam \inst35|Mux6~14 .sum_lutc_input = "datac";
defparam \inst35|Mux6~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N9
maxii_lcell \inst35|Mux6~17 (
// Equation(s):
// \inst35|Mux6~17_combout  = (\inst14|gb2 [1] & (\inst14|gb2 [0] & (\inst14|gb2 [6] $ (!\inst14|gb2 [3])))) # (!\inst14|gb2 [1] & (\inst14|gb2 [6] & (!\inst14|gb2 [0] & !\inst14|gb2 [3])))

	.clk(gnd),
	.dataa(\inst14|gb2 [6]),
	.datab(\inst14|gb2 [1]),
	.datac(\inst14|gb2 [0]),
	.datad(\inst14|gb2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~17 .lut_mask = "8042";
defparam \inst35|Mux6~17 .operation_mode = "normal";
defparam \inst35|Mux6~17 .output_mode = "comb_only";
defparam \inst35|Mux6~17 .register_cascade_mode = "off";
defparam \inst35|Mux6~17 .sum_lutc_input = "datac";
defparam \inst35|Mux6~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N1
maxii_lcell \inst35|Mux6~18 (
// Equation(s):
// \inst35|Mux6~18_combout  = (\inst35|Mux6~17_combout  & ((\inst14|gb2 [3] & ((!\inst14|gb2 [5]))) # (!\inst14|gb2 [3] & (!\inst14|gb2 [2] & \inst14|gb2 [5]))))

	.clk(gnd),
	.dataa(\inst14|gb2 [3]),
	.datab(\inst14|gb2 [2]),
	.datac(\inst35|Mux6~17_combout ),
	.datad(\inst14|gb2 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~18 .lut_mask = "10a0";
defparam \inst35|Mux6~18 .operation_mode = "normal";
defparam \inst35|Mux6~18 .output_mode = "comb_only";
defparam \inst35|Mux6~18 .register_cascade_mode = "off";
defparam \inst35|Mux6~18 .sum_lutc_input = "datac";
defparam \inst35|Mux6~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N4
maxii_lcell \inst35|Mux6~29 (
// Equation(s):
// \inst35|Mux6~29_combout  = (\inst35|cnt [0] & (((!\inst35|cnt [5])))) # (!\inst35|cnt [0] & (\inst35|Mux6~18_combout  & (\inst14|gb2 [4] & \inst35|cnt [5])))

	.clk(gnd),
	.dataa(\inst35|Mux6~18_combout ),
	.datab(\inst14|gb2 [4]),
	.datac(\inst35|cnt [0]),
	.datad(\inst35|cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~29 .lut_mask = "08f0";
defparam \inst35|Mux6~29 .operation_mode = "normal";
defparam \inst35|Mux6~29 .output_mode = "comb_only";
defparam \inst35|Mux6~29 .register_cascade_mode = "off";
defparam \inst35|Mux6~29 .sum_lutc_input = "datac";
defparam \inst35|Mux6~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N6
maxii_lcell \inst35|Mux6~15 (
// Equation(s):
// \inst35|Mux6~15_combout  = ((\inst14|rs1 [1] & ((\inst14|rs1 [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|rs1 [1]),
	.datac(vcc),
	.datad(\inst14|rs1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~15 .lut_mask = "cc00";
defparam \inst35|Mux6~15 .operation_mode = "normal";
defparam \inst35|Mux6~15 .output_mode = "comb_only";
defparam \inst35|Mux6~15 .register_cascade_mode = "off";
defparam \inst35|Mux6~15 .sum_lutc_input = "datac";
defparam \inst35|Mux6~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N8
maxii_lcell \inst36|Mux2~0 (
// Equation(s):
// \inst36|Mux2~0_combout  = (\inst14|rs1 [0] & ((\inst14|rs1 [5] & (!\inst14|rs1 [2] & !\inst14|rs1 [3])) # (!\inst14|rs1 [5] & ((\inst14|rs1 [3])))))

	.clk(gnd),
	.dataa(\inst14|rs1 [0]),
	.datab(\inst14|rs1 [5]),
	.datac(\inst14|rs1 [2]),
	.datad(\inst14|rs1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst36|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst36|Mux2~0 .lut_mask = "2208";
defparam \inst36|Mux2~0 .operation_mode = "normal";
defparam \inst36|Mux2~0 .output_mode = "comb_only";
defparam \inst36|Mux2~0 .register_cascade_mode = "off";
defparam \inst36|Mux2~0 .sum_lutc_input = "datac";
defparam \inst36|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N9
maxii_lcell \inst35|Mux6~16 (
// Equation(s):
// \inst35|Mux6~16_combout  = (\inst35|cnt [2] & (((\inst35|cnt [0])))) # (!\inst35|cnt [2] & (((\inst35|Mux6~15_combout  & \inst36|Mux2~0_combout )) # (!\inst35|cnt [0])))

	.clk(gnd),
	.dataa(\inst35|Mux6~15_combout ),
	.datab(\inst35|cnt [2]),
	.datac(\inst35|cnt [0]),
	.datad(\inst36|Mux2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~16 .lut_mask = "e3c3";
defparam \inst35|Mux6~16 .operation_mode = "normal";
defparam \inst35|Mux6~16 .output_mode = "comb_only";
defparam \inst35|Mux6~16 .register_cascade_mode = "off";
defparam \inst35|Mux6~16 .sum_lutc_input = "datac";
defparam \inst35|Mux6~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N3
maxii_lcell \inst35|Mux6~19 (
// Equation(s):
// \inst35|Mux6~19_combout  = (\inst35|Mux6~7_combout  & (((\inst35|Mux6~16_combout ) # (\inst35|Mux6~8_combout )))) # (!\inst35|Mux6~7_combout  & (\inst35|Mux6~29_combout  & ((!\inst35|Mux6~8_combout ))))

	.clk(gnd),
	.dataa(\inst35|Mux6~29_combout ),
	.datab(\inst35|Mux6~7_combout ),
	.datac(\inst35|Mux6~16_combout ),
	.datad(\inst35|Mux6~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~19 .lut_mask = "cce2";
defparam \inst35|Mux6~19 .operation_mode = "normal";
defparam \inst35|Mux6~19 .output_mode = "comb_only";
defparam \inst35|Mux6~19 .register_cascade_mode = "off";
defparam \inst35|Mux6~19 .sum_lutc_input = "datac";
defparam \inst35|Mux6~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N6
maxii_lcell \inst47|Mux2~0 (
// Equation(s):
// \inst47|Mux2~0_combout  = ((\inst14|yb2 [4] & ((!\inst14|yb2 [5]) # (!\inst14|yb2 [2]))))

	.clk(gnd),
	.dataa(\inst14|yb2 [2]),
	.datab(\inst14|yb2 [5]),
	.datac(vcc),
	.datad(\inst14|yb2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst47|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst47|Mux2~0 .lut_mask = "7700";
defparam \inst47|Mux2~0 .operation_mode = "normal";
defparam \inst47|Mux2~0 .output_mode = "comb_only";
defparam \inst47|Mux2~0 .register_cascade_mode = "off";
defparam \inst47|Mux2~0 .sum_lutc_input = "datac";
defparam \inst47|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N8
maxii_lcell \inst47|Mux2~2 (
// Equation(s):
// \inst47|Mux2~2_combout  = (\inst47|Mux2~0_combout  & (\inst47|Mux2~1  & (\inst14|yb2 [1] $ (!\inst14|yb2 [0]))))

	.clk(gnd),
	.dataa(\inst47|Mux2~0_combout ),
	.datab(\inst47|Mux2~1 ),
	.datac(\inst14|yb2 [1]),
	.datad(\inst14|yb2 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst47|Mux2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst47|Mux2~2 .lut_mask = "8008";
defparam \inst47|Mux2~2 .operation_mode = "normal";
defparam \inst47|Mux2~2 .output_mode = "comb_only";
defparam \inst47|Mux2~2 .register_cascade_mode = "off";
defparam \inst47|Mux2~2 .sum_lutc_input = "datac";
defparam \inst47|Mux2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N8
maxii_lcell \inst46|Mux2~2 (
// Equation(s):
// \inst46|Mux2~2_combout  = (\inst14|ys2 [0] & ((\inst14|ys2 [3] & ((!\inst14|ys2 [5]))) # (!\inst14|ys2 [3] & (!\inst14|ys2 [2] & \inst14|ys2 [5]))))

	.clk(gnd),
	.dataa(\inst14|ys2 [3]),
	.datab(\inst14|ys2 [2]),
	.datac(\inst14|ys2 [0]),
	.datad(\inst14|ys2 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst46|Mux2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst46|Mux2~2 .lut_mask = "10a0";
defparam \inst46|Mux2~2 .operation_mode = "normal";
defparam \inst46|Mux2~2 .output_mode = "comb_only";
defparam \inst46|Mux2~2 .register_cascade_mode = "off";
defparam \inst46|Mux2~2 .sum_lutc_input = "datac";
defparam \inst46|Mux2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N5
maxii_lcell \inst46|Mux2~3 (
// Equation(s):
// \inst46|Mux2~3_combout  = (\inst14|ys2 [4] & (\inst14|ys2 [1] & ((\inst46|Mux2~2_combout ))))

	.clk(gnd),
	.dataa(\inst14|ys2 [4]),
	.datab(\inst14|ys2 [1]),
	.datac(vcc),
	.datad(\inst46|Mux2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst46|Mux2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst46|Mux2~3 .lut_mask = "8800";
defparam \inst46|Mux2~3 .operation_mode = "normal";
defparam \inst46|Mux2~3 .output_mode = "comb_only";
defparam \inst46|Mux2~3 .register_cascade_mode = "off";
defparam \inst46|Mux2~3 .sum_lutc_input = "datac";
defparam \inst46|Mux2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N0
maxii_lcell \inst35|Mux6~20 (
// Equation(s):
// \inst35|Mux6~20_combout  = (\inst35|Mux6~19_combout  & (((\inst47|Mux2~2_combout )) # (!\inst35|Mux6~8_combout ))) # (!\inst35|Mux6~19_combout  & (\inst35|Mux6~8_combout  & ((\inst46|Mux2~3_combout ))))

	.clk(gnd),
	.dataa(\inst35|Mux6~19_combout ),
	.datab(\inst35|Mux6~8_combout ),
	.datac(\inst47|Mux2~2_combout ),
	.datad(\inst46|Mux2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~20 .lut_mask = "e6a2";
defparam \inst35|Mux6~20 .operation_mode = "normal";
defparam \inst35|Mux6~20 .output_mode = "comb_only";
defparam \inst35|Mux6~20 .register_cascade_mode = "off";
defparam \inst35|Mux6~20 .sum_lutc_input = "datac";
defparam \inst35|Mux6~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N8
maxii_lcell \inst35|Mux6~21 (
// Equation(s):
// \inst35|Mux6~21_combout  = (!\inst35|cnt [3] & (!\inst35|cnt [2] & (\inst35|cnt [0] & !\inst35|cnt [5])))

	.clk(gnd),
	.dataa(\inst35|cnt [3]),
	.datab(\inst35|cnt [2]),
	.datac(\inst35|cnt [0]),
	.datad(\inst35|cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~21 .lut_mask = "0010";
defparam \inst35|Mux6~21 .operation_mode = "normal";
defparam \inst35|Mux6~21 .output_mode = "comb_only";
defparam \inst35|Mux6~21 .register_cascade_mode = "off";
defparam \inst35|Mux6~21 .sum_lutc_input = "datac";
defparam \inst35|Mux6~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N4
maxii_lcell \inst35|Mux6~23 (
// Equation(s):
// \inst35|Mux6~23_combout  = ((\inst14|rb1 [3] & ((!\inst14|rb1 [5]))) # (!\inst14|rb1 [3] & (!\inst14|rb1 [2] & \inst14|rb1 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|rb1 [3]),
	.datac(\inst14|rb1 [2]),
	.datad(\inst14|rb1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~23 .lut_mask = "03cc";
defparam \inst35|Mux6~23 .operation_mode = "normal";
defparam \inst35|Mux6~23 .output_mode = "comb_only";
defparam \inst35|Mux6~23 .register_cascade_mode = "off";
defparam \inst35|Mux6~23 .sum_lutc_input = "datac";
defparam \inst35|Mux6~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N8
maxii_lcell \inst35|Mux6~22 (
// Equation(s):
// \inst35|Mux6~22_combout  = (\inst14|rb1 [0] & (\inst14|rb1 [1] & (\inst14|rb1 [6] $ (\inst14|rb1 [5])))) # (!\inst14|rb1 [0] & (\inst14|rb1 [6] & (!\inst14|rb1 [1] & \inst14|rb1 [5])))

	.clk(gnd),
	.dataa(\inst14|rb1 [0]),
	.datab(\inst14|rb1 [6]),
	.datac(\inst14|rb1 [1]),
	.datad(\inst14|rb1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~22 .lut_mask = "2480";
defparam \inst35|Mux6~22 .operation_mode = "normal";
defparam \inst35|Mux6~22 .output_mode = "comb_only";
defparam \inst35|Mux6~22 .register_cascade_mode = "off";
defparam \inst35|Mux6~22 .sum_lutc_input = "datac";
defparam \inst35|Mux6~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N6
maxii_lcell \inst35|Mux6~24 (
// Equation(s):
// \inst35|Mux6~24_combout  = (\inst35|Mux6~21_combout ) # ((\inst35|Mux5~10_combout  & (\inst35|Mux6~23_combout  & \inst35|Mux6~22_combout )))

	.clk(gnd),
	.dataa(\inst35|Mux5~10_combout ),
	.datab(\inst35|Mux6~21_combout ),
	.datac(\inst35|Mux6~23_combout ),
	.datad(\inst35|Mux6~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~24 .lut_mask = "eccc";
defparam \inst35|Mux6~24 .operation_mode = "normal";
defparam \inst35|Mux6~24 .output_mode = "comb_only";
defparam \inst35|Mux6~24 .register_cascade_mode = "off";
defparam \inst35|Mux6~24 .sum_lutc_input = "datac";
defparam \inst35|Mux6~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N3
maxii_lcell \inst35|Mux6~25 (
// Equation(s):
// \inst35|Mux6~25_combout  = (\inst35|Mux6~10_combout  & ((\inst35|Mux6~9_combout  & ((\inst35|Mux6~24_combout ))) # (!\inst35|Mux6~9_combout  & (\inst35|Mux6~20_combout )))) # (!\inst35|Mux6~10_combout  & (((\inst35|Mux6~9_combout ))))

	.clk(gnd),
	.dataa(\inst35|Mux6~20_combout ),
	.datab(\inst35|Mux6~10_combout ),
	.datac(\inst35|Mux6~24_combout ),
	.datad(\inst35|Mux6~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~25 .lut_mask = "f388";
defparam \inst35|Mux6~25 .operation_mode = "normal";
defparam \inst35|Mux6~25 .output_mode = "comb_only";
defparam \inst35|Mux6~25 .register_cascade_mode = "off";
defparam \inst35|Mux6~25 .sum_lutc_input = "datac";
defparam \inst35|Mux6~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N1
maxii_lcell \inst41|Mux2~0 (
// Equation(s):
// \inst41|Mux2~0_combout  = ((\inst14|gb1 [4] & ((!\inst14|gb1 [2]) # (!\inst14|gb1 [5]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|gb1 [4]),
	.datac(\inst14|gb1 [5]),
	.datad(\inst14|gb1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst41|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst41|Mux2~0 .lut_mask = "0ccc";
defparam \inst41|Mux2~0 .operation_mode = "normal";
defparam \inst41|Mux2~0 .output_mode = "comb_only";
defparam \inst41|Mux2~0 .register_cascade_mode = "off";
defparam \inst41|Mux2~0 .sum_lutc_input = "datac";
defparam \inst41|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N7
maxii_lcell \inst41|Mux2~1 (
// Equation(s):
// \inst41|Mux2~1_combout  = (\inst14|gb1 [5] & (!\inst14|gb1 [3] & (\inst14|gb1 [1] $ (\inst14|gb1 [6])))) # (!\inst14|gb1 [5] & (\inst14|gb1 [1] & (\inst14|gb1 [3] & \inst14|gb1 [6])))

	.clk(gnd),
	.dataa(\inst14|gb1 [1]),
	.datab(\inst14|gb1 [5]),
	.datac(\inst14|gb1 [3]),
	.datad(\inst14|gb1 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst41|Mux2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst41|Mux2~1 .lut_mask = "2408";
defparam \inst41|Mux2~1 .operation_mode = "normal";
defparam \inst41|Mux2~1 .output_mode = "comb_only";
defparam \inst41|Mux2~1 .register_cascade_mode = "off";
defparam \inst41|Mux2~1 .sum_lutc_input = "datac";
defparam \inst41|Mux2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N6
maxii_lcell \inst41|Mux2~2 (
// Equation(s):
// \inst41|Mux2~2_combout  = (\inst41|Mux2~0_combout  & (\inst41|Mux2~1_combout  & (\inst14|gb1 [1] $ (!\inst14|gb1 [0]))))

	.clk(gnd),
	.dataa(\inst41|Mux2~0_combout ),
	.datab(\inst41|Mux2~1_combout ),
	.datac(\inst14|gb1 [1]),
	.datad(\inst14|gb1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst41|Mux2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst41|Mux2~2 .lut_mask = "8008";
defparam \inst41|Mux2~2 .operation_mode = "normal";
defparam \inst41|Mux2~2 .output_mode = "comb_only";
defparam \inst41|Mux2~2 .register_cascade_mode = "off";
defparam \inst41|Mux2~2 .sum_lutc_input = "datac";
defparam \inst41|Mux2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N2
maxii_lcell \inst40|Mux2~2 (
// Equation(s):
// \inst40|Mux2~2_combout  = (\inst14|gs1 [0] & ((\inst14|gs1 [5] & (!\inst14|gs1 [3] & !\inst14|gs1 [2])) # (!\inst14|gs1 [5] & (\inst14|gs1 [3]))))

	.clk(gnd),
	.dataa(\inst14|gs1 [5]),
	.datab(\inst14|gs1 [3]),
	.datac(\inst14|gs1 [0]),
	.datad(\inst14|gs1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst40|Mux2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst40|Mux2~2 .lut_mask = "4060";
defparam \inst40|Mux2~2 .operation_mode = "normal";
defparam \inst40|Mux2~2 .output_mode = "comb_only";
defparam \inst40|Mux2~2 .register_cascade_mode = "off";
defparam \inst40|Mux2~2 .sum_lutc_input = "datac";
defparam \inst40|Mux2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N7
maxii_lcell \inst40|Mux2~3 (
// Equation(s):
// \inst40|Mux2~3_combout  = ((\inst14|gs1 [1] & (\inst14|gs1 [4] & \inst40|Mux2~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|gs1 [1]),
	.datac(\inst14|gs1 [4]),
	.datad(\inst40|Mux2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst40|Mux2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst40|Mux2~3 .lut_mask = "c000";
defparam \inst40|Mux2~3 .operation_mode = "normal";
defparam \inst40|Mux2~3 .output_mode = "comb_only";
defparam \inst40|Mux2~3 .register_cascade_mode = "off";
defparam \inst40|Mux2~3 .sum_lutc_input = "datac";
defparam \inst40|Mux2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N4
maxii_lcell \inst35|Mux6~26 (
// Equation(s):
// \inst35|Mux6~26_combout  = (\inst35|Mux6~25_combout  & ((\inst41|Mux2~2_combout ) # ((!\inst35|Mux6~6_combout )))) # (!\inst35|Mux6~25_combout  & (((\inst40|Mux2~3_combout  & \inst35|Mux6~6_combout ))))

	.clk(gnd),
	.dataa(\inst35|Mux6~25_combout ),
	.datab(\inst41|Mux2~2_combout ),
	.datac(\inst40|Mux2~3_combout ),
	.datad(\inst35|Mux6~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~26 .lut_mask = "d8aa";
defparam \inst35|Mux6~26 .operation_mode = "normal";
defparam \inst35|Mux6~26 .output_mode = "comb_only";
defparam \inst35|Mux6~26 .register_cascade_mode = "off";
defparam \inst35|Mux6~26 .sum_lutc_input = "datac";
defparam \inst35|Mux6~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N5
maxii_lcell \inst35|Mux6~27 (
// Equation(s):
// \inst35|Mux6~27_combout  = ((\inst35|cnt [4] & (\inst35|Mux6~14_combout )) # (!\inst35|cnt [4] & ((\inst35|Mux6~26_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst35|Mux6~14_combout ),
	.datac(\inst35|cnt [4]),
	.datad(\inst35|Mux6~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~27 .lut_mask = "cfc0";
defparam \inst35|Mux6~27 .operation_mode = "normal";
defparam \inst35|Mux6~27 .output_mode = "comb_only";
defparam \inst35|Mux6~27 .register_cascade_mode = "off";
defparam \inst35|Mux6~27 .sum_lutc_input = "datac";
defparam \inst35|Mux6~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N4
maxii_lcell \inst35|Mux7~10 (
// Equation(s):
// \inst35|Mux7~10_combout  = (\inst14|gb2 [2] & ((\inst14|gb2 [5] & (!\inst14|gb2 [4] & !\inst14|gb2 [1])) # (!\inst14|gb2 [5] & (\inst14|gb2 [4] & \inst14|gb2 [1]))))

	.clk(gnd),
	.dataa(\inst14|gb2 [5]),
	.datab(\inst14|gb2 [4]),
	.datac(\inst14|gb2 [1]),
	.datad(\inst14|gb2 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux7~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux7~10 .lut_mask = "4200";
defparam \inst35|Mux7~10 .operation_mode = "normal";
defparam \inst35|Mux7~10 .output_mode = "comb_only";
defparam \inst35|Mux7~10 .register_cascade_mode = "off";
defparam \inst35|Mux7~10 .sum_lutc_input = "datac";
defparam \inst35|Mux7~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N5
maxii_lcell \inst35|Mux7~11 (
// Equation(s):
// \inst35|Mux7~11_combout  = (\inst35|cnt [5] & (!\inst35|cnt [0] & (\inst35|Mux5~2  & \inst35|Mux7~10_combout )))

	.clk(gnd),
	.dataa(\inst35|cnt [5]),
	.datab(\inst35|cnt [0]),
	.datac(\inst35|Mux5~2 ),
	.datad(\inst35|Mux7~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux7~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux7~11 .lut_mask = "2000";
defparam \inst35|Mux7~11 .operation_mode = "normal";
defparam \inst35|Mux7~11 .output_mode = "comb_only";
defparam \inst35|Mux7~11 .register_cascade_mode = "off";
defparam \inst35|Mux7~11 .sum_lutc_input = "datac";
defparam \inst35|Mux7~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N2
maxii_lcell \inst43|Mux3~0 (
// Equation(s):
// \inst43|Mux3~0_combout  = (\inst14|gb2 [1]) # ((\inst14|gb2 [2]) # (\inst14|gb2 [3] $ (\inst14|gb2 [0])))

	.clk(gnd),
	.dataa(\inst14|gb2 [3]),
	.datab(\inst14|gb2 [1]),
	.datac(\inst14|gb2 [0]),
	.datad(\inst14|gb2 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst43|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst43|Mux3~0 .lut_mask = "ffde";
defparam \inst43|Mux3~0 .operation_mode = "normal";
defparam \inst43|Mux3~0 .output_mode = "comb_only";
defparam \inst43|Mux3~0 .register_cascade_mode = "off";
defparam \inst43|Mux3~0 .sum_lutc_input = "datac";
defparam \inst43|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N3
maxii_lcell \inst35|Mux7~12 (
// Equation(s):
// \inst35|Mux7~12_combout  = (\inst14|gb2 [6] & (\inst14|gb2 [4] & (!\inst35|cnt [0] & \inst35|cnt [5])))

	.clk(gnd),
	.dataa(\inst14|gb2 [6]),
	.datab(\inst14|gb2 [4]),
	.datac(\inst35|cnt [0]),
	.datad(\inst35|cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux7~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux7~12 .lut_mask = "0800";
defparam \inst35|Mux7~12 .operation_mode = "normal";
defparam \inst35|Mux7~12 .output_mode = "comb_only";
defparam \inst35|Mux7~12 .register_cascade_mode = "off";
defparam \inst35|Mux7~12 .sum_lutc_input = "datac";
defparam \inst35|Mux7~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N6
maxii_lcell \inst35|Mux7~13 (
// Equation(s):
// \inst35|Mux7~13_combout  = (\inst35|Mux7~11_combout ) # ((!\inst43|Mux3~0_combout  & (\inst14|gb2 [5] & \inst35|Mux7~12_combout )))

	.clk(gnd),
	.dataa(\inst35|Mux7~11_combout ),
	.datab(\inst43|Mux3~0_combout ),
	.datac(\inst14|gb2 [5]),
	.datad(\inst35|Mux7~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux7~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux7~13 .lut_mask = "baaa";
defparam \inst35|Mux7~13 .operation_mode = "normal";
defparam \inst35|Mux7~13 .output_mode = "comb_only";
defparam \inst35|Mux7~13 .register_cascade_mode = "off";
defparam \inst35|Mux7~13 .sum_lutc_input = "datac";
defparam \inst35|Mux7~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N6
maxii_lcell \inst46|Mux3~0 (
// Equation(s):
// \inst46|Mux3~0_combout  = (\inst14|ys2 [1] & (!\inst14|ys2 [5] & (\inst14|ys2 [2] & \inst14|ys2 [4]))) # (!\inst14|ys2 [1] & (\inst14|ys2 [5] & (\inst14|ys2 [2] $ (\inst14|ys2 [4]))))

	.clk(gnd),
	.dataa(\inst14|ys2 [1]),
	.datab(\inst14|ys2 [5]),
	.datac(\inst14|ys2 [2]),
	.datad(\inst14|ys2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst46|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst46|Mux3~0 .lut_mask = "2440";
defparam \inst46|Mux3~0 .operation_mode = "normal";
defparam \inst46|Mux3~0 .output_mode = "comb_only";
defparam \inst46|Mux3~0 .register_cascade_mode = "off";
defparam \inst46|Mux3~0 .sum_lutc_input = "datac";
defparam \inst46|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N7
maxii_lcell \inst46|Mux3~1 (
// Equation(s):
// \inst46|Mux3~1_combout  = (\inst14|ys2 [0] & (((\inst14|ys2 [3] & \inst46|Mux3~0_combout ))))

	.clk(gnd),
	.dataa(\inst14|ys2 [0]),
	.datab(vcc),
	.datac(\inst14|ys2 [3]),
	.datad(\inst46|Mux3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst46|Mux3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst46|Mux3~1 .lut_mask = "a000";
defparam \inst46|Mux3~1 .operation_mode = "normal";
defparam \inst46|Mux3~1 .output_mode = "comb_only";
defparam \inst46|Mux3~1 .register_cascade_mode = "off";
defparam \inst46|Mux3~1 .sum_lutc_input = "datac";
defparam \inst46|Mux3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N8
maxii_lcell \inst35|Mux7~14 (
// Equation(s):
// \inst35|Mux7~14_combout  = (\inst35|Mux6~7_combout  & (\inst35|Mux6~8_combout )) # (!\inst35|Mux6~7_combout  & ((\inst35|Mux6~8_combout  & ((\inst46|Mux3~1_combout ))) # (!\inst35|Mux6~8_combout  & (\inst35|Mux7~13_combout ))))

	.clk(gnd),
	.dataa(\inst35|Mux6~7_combout ),
	.datab(\inst35|Mux6~8_combout ),
	.datac(\inst35|Mux7~13_combout ),
	.datad(\inst46|Mux3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux7~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux7~14 .lut_mask = "dc98";
defparam \inst35|Mux7~14 .operation_mode = "normal";
defparam \inst35|Mux7~14 .output_mode = "comb_only";
defparam \inst35|Mux7~14 .register_cascade_mode = "off";
defparam \inst35|Mux7~14 .sum_lutc_input = "datac";
defparam \inst35|Mux7~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N7
maxii_lcell \inst35|Mux6~28 (
// Equation(s):
// \inst35|Mux6~28_combout  = (((\inst35|cnt [0] & !\inst35|cnt [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst35|cnt [0]),
	.datad(\inst35|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux6~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux6~28 .lut_mask = "00f0";
defparam \inst35|Mux6~28 .operation_mode = "normal";
defparam \inst35|Mux6~28 .output_mode = "comb_only";
defparam \inst35|Mux6~28 .register_cascade_mode = "off";
defparam \inst35|Mux6~28 .sum_lutc_input = "datac";
defparam \inst35|Mux6~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N0
maxii_lcell \inst36|Mux3~0 (
// Equation(s):
// \inst36|Mux3~0_combout  = (\inst14|rs1 [5] & (!\inst14|rs1 [1] & (\inst14|rs1 [2] $ (\inst14|rs1 [4])))) # (!\inst14|rs1 [5] & (\inst14|rs1 [2] & (\inst14|rs1 [1] & \inst14|rs1 [4])))

	.clk(gnd),
	.dataa(\inst14|rs1 [2]),
	.datab(\inst14|rs1 [5]),
	.datac(\inst14|rs1 [1]),
	.datad(\inst14|rs1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst36|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst36|Mux3~0 .lut_mask = "2408";
defparam \inst36|Mux3~0 .operation_mode = "normal";
defparam \inst36|Mux3~0 .output_mode = "comb_only";
defparam \inst36|Mux3~0 .register_cascade_mode = "off";
defparam \inst36|Mux3~0 .sum_lutc_input = "datac";
defparam \inst36|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N1
maxii_lcell \inst35|Mux7~9 (
// Equation(s):
// \inst35|Mux7~9_combout  = ((\inst14|rs1 [0] & (\inst36|Mux3~0_combout  & \inst14|rs1 [3]))) # (!\inst35|Mux6~28_combout )

	.clk(gnd),
	.dataa(\inst14|rs1 [0]),
	.datab(\inst35|Mux6~28_combout ),
	.datac(\inst36|Mux3~0_combout ),
	.datad(\inst14|rs1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux7~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux7~9 .lut_mask = "b333";
defparam \inst35|Mux7~9 .operation_mode = "normal";
defparam \inst35|Mux7~9 .output_mode = "comb_only";
defparam \inst35|Mux7~9 .register_cascade_mode = "off";
defparam \inst35|Mux7~9 .sum_lutc_input = "datac";
defparam \inst35|Mux7~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N5
maxii_lcell \inst47|Mux3~0 (
// Equation(s):
// \inst47|Mux3~0_combout  = (\inst14|yb2 [1] & (((!\inst14|yb2 [5] & \inst14|yb2 [4])) # (!\inst14|yb2 [2]))) # (!\inst14|yb2 [1] & (\inst14|yb2 [5] & (!\inst14|yb2 [4] & \inst14|yb2 [2])))

	.clk(gnd),
	.dataa(\inst14|yb2 [1]),
	.datab(\inst14|yb2 [5]),
	.datac(\inst14|yb2 [4]),
	.datad(\inst14|yb2 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst47|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst47|Mux3~0 .lut_mask = "24aa";
defparam \inst47|Mux3~0 .operation_mode = "normal";
defparam \inst47|Mux3~0 .output_mode = "comb_only";
defparam \inst47|Mux3~0 .register_cascade_mode = "off";
defparam \inst47|Mux3~0 .sum_lutc_input = "datac";
defparam \inst47|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N0
maxii_lcell \inst47|Mux3~1 (
// Equation(s):
// \inst47|Mux3~1_combout  = (\inst14|yb2 [6] & ((\inst14|yb2 [3] & (\inst14|yb2 [0])) # (!\inst14|yb2 [3] & (!\inst14|yb2 [0] & !\inst14|yb2 [2]))))

	.clk(gnd),
	.dataa(\inst14|yb2 [6]),
	.datab(\inst14|yb2 [3]),
	.datac(\inst14|yb2 [0]),
	.datad(\inst14|yb2 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst47|Mux3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst47|Mux3~1 .lut_mask = "8082";
defparam \inst47|Mux3~1 .operation_mode = "normal";
defparam \inst47|Mux3~1 .output_mode = "comb_only";
defparam \inst47|Mux3~1 .register_cascade_mode = "off";
defparam \inst47|Mux3~1 .sum_lutc_input = "datac";
defparam \inst47|Mux3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N9
maxii_lcell \inst47|Mux3~2 (
// Equation(s):
// \inst47|Mux3~2_combout  = (\inst47|Mux3~1_combout  & ((\inst47|Mux3~0_combout  & (\inst14|yb2 [2])) # (!\inst47|Mux3~0_combout  & (!\inst14|yb2 [2] & \inst47|Mux1~2_combout ))))

	.clk(gnd),
	.dataa(\inst47|Mux3~0_combout ),
	.datab(\inst14|yb2 [2]),
	.datac(\inst47|Mux3~1_combout ),
	.datad(\inst47|Mux1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst47|Mux3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst47|Mux3~2 .lut_mask = "9080";
defparam \inst47|Mux3~2 .operation_mode = "normal";
defparam \inst47|Mux3~2 .output_mode = "comb_only";
defparam \inst47|Mux3~2 .register_cascade_mode = "off";
defparam \inst47|Mux3~2 .sum_lutc_input = "datac";
defparam \inst47|Mux3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N5
maxii_lcell \inst35|Mux7~15 (
// Equation(s):
// \inst35|Mux7~15_combout  = (\inst35|Mux6~7_combout  & ((\inst35|Mux7~14_combout  & ((\inst47|Mux3~2_combout ))) # (!\inst35|Mux7~14_combout  & (\inst35|Mux7~9_combout )))) # (!\inst35|Mux6~7_combout  & (\inst35|Mux7~14_combout ))

	.clk(gnd),
	.dataa(\inst35|Mux6~7_combout ),
	.datab(\inst35|Mux7~14_combout ),
	.datac(\inst35|Mux7~9_combout ),
	.datad(\inst47|Mux3~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux7~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux7~15 .lut_mask = "ec64";
defparam \inst35|Mux7~15 .operation_mode = "normal";
defparam \inst35|Mux7~15 .output_mode = "comb_only";
defparam \inst35|Mux7~15 .register_cascade_mode = "off";
defparam \inst35|Mux7~15 .sum_lutc_input = "datac";
defparam \inst35|Mux7~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N0
maxii_lcell \inst35|Mux7~16 (
// Equation(s):
// \inst35|Mux7~16_combout  = (\inst14|rb1 [0] & ((\inst14|rb1 [2] $ (!\inst14|rb1 [3])))) # (!\inst14|rb1 [0] & (((!\inst14|rb1 [2] & \inst14|rb1 [3]))))

	.clk(gnd),
	.dataa(\inst14|rb1 [0]),
	.datab(vcc),
	.datac(\inst14|rb1 [2]),
	.datad(\inst14|rb1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux7~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux7~16 .lut_mask = "a50a";
defparam \inst35|Mux7~16 .operation_mode = "normal";
defparam \inst35|Mux7~16 .output_mode = "comb_only";
defparam \inst35|Mux7~16 .register_cascade_mode = "off";
defparam \inst35|Mux7~16 .sum_lutc_input = "datac";
defparam \inst35|Mux7~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxii_lcell \inst35|Mux7~17 (
// Equation(s):
// \inst35|Mux7~17_combout  = (\inst14|rb1 [1] & (((\inst14|rb1 [4] & !\inst14|rb1 [5])) # (!\inst14|rb1 [2]))) # (!\inst14|rb1 [1] & (!\inst14|rb1 [4] & (\inst14|rb1 [5] & \inst14|rb1 [2])))

	.clk(gnd),
	.dataa(\inst14|rb1 [1]),
	.datab(\inst14|rb1 [4]),
	.datac(\inst14|rb1 [5]),
	.datad(\inst14|rb1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux7~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux7~17 .lut_mask = "18aa";
defparam \inst35|Mux7~17 .operation_mode = "normal";
defparam \inst35|Mux7~17 .output_mode = "comb_only";
defparam \inst35|Mux7~17 .register_cascade_mode = "off";
defparam \inst35|Mux7~17 .sum_lutc_input = "datac";
defparam \inst35|Mux7~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
maxii_lcell \inst35|Mux7~18 (
// Equation(s):
// \inst35|Mux7~18_combout  = (\inst14|rb1 [2] & (((\inst35|Mux7~16_combout  & \inst35|Mux7~17_combout )))) # (!\inst14|rb1 [2] & (\inst35|Mux7~1_combout  & (!\inst35|Mux7~16_combout  & !\inst35|Mux7~17_combout )))

	.clk(gnd),
	.dataa(\inst14|rb1 [2]),
	.datab(\inst35|Mux7~1_combout ),
	.datac(\inst35|Mux7~16_combout ),
	.datad(\inst35|Mux7~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux7~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux7~18 .lut_mask = "a004";
defparam \inst35|Mux7~18 .operation_mode = "normal";
defparam \inst35|Mux7~18 .output_mode = "comb_only";
defparam \inst35|Mux7~18 .register_cascade_mode = "off";
defparam \inst35|Mux7~18 .sum_lutc_input = "datac";
defparam \inst35|Mux7~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N5
maxii_lcell \inst35|Mux7~19 (
// Equation(s):
// \inst35|Mux7~19_combout  = (\inst35|Mux6~21_combout ) # ((\inst35|Mux7~18_combout  & (\inst35|Mux4~20_combout  & \inst14|rb1 [6])))

	.clk(gnd),
	.dataa(\inst35|Mux7~18_combout ),
	.datab(\inst35|Mux6~21_combout ),
	.datac(\inst35|Mux4~20_combout ),
	.datad(\inst14|rb1 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux7~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux7~19 .lut_mask = "eccc";
defparam \inst35|Mux7~19 .operation_mode = "normal";
defparam \inst35|Mux7~19 .output_mode = "comb_only";
defparam \inst35|Mux7~19 .register_cascade_mode = "off";
defparam \inst35|Mux7~19 .sum_lutc_input = "datac";
defparam \inst35|Mux7~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N8
maxii_lcell \inst35|Mux7~20 (
// Equation(s):
// \inst35|Mux7~20_combout  = (\inst35|Mux6~10_combout  & ((\inst35|Mux6~9_combout  & ((\inst35|Mux7~19_combout ))) # (!\inst35|Mux6~9_combout  & (\inst35|Mux7~15_combout )))) # (!\inst35|Mux6~10_combout  & (((\inst35|Mux6~9_combout ))))

	.clk(gnd),
	.dataa(\inst35|Mux7~15_combout ),
	.datab(\inst35|Mux7~19_combout ),
	.datac(\inst35|Mux6~10_combout ),
	.datad(\inst35|Mux6~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux7~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux7~20 .lut_mask = "cfa0";
defparam \inst35|Mux7~20 .operation_mode = "normal";
defparam \inst35|Mux7~20 .output_mode = "comb_only";
defparam \inst35|Mux7~20 .register_cascade_mode = "off";
defparam \inst35|Mux7~20 .sum_lutc_input = "datac";
defparam \inst35|Mux7~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N5
maxii_lcell \inst40|Mux3~0 (
// Equation(s):
// \inst40|Mux3~0_combout  = (\inst14|gs1 [5] & (!\inst14|gs1 [1] & (\inst14|gs1 [2] $ (\inst14|gs1 [4])))) # (!\inst14|gs1 [5] & (\inst14|gs1 [2] & (\inst14|gs1 [4] & \inst14|gs1 [1])))

	.clk(gnd),
	.dataa(\inst14|gs1 [5]),
	.datab(\inst14|gs1 [2]),
	.datac(\inst14|gs1 [4]),
	.datad(\inst14|gs1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst40|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst40|Mux3~0 .lut_mask = "4028";
defparam \inst40|Mux3~0 .operation_mode = "normal";
defparam \inst40|Mux3~0 .output_mode = "comb_only";
defparam \inst40|Mux3~0 .register_cascade_mode = "off";
defparam \inst40|Mux3~0 .sum_lutc_input = "datac";
defparam \inst40|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N9
maxii_lcell \inst40|Mux3~1 (
// Equation(s):
// \inst40|Mux3~1_combout  = ((\inst14|gs1 [3] & (\inst14|gs1 [0] & \inst40|Mux3~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|gs1 [3]),
	.datac(\inst14|gs1 [0]),
	.datad(\inst40|Mux3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst40|Mux3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst40|Mux3~1 .lut_mask = "c000";
defparam \inst40|Mux3~1 .operation_mode = "normal";
defparam \inst40|Mux3~1 .output_mode = "comb_only";
defparam \inst40|Mux3~1 .register_cascade_mode = "off";
defparam \inst40|Mux3~1 .sum_lutc_input = "datac";
defparam \inst40|Mux3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N4
maxii_lcell \inst41|Mux3~0 (
// Equation(s):
// \inst41|Mux3~0_combout  = (\inst14|gb1 [1] & (((\inst14|gb1 [4] & !\inst14|gb1 [5])) # (!\inst14|gb1 [2]))) # (!\inst14|gb1 [1] & (!\inst14|gb1 [4] & (\inst14|gb1 [5] & \inst14|gb1 [2])))

	.clk(gnd),
	.dataa(\inst14|gb1 [1]),
	.datab(\inst14|gb1 [4]),
	.datac(\inst14|gb1 [5]),
	.datad(\inst14|gb1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst41|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst41|Mux3~0 .lut_mask = "18aa";
defparam \inst41|Mux3~0 .operation_mode = "normal";
defparam \inst41|Mux3~0 .output_mode = "comb_only";
defparam \inst41|Mux3~0 .register_cascade_mode = "off";
defparam \inst41|Mux3~0 .sum_lutc_input = "datac";
defparam \inst41|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N8
maxii_lcell \inst41|Mux3~1 (
// Equation(s):
// \inst41|Mux3~1_combout  = (\inst14|gb1 [6] & ((\inst14|gb1 [3] & ((\inst14|gb1 [0]))) # (!\inst14|gb1 [3] & (!\inst14|gb1 [2] & !\inst14|gb1 [0]))))

	.clk(gnd),
	.dataa(\inst14|gb1 [2]),
	.datab(\inst14|gb1 [6]),
	.datac(\inst14|gb1 [3]),
	.datad(\inst14|gb1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst41|Mux3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst41|Mux3~1 .lut_mask = "c004";
defparam \inst41|Mux3~1 .operation_mode = "normal";
defparam \inst41|Mux3~1 .output_mode = "comb_only";
defparam \inst41|Mux3~1 .register_cascade_mode = "off";
defparam \inst41|Mux3~1 .sum_lutc_input = "datac";
defparam \inst41|Mux3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N5
maxii_lcell \inst41|Mux3~2 (
// Equation(s):
// \inst41|Mux3~2_combout  = (\inst41|Mux3~1_combout  & ((\inst41|Mux3~0_combout  & (\inst14|gb1 [2])) # (!\inst41|Mux3~0_combout  & (!\inst14|gb1 [2] & \inst41|Mux1~2_combout ))))

	.clk(gnd),
	.dataa(\inst41|Mux3~0_combout ),
	.datab(\inst14|gb1 [2]),
	.datac(\inst41|Mux3~1_combout ),
	.datad(\inst41|Mux1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst41|Mux3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst41|Mux3~2 .lut_mask = "9080";
defparam \inst41|Mux3~2 .operation_mode = "normal";
defparam \inst41|Mux3~2 .output_mode = "comb_only";
defparam \inst41|Mux3~2 .register_cascade_mode = "off";
defparam \inst41|Mux3~2 .sum_lutc_input = "datac";
defparam \inst41|Mux3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N4
maxii_lcell \inst35|Mux7~21 (
// Equation(s):
// \inst35|Mux7~21_combout  = (\inst35|Mux7~20_combout  & (((\inst41|Mux3~2_combout ) # (!\inst35|Mux6~6_combout )))) # (!\inst35|Mux7~20_combout  & (\inst40|Mux3~1_combout  & ((\inst35|Mux6~6_combout ))))

	.clk(gnd),
	.dataa(\inst35|Mux7~20_combout ),
	.datab(\inst40|Mux3~1_combout ),
	.datac(\inst41|Mux3~2_combout ),
	.datad(\inst35|Mux6~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux7~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux7~21 .lut_mask = "e4aa";
defparam \inst35|Mux7~21 .operation_mode = "normal";
defparam \inst35|Mux7~21 .output_mode = "comb_only";
defparam \inst35|Mux7~21 .register_cascade_mode = "off";
defparam \inst35|Mux7~21 .sum_lutc_input = "datac";
defparam \inst35|Mux7~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N4
maxii_lcell \inst44|Mux3~0 (
// Equation(s):
// \inst44|Mux3~0_combout  = (\inst14|ys1 [5] & (!\inst14|ys1 [1] & (\inst14|ys1 [4] $ (\inst14|ys1 [2])))) # (!\inst14|ys1 [5] & (\inst14|ys1 [4] & (\inst14|ys1 [2] & \inst14|ys1 [1])))

	.clk(gnd),
	.dataa(\inst14|ys1 [4]),
	.datab(\inst14|ys1 [5]),
	.datac(\inst14|ys1 [2]),
	.datad(\inst14|ys1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst44|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst44|Mux3~0 .lut_mask = "2048";
defparam \inst44|Mux3~0 .operation_mode = "normal";
defparam \inst44|Mux3~0 .output_mode = "comb_only";
defparam \inst44|Mux3~0 .register_cascade_mode = "off";
defparam \inst44|Mux3~0 .sum_lutc_input = "datac";
defparam \inst44|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N8
maxii_lcell \inst35|Mux7~4 (
// Equation(s):
// \inst35|Mux7~4_combout  = (\inst44|Mux3~0_combout  & (\inst14|ys1 [3] & (\inst14|ys1 [0])))

	.clk(gnd),
	.dataa(\inst44|Mux3~0_combout ),
	.datab(\inst14|ys1 [3]),
	.datac(\inst14|ys1 [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux7~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux7~4 .lut_mask = "8080";
defparam \inst35|Mux7~4 .operation_mode = "normal";
defparam \inst35|Mux7~4 .output_mode = "comb_only";
defparam \inst35|Mux7~4 .register_cascade_mode = "off";
defparam \inst35|Mux7~4 .sum_lutc_input = "datac";
defparam \inst35|Mux7~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N0
maxii_lcell \inst35|Mux7~5 (
// Equation(s):
// \inst35|Mux7~5_combout  = (\inst35|cnt [1] & (((\inst35|Mux7~4_combout )) # (!\inst35|cnt [0]))) # (!\inst35|cnt [1] & (\inst35|cnt [0] & (!\inst35|cnt [3])))

	.clk(gnd),
	.dataa(\inst35|cnt [1]),
	.datab(\inst35|cnt [0]),
	.datac(\inst35|cnt [3]),
	.datad(\inst35|Mux7~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux7~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux7~5 .lut_mask = "ae26";
defparam \inst35|Mux7~5 .operation_mode = "normal";
defparam \inst35|Mux7~5 .output_mode = "comb_only";
defparam \inst35|Mux7~5 .register_cascade_mode = "off";
defparam \inst35|Mux7~5 .sum_lutc_input = "datac";
defparam \inst35|Mux7~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N4
maxii_lcell \inst45|Mux3~0 (
// Equation(s):
// \inst45|Mux3~0_combout  = (\inst14|yb1 [1] & (((!\inst14|yb1 [5] & \inst14|yb1 [4])) # (!\inst14|yb1 [2]))) # (!\inst14|yb1 [1] & (\inst14|yb1 [5] & (\inst14|yb1 [2] & !\inst14|yb1 [4])))

	.clk(gnd),
	.dataa(\inst14|yb1 [5]),
	.datab(\inst14|yb1 [1]),
	.datac(\inst14|yb1 [2]),
	.datad(\inst14|yb1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst45|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst45|Mux3~0 .lut_mask = "4c2c";
defparam \inst45|Mux3~0 .operation_mode = "normal";
defparam \inst45|Mux3~0 .output_mode = "comb_only";
defparam \inst45|Mux3~0 .register_cascade_mode = "off";
defparam \inst45|Mux3~0 .sum_lutc_input = "datac";
defparam \inst45|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N0
maxii_lcell \inst45|Mux3~1 (
// Equation(s):
// \inst45|Mux3~1_combout  = (\inst14|yb1 [6] & ((\inst14|yb1 [0] & (\inst14|yb1 [3])) # (!\inst14|yb1 [0] & (!\inst14|yb1 [3] & !\inst14|yb1 [2]))))

	.clk(gnd),
	.dataa(\inst14|yb1 [0]),
	.datab(\inst14|yb1 [3]),
	.datac(\inst14|yb1 [6]),
	.datad(\inst14|yb1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst45|Mux3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst45|Mux3~1 .lut_mask = "8090";
defparam \inst45|Mux3~1 .operation_mode = "normal";
defparam \inst45|Mux3~1 .output_mode = "comb_only";
defparam \inst45|Mux3~1 .register_cascade_mode = "off";
defparam \inst45|Mux3~1 .sum_lutc_input = "datac";
defparam \inst45|Mux3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N2
maxii_lcell \inst45|Mux3~2 (
// Equation(s):
// \inst45|Mux3~2_combout  = (\inst45|Mux3~1_combout  & ((\inst45|Mux3~0_combout  & (\inst14|yb1 [2])) # (!\inst45|Mux3~0_combout  & (!\inst14|yb1 [2] & \inst45|Mux1~2_combout ))))

	.clk(gnd),
	.dataa(\inst45|Mux3~0_combout ),
	.datab(\inst45|Mux3~1_combout ),
	.datac(\inst14|yb1 [2]),
	.datad(\inst45|Mux1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst45|Mux3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst45|Mux3~2 .lut_mask = "8480";
defparam \inst45|Mux3~2 .operation_mode = "normal";
defparam \inst45|Mux3~2 .output_mode = "comb_only";
defparam \inst45|Mux3~2 .register_cascade_mode = "off";
defparam \inst45|Mux3~2 .sum_lutc_input = "datac";
defparam \inst45|Mux3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N3
maxii_lcell \inst35|Mux7~6 (
// Equation(s):
// \inst35|Mux7~6_combout  = (\inst35|Mux6~4_combout  & ((\inst35|Mux6~5_combout  & ((\inst45|Mux3~2_combout ))) # (!\inst35|Mux6~5_combout  & (\inst35|Mux7~5_combout )))) # (!\inst35|Mux6~4_combout  & (!\inst35|Mux6~5_combout ))

	.clk(gnd),
	.dataa(\inst35|Mux6~4_combout ),
	.datab(\inst35|Mux6~5_combout ),
	.datac(\inst35|Mux7~5_combout ),
	.datad(\inst45|Mux3~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux7~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux7~6 .lut_mask = "b931";
defparam \inst35|Mux7~6 .operation_mode = "normal";
defparam \inst35|Mux7~6 .output_mode = "comb_only";
defparam \inst35|Mux7~6 .register_cascade_mode = "off";
defparam \inst35|Mux7~6 .sum_lutc_input = "datac";
defparam \inst35|Mux7~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \inst38|Mux3~0 (
// Equation(s):
// \inst38|Mux3~0_combout  = (\inst14|rs2 [1] & (\inst14|rs2 [4] & (!\inst14|rs2 [5] & \inst14|rs2 [2]))) # (!\inst14|rs2 [1] & (\inst14|rs2 [5] & (\inst14|rs2 [4] $ (\inst14|rs2 [2]))))

	.clk(gnd),
	.dataa(\inst14|rs2 [4]),
	.datab(\inst14|rs2 [1]),
	.datac(\inst14|rs2 [5]),
	.datad(\inst14|rs2 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst38|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst38|Mux3~0 .lut_mask = "1820";
defparam \inst38|Mux3~0 .operation_mode = "normal";
defparam \inst38|Mux3~0 .output_mode = "comb_only";
defparam \inst38|Mux3~0 .register_cascade_mode = "off";
defparam \inst38|Mux3~0 .sum_lutc_input = "datac";
defparam \inst38|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \inst38|Mux3~1 (
// Equation(s):
// \inst38|Mux3~1_combout  = ((\inst14|rs2 [3] & (\inst14|rs2 [0] & \inst38|Mux3~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|rs2 [3]),
	.datac(\inst14|rs2 [0]),
	.datad(\inst38|Mux3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst38|Mux3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst38|Mux3~1 .lut_mask = "c000";
defparam \inst38|Mux3~1 .operation_mode = "normal";
defparam \inst38|Mux3~1 .output_mode = "comb_only";
defparam \inst38|Mux3~1 .register_cascade_mode = "off";
defparam \inst38|Mux3~1 .sum_lutc_input = "datac";
defparam \inst38|Mux3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N3
maxii_lcell \inst39|Mux3~0 (
// Equation(s):
// \inst39|Mux3~0_combout  = (\inst14|rb2 [1] & (((\inst14|rb2 [4] & !\inst14|rb2 [5])) # (!\inst14|rb2 [2]))) # (!\inst14|rb2 [1] & (!\inst14|rb2 [4] & (\inst14|rb2 [2] & \inst14|rb2 [5])))

	.clk(gnd),
	.dataa(\inst14|rb2 [1]),
	.datab(\inst14|rb2 [4]),
	.datac(\inst14|rb2 [2]),
	.datad(\inst14|rb2 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst39|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst39|Mux3~0 .lut_mask = "1a8a";
defparam \inst39|Mux3~0 .operation_mode = "normal";
defparam \inst39|Mux3~0 .output_mode = "comb_only";
defparam \inst39|Mux3~0 .register_cascade_mode = "off";
defparam \inst39|Mux3~0 .sum_lutc_input = "datac";
defparam \inst39|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N2
maxii_lcell \inst39|Mux3~1 (
// Equation(s):
// \inst39|Mux3~1_combout  = (\inst14|rb2 [6] & ((\inst14|rb2 [3] & ((\inst14|rb2 [0]))) # (!\inst14|rb2 [3] & (!\inst14|rb2 [2] & !\inst14|rb2 [0]))))

	.clk(gnd),
	.dataa(\inst14|rb2 [2]),
	.datab(\inst14|rb2 [6]),
	.datac(\inst14|rb2 [3]),
	.datad(\inst14|rb2 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst39|Mux3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst39|Mux3~1 .lut_mask = "c004";
defparam \inst39|Mux3~1 .operation_mode = "normal";
defparam \inst39|Mux3~1 .output_mode = "comb_only";
defparam \inst39|Mux3~1 .register_cascade_mode = "off";
defparam \inst39|Mux3~1 .sum_lutc_input = "datac";
defparam \inst39|Mux3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N4
maxii_lcell \inst39|Mux3~2 (
// Equation(s):
// \inst39|Mux3~2_combout  = (\inst39|Mux3~1_combout  & ((\inst39|Mux3~0_combout  & (\inst14|rb2 [2])) # (!\inst39|Mux3~0_combout  & (!\inst14|rb2 [2] & \inst39|Mux1~2_combout ))))

	.clk(gnd),
	.dataa(\inst39|Mux3~0_combout ),
	.datab(\inst39|Mux3~1_combout ),
	.datac(\inst14|rb2 [2]),
	.datad(\inst39|Mux1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst39|Mux3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst39|Mux3~2 .lut_mask = "8480";
defparam \inst39|Mux3~2 .operation_mode = "normal";
defparam \inst39|Mux3~2 .output_mode = "comb_only";
defparam \inst39|Mux3~2 .register_cascade_mode = "off";
defparam \inst39|Mux3~2 .sum_lutc_input = "datac";
defparam \inst39|Mux3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N3
maxii_lcell \inst35|Mux7~7 (
// Equation(s):
// \inst35|Mux7~7_combout  = (\inst35|Mux6~3_combout  & ((\inst35|Mux7~6_combout  & (\inst38|Mux3~1_combout )) # (!\inst35|Mux7~6_combout  & ((\inst39|Mux3~2_combout ))))) # (!\inst35|Mux6~3_combout  & (\inst35|Mux7~6_combout ))

	.clk(gnd),
	.dataa(\inst35|Mux6~3_combout ),
	.datab(\inst35|Mux7~6_combout ),
	.datac(\inst38|Mux3~1_combout ),
	.datad(\inst39|Mux3~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux7~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux7~7 .lut_mask = "e6c4";
defparam \inst35|Mux7~7 .operation_mode = "normal";
defparam \inst35|Mux7~7 .output_mode = "comb_only";
defparam \inst35|Mux7~7 .register_cascade_mode = "off";
defparam \inst35|Mux7~7 .sum_lutc_input = "datac";
defparam \inst35|Mux7~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N6
maxii_lcell \inst42|Mux3~0 (
// Equation(s):
// \inst42|Mux3~0_combout  = (\inst14|gs2 [1] & (\inst14|gs2 [2] & (\inst14|gs2 [4] & !\inst14|gs2 [5]))) # (!\inst14|gs2 [1] & (\inst14|gs2 [5] & (\inst14|gs2 [2] $ (\inst14|gs2 [4]))))

	.clk(gnd),
	.dataa(\inst14|gs2 [2]),
	.datab(\inst14|gs2 [4]),
	.datac(\inst14|gs2 [1]),
	.datad(\inst14|gs2 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst42|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst42|Mux3~0 .lut_mask = "0680";
defparam \inst42|Mux3~0 .operation_mode = "normal";
defparam \inst42|Mux3~0 .output_mode = "comb_only";
defparam \inst42|Mux3~0 .register_cascade_mode = "off";
defparam \inst42|Mux3~0 .sum_lutc_input = "datac";
defparam \inst42|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N9
maxii_lcell \inst35|Mux7~3 (
// Equation(s):
// \inst35|Mux7~3_combout  = (\inst42|Mux3~0_combout  & (\inst14|gs2 [0] & ((\inst14|gs2 [3]))))

	.clk(gnd),
	.dataa(\inst42|Mux3~0_combout ),
	.datab(\inst14|gs2 [0]),
	.datac(vcc),
	.datad(\inst14|gs2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux7~3 .lut_mask = "8800";
defparam \inst35|Mux7~3 .operation_mode = "normal";
defparam \inst35|Mux7~3 .output_mode = "comb_only";
defparam \inst35|Mux7~3 .register_cascade_mode = "off";
defparam \inst35|Mux7~3 .sum_lutc_input = "datac";
defparam \inst35|Mux7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N4
maxii_lcell \inst35|Mux7~8 (
// Equation(s):
// \inst35|Mux7~8_combout  = (\inst35|Mux6~2_combout  & (\inst35|Mux7~0_combout  & ((\inst35|Mux7~3_combout )))) # (!\inst35|Mux6~2_combout  & (((\inst35|Mux7~7_combout ))))

	.clk(gnd),
	.dataa(\inst35|Mux6~2_combout ),
	.datab(\inst35|Mux7~0_combout ),
	.datac(\inst35|Mux7~7_combout ),
	.datad(\inst35|Mux7~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux7~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux7~8 .lut_mask = "d850";
defparam \inst35|Mux7~8 .operation_mode = "normal";
defparam \inst35|Mux7~8 .output_mode = "comb_only";
defparam \inst35|Mux7~8 .register_cascade_mode = "off";
defparam \inst35|Mux7~8 .sum_lutc_input = "datac";
defparam \inst35|Mux7~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N1
maxii_lcell \inst35|Mux7~22 (
// Equation(s):
// \inst35|Mux7~22_combout  = (\inst35|cnt [4] & (((\inst35|Mux7~8_combout )))) # (!\inst35|cnt [4] & (\inst35|Mux7~21_combout ))

	.clk(gnd),
	.dataa(\inst35|cnt [4]),
	.datab(\inst35|Mux7~21_combout ),
	.datac(\inst35|Mux7~8_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux7~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux7~22 .lut_mask = "e4e4";
defparam \inst35|Mux7~22 .operation_mode = "normal";
defparam \inst35|Mux7~22 .output_mode = "comb_only";
defparam \inst35|Mux7~22 .register_cascade_mode = "off";
defparam \inst35|Mux7~22 .sum_lutc_input = "datac";
defparam \inst35|Mux7~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxii_lcell \inst42|Mux4~0 (
// Equation(s):
// \inst42|Mux4~0_combout  = (\inst14|gs2 [1] & (\inst14|gs2 [0] & ((\inst14|gs2 [3])))) # (!\inst14|gs2 [1] & (\inst14|gs2 [5] & (\inst14|gs2 [0] $ (!\inst14|gs2 [3]))))

	.clk(gnd),
	.dataa(\inst14|gs2 [1]),
	.datab(\inst14|gs2 [0]),
	.datac(\inst14|gs2 [5]),
	.datad(\inst14|gs2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst42|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst42|Mux4~0 .lut_mask = "c810";
defparam \inst42|Mux4~0 .operation_mode = "normal";
defparam \inst42|Mux4~0 .output_mode = "comb_only";
defparam \inst42|Mux4~0 .register_cascade_mode = "off";
defparam \inst42|Mux4~0 .sum_lutc_input = "datac";
defparam \inst42|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N3
maxii_lcell \inst35|Mux8~19 (
// Equation(s):
// \inst35|Mux8~19_combout  = (!\inst14|gs2 [2] & (\inst14|gs2 [4] & (\inst35|Mux7~2_combout  & \inst42|Mux4~0_combout )))

	.clk(gnd),
	.dataa(\inst14|gs2 [2]),
	.datab(\inst14|gs2 [4]),
	.datac(\inst35|Mux7~2_combout ),
	.datad(\inst42|Mux4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux8~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux8~19 .lut_mask = "4000";
defparam \inst35|Mux8~19 .operation_mode = "normal";
defparam \inst35|Mux8~19 .output_mode = "comb_only";
defparam \inst35|Mux8~19 .register_cascade_mode = "off";
defparam \inst35|Mux8~19 .sum_lutc_input = "datac";
defparam \inst35|Mux8~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N9
maxii_lcell \inst40|Mux4~0 (
// Equation(s):
// \inst40|Mux4~0_combout  = (\inst14|gs1 [1] & (((\inst14|gs1 [0] & \inst14|gs1 [3])))) # (!\inst14|gs1 [1] & (\inst14|gs1 [5] & (\inst14|gs1 [0] $ (!\inst14|gs1 [3]))))

	.clk(gnd),
	.dataa(\inst14|gs1 [5]),
	.datab(\inst14|gs1 [1]),
	.datac(\inst14|gs1 [0]),
	.datad(\inst14|gs1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst40|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst40|Mux4~0 .lut_mask = "e002";
defparam \inst40|Mux4~0 .operation_mode = "normal";
defparam \inst40|Mux4~0 .output_mode = "comb_only";
defparam \inst40|Mux4~0 .register_cascade_mode = "off";
defparam \inst40|Mux4~0 .sum_lutc_input = "datac";
defparam \inst40|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N6
maxii_lcell \inst40|Mux4~1 (
// Equation(s):
// \inst40|Mux4~1_combout  = ((!\inst14|gs1 [2] & (\inst14|gs1 [4] & \inst40|Mux4~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|gs1 [2]),
	.datac(\inst14|gs1 [4]),
	.datad(\inst40|Mux4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst40|Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst40|Mux4~1 .lut_mask = "3000";
defparam \inst40|Mux4~1 .operation_mode = "normal";
defparam \inst40|Mux4~1 .output_mode = "comb_only";
defparam \inst40|Mux4~1 .register_cascade_mode = "off";
defparam \inst40|Mux4~1 .sum_lutc_input = "datac";
defparam \inst40|Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N9
maxii_lcell \inst41|Mux4~0 (
// Equation(s):
// \inst41|Mux4~0_combout  = ((\inst14|gb1 [1] & ((\inst14|gb1 [3]))) # (!\inst14|gb1 [1] & (\inst14|gb1 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|gb1 [1]),
	.datac(\inst14|gb1 [5]),
	.datad(\inst14|gb1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst41|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst41|Mux4~0 .lut_mask = "fc30";
defparam \inst41|Mux4~0 .operation_mode = "normal";
defparam \inst41|Mux4~0 .output_mode = "comb_only";
defparam \inst41|Mux4~0 .register_cascade_mode = "off";
defparam \inst41|Mux4~0 .sum_lutc_input = "datac";
defparam \inst41|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N5
maxii_lcell \inst41|Mux4~1 (
// Equation(s):
// \inst41|Mux4~1_combout  = (\inst41|Mux4~0_combout  & ((\inst14|gb1 [0] & (\inst14|gb1 [6] & \inst14|gb1 [3])) # (!\inst14|gb1 [0] & ((!\inst14|gb1 [3])))))

	.clk(gnd),
	.dataa(\inst14|gb1 [0]),
	.datab(\inst14|gb1 [6]),
	.datac(\inst14|gb1 [3]),
	.datad(\inst41|Mux4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst41|Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst41|Mux4~1 .lut_mask = "8500";
defparam \inst41|Mux4~1 .operation_mode = "normal";
defparam \inst41|Mux4~1 .output_mode = "comb_only";
defparam \inst41|Mux4~1 .register_cascade_mode = "off";
defparam \inst41|Mux4~1 .sum_lutc_input = "datac";
defparam \inst41|Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N2
maxii_lcell \inst41|Mux4~2 (
// Equation(s):
// \inst41|Mux4~2_combout  = (\inst41|Mux4~1_combout  & (\inst14|gb1 [4] & ((!\inst14|gb1 [2]))))

	.clk(gnd),
	.dataa(\inst41|Mux4~1_combout ),
	.datab(\inst14|gb1 [4]),
	.datac(vcc),
	.datad(\inst14|gb1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst41|Mux4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst41|Mux4~2 .lut_mask = "0088";
defparam \inst41|Mux4~2 .operation_mode = "normal";
defparam \inst41|Mux4~2 .output_mode = "comb_only";
defparam \inst41|Mux4~2 .register_cascade_mode = "off";
defparam \inst41|Mux4~2 .sum_lutc_input = "datac";
defparam \inst41|Mux4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N4
maxii_lcell \inst46|Mux4~0 (
// Equation(s):
// \inst46|Mux4~0_combout  = (\inst14|ys2 [1] & (\inst14|ys2 [3] & ((\inst14|ys2 [0])))) # (!\inst14|ys2 [1] & (\inst14|ys2 [5] & (\inst14|ys2 [3] $ (!\inst14|ys2 [0]))))

	.clk(gnd),
	.dataa(\inst14|ys2 [3]),
	.datab(\inst14|ys2 [5]),
	.datac(\inst14|ys2 [0]),
	.datad(\inst14|ys2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst46|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst46|Mux4~0 .lut_mask = "a084";
defparam \inst46|Mux4~0 .operation_mode = "normal";
defparam \inst46|Mux4~0 .output_mode = "comb_only";
defparam \inst46|Mux4~0 .register_cascade_mode = "off";
defparam \inst46|Mux4~0 .sum_lutc_input = "datac";
defparam \inst46|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N0
maxii_lcell \inst46|Mux4~1 (
// Equation(s):
// \inst46|Mux4~1_combout  = (\inst46|Mux4~0_combout  & (((!\inst14|ys2 [2] & \inst14|ys2 [4]))))

	.clk(gnd),
	.dataa(\inst46|Mux4~0_combout ),
	.datab(vcc),
	.datac(\inst14|ys2 [2]),
	.datad(\inst14|ys2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst46|Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst46|Mux4~1 .lut_mask = "0a00";
defparam \inst46|Mux4~1 .operation_mode = "normal";
defparam \inst46|Mux4~1 .output_mode = "comb_only";
defparam \inst46|Mux4~1 .register_cascade_mode = "off";
defparam \inst46|Mux4~1 .sum_lutc_input = "datac";
defparam \inst46|Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N8
maxii_lcell \inst35|Mux8~4 (
// Equation(s):
// \inst35|Mux8~4_combout  = ((\inst14|gb2 [1] & (\inst14|gb2 [3])) # (!\inst14|gb2 [1] & ((\inst14|gb2 [5]))))

	.clk(gnd),
	.dataa(\inst14|gb2 [3]),
	.datab(vcc),
	.datac(\inst14|gb2 [1]),
	.datad(\inst14|gb2 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux8~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux8~4 .lut_mask = "afa0";
defparam \inst35|Mux8~4 .operation_mode = "normal";
defparam \inst35|Mux8~4 .output_mode = "comb_only";
defparam \inst35|Mux8~4 .register_cascade_mode = "off";
defparam \inst35|Mux8~4 .sum_lutc_input = "datac";
defparam \inst35|Mux8~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N5
maxii_lcell \inst35|Mux8~5 (
// Equation(s):
// \inst35|Mux8~5_combout  = (\inst35|Mux8~4_combout  & ((\inst14|gb2 [0] & (\inst14|gb2 [6] & \inst14|gb2 [3])) # (!\inst14|gb2 [0] & ((!\inst14|gb2 [3])))))

	.clk(gnd),
	.dataa(\inst14|gb2 [0]),
	.datab(\inst35|Mux8~4_combout ),
	.datac(\inst14|gb2 [6]),
	.datad(\inst14|gb2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux8~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux8~5 .lut_mask = "8044";
defparam \inst35|Mux8~5 .operation_mode = "normal";
defparam \inst35|Mux8~5 .output_mode = "comb_only";
defparam \inst35|Mux8~5 .register_cascade_mode = "off";
defparam \inst35|Mux8~5 .sum_lutc_input = "datac";
defparam \inst35|Mux8~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N5
maxii_lcell \inst35|Mux8~2 (
// Equation(s):
// \inst35|Mux8~2_combout  = ((\inst35|cnt [5] & (!\inst35|cnt [0] & \inst14|gb2 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst35|cnt [5]),
	.datac(\inst35|cnt [0]),
	.datad(\inst14|gb2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux8~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux8~2 .lut_mask = "0c00";
defparam \inst35|Mux8~2 .operation_mode = "normal";
defparam \inst35|Mux8~2 .output_mode = "comb_only";
defparam \inst35|Mux8~2 .register_cascade_mode = "off";
defparam \inst35|Mux8~2 .sum_lutc_input = "datac";
defparam \inst35|Mux8~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N6
maxii_lcell \inst35|Mux8~6 (
// Equation(s):
// \inst35|Mux8~6_combout  = ((!\inst14|gb2 [2] & (\inst35|Mux8~5_combout  & \inst35|Mux8~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|gb2 [2]),
	.datac(\inst35|Mux8~5_combout ),
	.datad(\inst35|Mux8~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux8~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux8~6 .lut_mask = "3000";
defparam \inst35|Mux8~6 .operation_mode = "normal";
defparam \inst35|Mux8~6 .output_mode = "comb_only";
defparam \inst35|Mux8~6 .register_cascade_mode = "off";
defparam \inst35|Mux8~6 .sum_lutc_input = "datac";
defparam \inst35|Mux8~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N4
maxii_lcell \inst36|Mux4~0 (
// Equation(s):
// \inst36|Mux4~0_combout  = (\inst14|rs1 [1] & (\inst14|rs1 [3] & ((\inst14|rs1 [0])))) # (!\inst14|rs1 [1] & (\inst14|rs1 [5] & (\inst14|rs1 [3] $ (!\inst14|rs1 [0]))))

	.clk(gnd),
	.dataa(\inst14|rs1 [3]),
	.datab(\inst14|rs1 [5]),
	.datac(\inst14|rs1 [0]),
	.datad(\inst14|rs1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst36|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst36|Mux4~0 .lut_mask = "a084";
defparam \inst36|Mux4~0 .operation_mode = "normal";
defparam \inst36|Mux4~0 .output_mode = "comb_only";
defparam \inst36|Mux4~0 .register_cascade_mode = "off";
defparam \inst36|Mux4~0 .sum_lutc_input = "datac";
defparam \inst36|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N5
maxii_lcell \inst35|Mux8~3 (
// Equation(s):
// \inst35|Mux8~3_combout  = (!\inst14|rs1 [2] & (\inst14|rs1 [4] & (\inst35|Mux6~28_combout  & \inst36|Mux4~0_combout )))

	.clk(gnd),
	.dataa(\inst14|rs1 [2]),
	.datab(\inst14|rs1 [4]),
	.datac(\inst35|Mux6~28_combout ),
	.datad(\inst36|Mux4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux8~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux8~3 .lut_mask = "4000";
defparam \inst35|Mux8~3 .operation_mode = "normal";
defparam \inst35|Mux8~3 .output_mode = "comb_only";
defparam \inst35|Mux8~3 .register_cascade_mode = "off";
defparam \inst35|Mux8~3 .sum_lutc_input = "datac";
defparam \inst35|Mux8~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N7
maxii_lcell \inst35|Mux8~7 (
// Equation(s):
// \inst35|Mux8~7_combout  = (\inst35|Mux6~7_combout  & (((\inst35|Mux8~3_combout ) # (\inst35|Mux6~8_combout )))) # (!\inst35|Mux6~7_combout  & (\inst35|Mux8~6_combout  & ((!\inst35|Mux6~8_combout ))))

	.clk(gnd),
	.dataa(\inst35|Mux8~6_combout ),
	.datab(\inst35|Mux6~7_combout ),
	.datac(\inst35|Mux8~3_combout ),
	.datad(\inst35|Mux6~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux8~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux8~7 .lut_mask = "cce2";
defparam \inst35|Mux8~7 .operation_mode = "normal";
defparam \inst35|Mux8~7 .output_mode = "comb_only";
defparam \inst35|Mux8~7 .register_cascade_mode = "off";
defparam \inst35|Mux8~7 .sum_lutc_input = "datac";
defparam \inst35|Mux8~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N4
maxii_lcell \inst47|Mux4~0 (
// Equation(s):
// \inst47|Mux4~0_combout  = ((\inst14|yb2 [1] & ((\inst14|yb2 [3]))) # (!\inst14|yb2 [1] & (\inst14|yb2 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|yb2 [5]),
	.datac(\inst14|yb2 [1]),
	.datad(\inst14|yb2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst47|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst47|Mux4~0 .lut_mask = "fc0c";
defparam \inst47|Mux4~0 .operation_mode = "normal";
defparam \inst47|Mux4~0 .output_mode = "comb_only";
defparam \inst47|Mux4~0 .register_cascade_mode = "off";
defparam \inst47|Mux4~0 .sum_lutc_input = "datac";
defparam \inst47|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N2
maxii_lcell \inst47|Mux4~1 (
// Equation(s):
// \inst47|Mux4~1_combout  = (\inst47|Mux4~0_combout  & ((\inst14|yb2 [3] & (\inst14|yb2 [6] & \inst14|yb2 [0])) # (!\inst14|yb2 [3] & ((!\inst14|yb2 [0])))))

	.clk(gnd),
	.dataa(\inst14|yb2 [6]),
	.datab(\inst14|yb2 [3]),
	.datac(\inst14|yb2 [0]),
	.datad(\inst47|Mux4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst47|Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst47|Mux4~1 .lut_mask = "8300";
defparam \inst47|Mux4~1 .operation_mode = "normal";
defparam \inst47|Mux4~1 .output_mode = "comb_only";
defparam \inst47|Mux4~1 .register_cascade_mode = "off";
defparam \inst47|Mux4~1 .sum_lutc_input = "datac";
defparam \inst47|Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N1
maxii_lcell \inst47|Mux4~2 (
// Equation(s):
// \inst47|Mux4~2_combout  = ((!\inst14|yb2 [2] & (\inst14|yb2 [4] & \inst47|Mux4~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|yb2 [2]),
	.datac(\inst14|yb2 [4]),
	.datad(\inst47|Mux4~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst47|Mux4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst47|Mux4~2 .lut_mask = "3000";
defparam \inst47|Mux4~2 .operation_mode = "normal";
defparam \inst47|Mux4~2 .output_mode = "comb_only";
defparam \inst47|Mux4~2 .register_cascade_mode = "off";
defparam \inst47|Mux4~2 .sum_lutc_input = "datac";
defparam \inst47|Mux4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N8
maxii_lcell \inst35|Mux8~8 (
// Equation(s):
// \inst35|Mux8~8_combout  = (\inst35|Mux8~7_combout  & (((\inst47|Mux4~2_combout ) # (!\inst35|Mux6~8_combout )))) # (!\inst35|Mux8~7_combout  & (\inst46|Mux4~1_combout  & ((\inst35|Mux6~8_combout ))))

	.clk(gnd),
	.dataa(\inst46|Mux4~1_combout ),
	.datab(\inst35|Mux8~7_combout ),
	.datac(\inst47|Mux4~2_combout ),
	.datad(\inst35|Mux6~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux8~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux8~8 .lut_mask = "e2cc";
defparam \inst35|Mux8~8 .operation_mode = "normal";
defparam \inst35|Mux8~8 .output_mode = "comb_only";
defparam \inst35|Mux8~8 .register_cascade_mode = "off";
defparam \inst35|Mux8~8 .sum_lutc_input = "datac";
defparam \inst35|Mux8~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N9
maxii_lcell \inst35|Mux8~9 (
// Equation(s):
// \inst35|Mux8~9_combout  = (!\inst35|cnt [3] & (!\inst35|cnt [5] & (\inst35|cnt [2] $ (!\inst35|cnt [0]))))

	.clk(gnd),
	.dataa(\inst35|cnt [3]),
	.datab(\inst35|cnt [2]),
	.datac(\inst35|cnt [0]),
	.datad(\inst35|cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux8~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux8~9 .lut_mask = "0041";
defparam \inst35|Mux8~9 .operation_mode = "normal";
defparam \inst35|Mux8~9 .output_mode = "comb_only";
defparam \inst35|Mux8~9 .register_cascade_mode = "off";
defparam \inst35|Mux8~9 .sum_lutc_input = "datac";
defparam \inst35|Mux8~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N0
maxii_lcell \inst35|Mux8~10 (
// Equation(s):
// \inst35|Mux8~10_combout  = ((\inst14|rb1 [1] & ((\inst14|rb1 [3]))) # (!\inst14|rb1 [1] & (\inst14|rb1 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|rb1 [5]),
	.datac(\inst14|rb1 [1]),
	.datad(\inst14|rb1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux8~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux8~10 .lut_mask = "fc0c";
defparam \inst35|Mux8~10 .operation_mode = "normal";
defparam \inst35|Mux8~10 .output_mode = "comb_only";
defparam \inst35|Mux8~10 .register_cascade_mode = "off";
defparam \inst35|Mux8~10 .sum_lutc_input = "datac";
defparam \inst35|Mux8~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N1
maxii_lcell \inst35|Mux8~11 (
// Equation(s):
// \inst35|Mux8~11_combout  = (\inst35|Mux8~10_combout  & ((\inst14|rb1 [0] & (\inst14|rb1 [6] & \inst14|rb1 [3])) # (!\inst14|rb1 [0] & ((!\inst14|rb1 [3])))))

	.clk(gnd),
	.dataa(\inst14|rb1 [6]),
	.datab(\inst35|Mux8~10_combout ),
	.datac(\inst14|rb1 [0]),
	.datad(\inst14|rb1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux8~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux8~11 .lut_mask = "800c";
defparam \inst35|Mux8~11 .operation_mode = "normal";
defparam \inst35|Mux8~11 .output_mode = "comb_only";
defparam \inst35|Mux8~11 .register_cascade_mode = "off";
defparam \inst35|Mux8~11 .sum_lutc_input = "datac";
defparam \inst35|Mux8~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N6
maxii_lcell \inst35|Mux8~12 (
// Equation(s):
// \inst35|Mux8~12_combout  = (\inst35|Mux8~9_combout ) # ((\inst35|Mux5~10_combout  & (!\inst14|rb1 [2] & \inst35|Mux8~11_combout )))

	.clk(gnd),
	.dataa(\inst35|Mux5~10_combout ),
	.datab(\inst35|Mux8~9_combout ),
	.datac(\inst14|rb1 [2]),
	.datad(\inst35|Mux8~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux8~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux8~12 .lut_mask = "cecc";
defparam \inst35|Mux8~12 .operation_mode = "normal";
defparam \inst35|Mux8~12 .output_mode = "comb_only";
defparam \inst35|Mux8~12 .register_cascade_mode = "off";
defparam \inst35|Mux8~12 .sum_lutc_input = "datac";
defparam \inst35|Mux8~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N6
maxii_lcell \inst35|Mux8~13 (
// Equation(s):
// \inst35|Mux8~13_combout  = (\inst35|Mux6~10_combout  & ((\inst35|Mux6~9_combout  & ((\inst35|Mux8~12_combout ))) # (!\inst35|Mux6~9_combout  & (\inst35|Mux8~8_combout )))) # (!\inst35|Mux6~10_combout  & (((\inst35|Mux6~9_combout ))))

	.clk(gnd),
	.dataa(\inst35|Mux8~8_combout ),
	.datab(\inst35|Mux6~10_combout ),
	.datac(\inst35|Mux8~12_combout ),
	.datad(\inst35|Mux6~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux8~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux8~13 .lut_mask = "f388";
defparam \inst35|Mux8~13 .operation_mode = "normal";
defparam \inst35|Mux8~13 .output_mode = "comb_only";
defparam \inst35|Mux8~13 .register_cascade_mode = "off";
defparam \inst35|Mux8~13 .sum_lutc_input = "datac";
defparam \inst35|Mux8~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N8
maxii_lcell \inst35|Mux8~14 (
// Equation(s):
// \inst35|Mux8~14_combout  = (\inst35|Mux6~6_combout  & ((\inst35|Mux8~13_combout  & ((\inst41|Mux4~2_combout ))) # (!\inst35|Mux8~13_combout  & (\inst40|Mux4~1_combout )))) # (!\inst35|Mux6~6_combout  & (((\inst35|Mux8~13_combout ))))

	.clk(gnd),
	.dataa(\inst40|Mux4~1_combout ),
	.datab(\inst41|Mux4~2_combout ),
	.datac(\inst35|Mux6~6_combout ),
	.datad(\inst35|Mux8~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux8~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux8~14 .lut_mask = "cfa0";
defparam \inst35|Mux8~14 .operation_mode = "normal";
defparam \inst35|Mux8~14 .output_mode = "comb_only";
defparam \inst35|Mux8~14 .register_cascade_mode = "off";
defparam \inst35|Mux8~14 .sum_lutc_input = "datac";
defparam \inst35|Mux8~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N1
maxii_lcell \inst44|Mux4~0 (
// Equation(s):
// \inst44|Mux4~0_combout  = (\inst14|ys1 [1] & (((\inst14|ys1 [0] & \inst14|ys1 [3])))) # (!\inst14|ys1 [1] & (\inst14|ys1 [5] & (\inst14|ys1 [0] $ (!\inst14|ys1 [3]))))

	.clk(gnd),
	.dataa(\inst14|ys1 [1]),
	.datab(\inst14|ys1 [5]),
	.datac(\inst14|ys1 [0]),
	.datad(\inst14|ys1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst44|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst44|Mux4~0 .lut_mask = "e004";
defparam \inst44|Mux4~0 .operation_mode = "normal";
defparam \inst44|Mux4~0 .output_mode = "comb_only";
defparam \inst44|Mux4~0 .register_cascade_mode = "off";
defparam \inst44|Mux4~0 .sum_lutc_input = "datac";
defparam \inst44|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N0
maxii_lcell \inst35|Mux8~15 (
// Equation(s):
// \inst35|Mux8~15_combout  = (!\inst14|ys1 [2] & (\inst44|Mux4~0_combout  & (\inst14|ys1 [4] & \inst35|cnt [1])))

	.clk(gnd),
	.dataa(\inst14|ys1 [2]),
	.datab(\inst44|Mux4~0_combout ),
	.datac(\inst14|ys1 [4]),
	.datad(\inst35|cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux8~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux8~15 .lut_mask = "4000";
defparam \inst35|Mux8~15 .operation_mode = "normal";
defparam \inst35|Mux8~15 .output_mode = "comb_only";
defparam \inst35|Mux8~15 .register_cascade_mode = "off";
defparam \inst35|Mux8~15 .sum_lutc_input = "datac";
defparam \inst35|Mux8~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N5
maxii_lcell \inst35|Mux8~16 (
// Equation(s):
// \inst35|Mux8~16_combout  = (\inst35|cnt [0] & ((\inst35|Mux8~15_combout ) # ((!\inst35|cnt [1] & !\inst35|cnt [3]))))

	.clk(gnd),
	.dataa(\inst35|cnt [0]),
	.datab(\inst35|cnt [1]),
	.datac(\inst35|cnt [3]),
	.datad(\inst35|Mux8~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux8~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux8~16 .lut_mask = "aa02";
defparam \inst35|Mux8~16 .operation_mode = "normal";
defparam \inst35|Mux8~16 .output_mode = "comb_only";
defparam \inst35|Mux8~16 .register_cascade_mode = "off";
defparam \inst35|Mux8~16 .sum_lutc_input = "datac";
defparam \inst35|Mux8~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N4
maxii_lcell \inst45|Mux4~0 (
// Equation(s):
// \inst45|Mux4~0_combout  = (\inst14|yb1 [1] & (((\inst14|yb1 [3])))) # (!\inst14|yb1 [1] & (\inst14|yb1 [5]))

	.clk(gnd),
	.dataa(\inst14|yb1 [1]),
	.datab(\inst14|yb1 [5]),
	.datac(vcc),
	.datad(\inst14|yb1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst45|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst45|Mux4~0 .lut_mask = "ee44";
defparam \inst45|Mux4~0 .operation_mode = "normal";
defparam \inst45|Mux4~0 .output_mode = "comb_only";
defparam \inst45|Mux4~0 .register_cascade_mode = "off";
defparam \inst45|Mux4~0 .sum_lutc_input = "datac";
defparam \inst45|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N3
maxii_lcell \inst45|Mux4~1 (
// Equation(s):
// \inst45|Mux4~1_combout  = (\inst45|Mux4~0_combout  & ((\inst14|yb1 [0] & (\inst14|yb1 [6] & \inst14|yb1 [3])) # (!\inst14|yb1 [0] & ((!\inst14|yb1 [3])))))

	.clk(gnd),
	.dataa(\inst14|yb1 [0]),
	.datab(\inst14|yb1 [6]),
	.datac(\inst45|Mux4~0_combout ),
	.datad(\inst14|yb1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst45|Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst45|Mux4~1 .lut_mask = "8050";
defparam \inst45|Mux4~1 .operation_mode = "normal";
defparam \inst45|Mux4~1 .output_mode = "comb_only";
defparam \inst45|Mux4~1 .register_cascade_mode = "off";
defparam \inst45|Mux4~1 .sum_lutc_input = "datac";
defparam \inst45|Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N7
maxii_lcell \inst45|Mux4~2 (
// Equation(s):
// \inst45|Mux4~2_combout  = (\inst14|yb1 [4] & (((!\inst14|yb1 [2] & \inst45|Mux4~1_combout ))))

	.clk(gnd),
	.dataa(\inst14|yb1 [4]),
	.datab(vcc),
	.datac(\inst14|yb1 [2]),
	.datad(\inst45|Mux4~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst45|Mux4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst45|Mux4~2 .lut_mask = "0a00";
defparam \inst45|Mux4~2 .operation_mode = "normal";
defparam \inst45|Mux4~2 .output_mode = "comb_only";
defparam \inst45|Mux4~2 .register_cascade_mode = "off";
defparam \inst45|Mux4~2 .sum_lutc_input = "datac";
defparam \inst45|Mux4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N6
maxii_lcell \inst35|Mux8~17 (
// Equation(s):
// \inst35|Mux8~17_combout  = (\inst35|Mux6~4_combout  & ((\inst35|Mux6~5_combout  & ((\inst45|Mux4~2_combout ))) # (!\inst35|Mux6~5_combout  & (\inst35|Mux8~16_combout )))) # (!\inst35|Mux6~4_combout  & (((!\inst35|Mux6~5_combout ))))

	.clk(gnd),
	.dataa(\inst35|Mux6~4_combout ),
	.datab(\inst35|Mux8~16_combout ),
	.datac(\inst45|Mux4~2_combout ),
	.datad(\inst35|Mux6~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux8~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux8~17 .lut_mask = "a0dd";
defparam \inst35|Mux8~17 .operation_mode = "normal";
defparam \inst35|Mux8~17 .output_mode = "comb_only";
defparam \inst35|Mux8~17 .register_cascade_mode = "off";
defparam \inst35|Mux8~17 .sum_lutc_input = "datac";
defparam \inst35|Mux8~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N8
maxii_lcell \inst39|Mux4~0 (
// Equation(s):
// \inst39|Mux4~0_combout  = (\inst14|rb2 [1] & (\inst14|rb2 [3])) # (!\inst14|rb2 [1] & (((\inst14|rb2 [5]))))

	.clk(gnd),
	.dataa(\inst14|rb2 [1]),
	.datab(\inst14|rb2 [3]),
	.datac(\inst14|rb2 [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst39|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst39|Mux4~0 .lut_mask = "d8d8";
defparam \inst39|Mux4~0 .operation_mode = "normal";
defparam \inst39|Mux4~0 .output_mode = "comb_only";
defparam \inst39|Mux4~0 .register_cascade_mode = "off";
defparam \inst39|Mux4~0 .sum_lutc_input = "datac";
defparam \inst39|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N9
maxii_lcell \inst39|Mux4~1 (
// Equation(s):
// \inst39|Mux4~1_combout  = (\inst39|Mux4~0_combout  & ((\inst14|rb2 [0] & (\inst14|rb2 [3] & \inst14|rb2 [6])) # (!\inst14|rb2 [0] & (!\inst14|rb2 [3]))))

	.clk(gnd),
	.dataa(\inst14|rb2 [0]),
	.datab(\inst14|rb2 [3]),
	.datac(\inst14|rb2 [6]),
	.datad(\inst39|Mux4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst39|Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst39|Mux4~1 .lut_mask = "9100";
defparam \inst39|Mux4~1 .operation_mode = "normal";
defparam \inst39|Mux4~1 .output_mode = "comb_only";
defparam \inst39|Mux4~1 .register_cascade_mode = "off";
defparam \inst39|Mux4~1 .sum_lutc_input = "datac";
defparam \inst39|Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N6
maxii_lcell \inst39|Mux4~2 (
// Equation(s):
// \inst39|Mux4~2_combout  = ((\inst39|Mux4~1_combout  & (\inst14|rb2 [4] & !\inst14|rb2 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst39|Mux4~1_combout ),
	.datac(\inst14|rb2 [4]),
	.datad(\inst14|rb2 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst39|Mux4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst39|Mux4~2 .lut_mask = "00c0";
defparam \inst39|Mux4~2 .operation_mode = "normal";
defparam \inst39|Mux4~2 .output_mode = "comb_only";
defparam \inst39|Mux4~2 .register_cascade_mode = "off";
defparam \inst39|Mux4~2 .sum_lutc_input = "datac";
defparam \inst39|Mux4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \inst38|Mux4~0 (
// Equation(s):
// \inst38|Mux4~0_combout  = (\inst14|rs2 [1] & (((\inst14|rs2 [3] & \inst14|rs2 [0])))) # (!\inst14|rs2 [1] & (\inst14|rs2 [5] & (\inst14|rs2 [3] $ (!\inst14|rs2 [0]))))

	.clk(gnd),
	.dataa(\inst14|rs2 [5]),
	.datab(\inst14|rs2 [3]),
	.datac(\inst14|rs2 [0]),
	.datad(\inst14|rs2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst38|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst38|Mux4~0 .lut_mask = "c082";
defparam \inst38|Mux4~0 .operation_mode = "normal";
defparam \inst38|Mux4~0 .output_mode = "comb_only";
defparam \inst38|Mux4~0 .register_cascade_mode = "off";
defparam \inst38|Mux4~0 .sum_lutc_input = "datac";
defparam \inst38|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \inst38|Mux4~1 (
// Equation(s):
// \inst38|Mux4~1_combout  = (!\inst14|rs2 [2] & (((\inst38|Mux4~0_combout  & \inst14|rs2 [4]))))

	.clk(gnd),
	.dataa(\inst14|rs2 [2]),
	.datab(vcc),
	.datac(\inst38|Mux4~0_combout ),
	.datad(\inst14|rs2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst38|Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst38|Mux4~1 .lut_mask = "5000";
defparam \inst38|Mux4~1 .operation_mode = "normal";
defparam \inst38|Mux4~1 .output_mode = "comb_only";
defparam \inst38|Mux4~1 .register_cascade_mode = "off";
defparam \inst38|Mux4~1 .sum_lutc_input = "datac";
defparam \inst38|Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N7
maxii_lcell \inst35|Mux8~18 (
// Equation(s):
// \inst35|Mux8~18_combout  = (\inst35|Mux8~17_combout  & (((\inst38|Mux4~1_combout ) # (!\inst35|Mux6~3_combout )))) # (!\inst35|Mux8~17_combout  & (\inst39|Mux4~2_combout  & (\inst35|Mux6~3_combout )))

	.clk(gnd),
	.dataa(\inst35|Mux8~17_combout ),
	.datab(\inst39|Mux4~2_combout ),
	.datac(\inst35|Mux6~3_combout ),
	.datad(\inst38|Mux4~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux8~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux8~18 .lut_mask = "ea4a";
defparam \inst35|Mux8~18 .operation_mode = "normal";
defparam \inst35|Mux8~18 .output_mode = "comb_only";
defparam \inst35|Mux8~18 .register_cascade_mode = "off";
defparam \inst35|Mux8~18 .sum_lutc_input = "datac";
defparam \inst35|Mux8~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N1
maxii_lcell \inst35|Mux8~21 (
// Equation(s):
// \inst35|Mux8~21_combout  = ((\inst35|Mux8~18_combout  & ((!\inst35|cnt [3]) # (!\inst35|cnt [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst35|cnt [2]),
	.datac(\inst35|cnt [3]),
	.datad(\inst35|Mux8~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux8~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux8~21 .lut_mask = "3f00";
defparam \inst35|Mux8~21 .operation_mode = "normal";
defparam \inst35|Mux8~21 .output_mode = "comb_only";
defparam \inst35|Mux8~21 .register_cascade_mode = "off";
defparam \inst35|Mux8~21 .sum_lutc_input = "datac";
defparam \inst35|Mux8~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N8
maxii_lcell \inst35|Mux8~20 (
// Equation(s):
// \inst35|Mux8~20_combout  = (\inst35|cnt [4] & ((\inst35|Mux8~19_combout ) # ((\inst35|Mux8~21_combout )))) # (!\inst35|cnt [4] & (((\inst35|Mux8~14_combout ))))

	.clk(gnd),
	.dataa(\inst35|Mux8~19_combout ),
	.datab(\inst35|Mux8~14_combout ),
	.datac(\inst35|Mux8~21_combout ),
	.datad(\inst35|cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|Mux8~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|Mux8~20 .lut_mask = "facc";
defparam \inst35|Mux8~20 .operation_mode = "normal";
defparam \inst35|Mux8~20 .output_mode = "comb_only";
defparam \inst35|Mux8~20 .register_cascade_mode = "off";
defparam \inst35|Mux8~20 .sum_lutc_input = "datac";
defparam \inst35|Mux8~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N1
maxii_lcell \inst28|Add0~10 (
// Equation(s):
// \inst28|Add0~10_combout  = ((!\inst28|tmp [0]))
// \inst28|Add0~12  = CARRY(((\inst28|tmp [0])))
// \inst28|Add0~12COUT1_36  = CARRY(((\inst28|tmp [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst28|tmp [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst28|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst28|Add0~12 ),
	.cout1(\inst28|Add0~12COUT1_36 ));
// synopsys translate_off
defparam \inst28|Add0~10 .lut_mask = "33cc";
defparam \inst28|Add0~10 .operation_mode = "arithmetic";
defparam \inst28|Add0~10 .output_mode = "comb_only";
defparam \inst28|Add0~10 .register_cascade_mode = "off";
defparam \inst28|Add0~10 .sum_lutc_input = "datac";
defparam \inst28|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N3
maxii_lcell \inst28|tmp[0] (
// Equation(s):
// \inst28|tmp [0] = DFFEAS((((!\inst28|Equal0~1_combout  & \inst28|Add0~10_combout ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst28|Equal0~1_combout ),
	.datad(\inst28|Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst28|tmp [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst28|tmp[0] .lut_mask = "0f00";
defparam \inst28|tmp[0] .operation_mode = "normal";
defparam \inst28|tmp[0] .output_mode = "reg_only";
defparam \inst28|tmp[0] .register_cascade_mode = "off";
defparam \inst28|tmp[0] .sum_lutc_input = "datac";
defparam \inst28|tmp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N2
maxii_lcell \inst28|Add0~15 (
// Equation(s):
// \inst28|Add0~15_combout  = (\inst28|tmp [1] $ ((\inst28|Add0~12 )))
// \inst28|Add0~17  = CARRY(((!\inst28|Add0~12 ) # (!\inst28|tmp [1])))
// \inst28|Add0~17COUT1_37  = CARRY(((!\inst28|Add0~12COUT1_36 ) # (!\inst28|tmp [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst28|tmp [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst28|Add0~12 ),
	.cin1(\inst28|Add0~12COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst28|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\inst28|Add0~17 ),
	.cout1(\inst28|Add0~17COUT1_37 ));
// synopsys translate_off
defparam \inst28|Add0~15 .cin0_used = "true";
defparam \inst28|Add0~15 .cin1_used = "true";
defparam \inst28|Add0~15 .lut_mask = "3c3f";
defparam \inst28|Add0~15 .operation_mode = "arithmetic";
defparam \inst28|Add0~15 .output_mode = "comb_only";
defparam \inst28|Add0~15 .register_cascade_mode = "off";
defparam \inst28|Add0~15 .sum_lutc_input = "cin";
defparam \inst28|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N7
maxii_lcell \inst28|tmp[1] (
// Equation(s):
// \inst28|Equal0~0  = (!\inst28|tmp [0] & (\inst28|tmp [2] & (!G1_tmp[1] & \inst28|tmp [3])))
// \inst28|tmp [1] = DFFEAS(\inst28|Equal0~0 , GLOBAL(\clock~combout ), VCC, , , \inst28|Add0~15_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\inst28|tmp [0]),
	.datab(\inst28|tmp [2]),
	.datac(\inst28|Add0~15_combout ),
	.datad(\inst28|tmp [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst28|Equal0~0 ),
	.regout(\inst28|tmp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst28|tmp[1] .lut_mask = "0400";
defparam \inst28|tmp[1] .operation_mode = "normal";
defparam \inst28|tmp[1] .output_mode = "reg_and_comb";
defparam \inst28|tmp[1] .register_cascade_mode = "off";
defparam \inst28|tmp[1] .sum_lutc_input = "qfbk";
defparam \inst28|tmp[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N3
maxii_lcell \inst28|Add0~0 (
// Equation(s):
// \inst28|Add0~0_combout  = (\inst28|tmp [2] $ ((!\inst28|Add0~17 )))
// \inst28|Add0~2  = CARRY(((\inst28|tmp [2] & !\inst28|Add0~17 )))
// \inst28|Add0~2COUT1_38  = CARRY(((\inst28|tmp [2] & !\inst28|Add0~17COUT1_37 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst28|tmp [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst28|Add0~17 ),
	.cin1(\inst28|Add0~17COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst28|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\inst28|Add0~2 ),
	.cout1(\inst28|Add0~2COUT1_38 ));
// synopsys translate_off
defparam \inst28|Add0~0 .cin0_used = "true";
defparam \inst28|Add0~0 .cin1_used = "true";
defparam \inst28|Add0~0 .lut_mask = "c30c";
defparam \inst28|Add0~0 .operation_mode = "arithmetic";
defparam \inst28|Add0~0 .output_mode = "comb_only";
defparam \inst28|Add0~0 .register_cascade_mode = "off";
defparam \inst28|Add0~0 .sum_lutc_input = "cin";
defparam \inst28|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N2
maxii_lcell \inst28|tmp[2] (
// Equation(s):
// \inst28|tmp [2] = DFFEAS((!\inst28|Equal0~1_combout  & (((\inst28|Add0~0_combout )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst28|Equal0~1_combout ),
	.datab(vcc),
	.datac(\inst28|Add0~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst28|tmp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst28|tmp[2] .lut_mask = "5050";
defparam \inst28|tmp[2] .operation_mode = "normal";
defparam \inst28|tmp[2] .output_mode = "reg_only";
defparam \inst28|tmp[2] .register_cascade_mode = "off";
defparam \inst28|tmp[2] .sum_lutc_input = "datac";
defparam \inst28|tmp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N4
maxii_lcell \inst28|Add0~5 (
// Equation(s):
// \inst28|Add0~5_combout  = \inst28|tmp [3] $ ((((\inst28|Add0~2 ))))
// \inst28|Add0~7  = CARRY(((!\inst28|Add0~2COUT1_38 )) # (!\inst28|tmp [3]))

	.clk(gnd),
	.dataa(\inst28|tmp [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst28|Add0~2 ),
	.cin1(\inst28|Add0~2COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst28|Add0~5_combout ),
	.regout(),
	.cout(\inst28|Add0~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst28|Add0~5 .cin0_used = "true";
defparam \inst28|Add0~5 .cin1_used = "true";
defparam \inst28|Add0~5 .lut_mask = "5a5f";
defparam \inst28|Add0~5 .operation_mode = "arithmetic";
defparam \inst28|Add0~5 .output_mode = "comb_only";
defparam \inst28|Add0~5 .register_cascade_mode = "off";
defparam \inst28|Add0~5 .sum_lutc_input = "cin";
defparam \inst28|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N9
maxii_lcell \inst28|tmp[3] (
// Equation(s):
// \inst28|tmp [3] = DFFEAS((((!\inst28|Equal0~1_combout  & \inst28|Add0~5_combout ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst28|Equal0~1_combout ),
	.datad(\inst28|Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst28|tmp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst28|tmp[3] .lut_mask = "0f00";
defparam \inst28|tmp[3] .operation_mode = "normal";
defparam \inst28|tmp[3] .output_mode = "reg_only";
defparam \inst28|tmp[3] .register_cascade_mode = "off";
defparam \inst28|tmp[3] .sum_lutc_input = "datac";
defparam \inst28|tmp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N5
maxii_lcell \inst28|Add0~20 (
// Equation(s):
// \inst28|Add0~20_combout  = \inst28|tmp [4] $ ((((!\inst28|Add0~7 ))))
// \inst28|Add0~22  = CARRY((\inst28|tmp [4] & ((!\inst28|Add0~7 ))))
// \inst28|Add0~22COUT1_39  = CARRY((\inst28|tmp [4] & ((!\inst28|Add0~7 ))))

	.clk(gnd),
	.dataa(\inst28|tmp [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst28|Add0~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst28|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\inst28|Add0~22 ),
	.cout1(\inst28|Add0~22COUT1_39 ));
// synopsys translate_off
defparam \inst28|Add0~20 .cin_used = "true";
defparam \inst28|Add0~20 .lut_mask = "a50a";
defparam \inst28|Add0~20 .operation_mode = "arithmetic";
defparam \inst28|Add0~20 .output_mode = "comb_only";
defparam \inst28|Add0~20 .register_cascade_mode = "off";
defparam \inst28|Add0~20 .sum_lutc_input = "cin";
defparam \inst28|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N8
maxii_lcell \inst28|tmp[4] (
// Equation(s):
// \inst28|tmp [4] = DFFEAS((((\inst28|Add0~20_combout  & !\inst28|Equal0~1_combout ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst28|Add0~20_combout ),
	.datad(\inst28|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst28|tmp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst28|tmp[4] .lut_mask = "00f0";
defparam \inst28|tmp[4] .operation_mode = "normal";
defparam \inst28|tmp[4] .output_mode = "reg_only";
defparam \inst28|tmp[4] .register_cascade_mode = "off";
defparam \inst28|tmp[4] .sum_lutc_input = "datac";
defparam \inst28|tmp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N6
maxii_lcell \inst28|Add0~25 (
// Equation(s):
// \inst28|Add0~25_combout  = (\inst28|tmp [5] $ (((!\inst28|Add0~7  & \inst28|Add0~22 ) # (\inst28|Add0~7  & \inst28|Add0~22COUT1_39 ))))
// \inst28|Add0~27  = CARRY(((!\inst28|Add0~22 ) # (!\inst28|tmp [5])))
// \inst28|Add0~27COUT1_40  = CARRY(((!\inst28|Add0~22COUT1_39 ) # (!\inst28|tmp [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst28|tmp [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst28|Add0~7 ),
	.cin0(\inst28|Add0~22 ),
	.cin1(\inst28|Add0~22COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst28|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\inst28|Add0~27 ),
	.cout1(\inst28|Add0~27COUT1_40 ));
// synopsys translate_off
defparam \inst28|Add0~25 .cin0_used = "true";
defparam \inst28|Add0~25 .cin1_used = "true";
defparam \inst28|Add0~25 .cin_used = "true";
defparam \inst28|Add0~25 .lut_mask = "3c3f";
defparam \inst28|Add0~25 .operation_mode = "arithmetic";
defparam \inst28|Add0~25 .output_mode = "comb_only";
defparam \inst28|Add0~25 .register_cascade_mode = "off";
defparam \inst28|Add0~25 .sum_lutc_input = "cin";
defparam \inst28|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N0
maxii_lcell \inst28|tmp[5] (
// Equation(s):
// \inst28|tmp [5] = DFFEAS((((\inst28|Add0~25_combout  & !\inst28|Equal0~1_combout ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst28|Add0~25_combout ),
	.datad(\inst28|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst28|tmp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst28|tmp[5] .lut_mask = "00f0";
defparam \inst28|tmp[5] .operation_mode = "normal";
defparam \inst28|tmp[5] .output_mode = "reg_only";
defparam \inst28|tmp[5] .register_cascade_mode = "off";
defparam \inst28|tmp[5] .sum_lutc_input = "datac";
defparam \inst28|tmp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N7
maxii_lcell \inst28|Add0~30 (
// Equation(s):
// \inst28|Add0~30_combout  = (((!\inst28|Add0~7  & \inst28|Add0~27 ) # (\inst28|Add0~7  & \inst28|Add0~27COUT1_40 ) $ (!\inst28|tmp [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst28|tmp [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst28|Add0~7 ),
	.cin0(\inst28|Add0~27 ),
	.cin1(\inst28|Add0~27COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst28|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst28|Add0~30 .cin0_used = "true";
defparam \inst28|Add0~30 .cin1_used = "true";
defparam \inst28|Add0~30 .cin_used = "true";
defparam \inst28|Add0~30 .lut_mask = "f00f";
defparam \inst28|Add0~30 .operation_mode = "normal";
defparam \inst28|Add0~30 .output_mode = "comb_only";
defparam \inst28|Add0~30 .register_cascade_mode = "off";
defparam \inst28|Add0~30 .sum_lutc_input = "cin";
defparam \inst28|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N9
maxii_lcell \inst28|tmp[6] (
// Equation(s):
// \inst28|tmp [6] = DFFEAS((((\inst28|Add0~30_combout  & !\inst28|Equal0~1_combout ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst28|Add0~30_combout ),
	.datad(\inst28|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst28|tmp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst28|tmp[6] .lut_mask = "00f0";
defparam \inst28|tmp[6] .operation_mode = "normal";
defparam \inst28|tmp[6] .output_mode = "reg_only";
defparam \inst28|tmp[6] .register_cascade_mode = "off";
defparam \inst28|tmp[6] .sum_lutc_input = "datac";
defparam \inst28|tmp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N5
maxii_lcell \inst28|Equal0~1 (
// Equation(s):
// \inst28|Equal0~1_combout  = (\inst28|tmp [5] & (\inst28|tmp [6] & (\inst28|Equal0~0  & \inst28|tmp [4])))

	.clk(gnd),
	.dataa(\inst28|tmp [5]),
	.datab(\inst28|tmp [6]),
	.datac(\inst28|Equal0~0 ),
	.datad(\inst28|tmp [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst28|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst28|Equal0~1 .lut_mask = "8000";
defparam \inst28|Equal0~1 .operation_mode = "normal";
defparam \inst28|Equal0~1 .output_mode = "comb_only";
defparam \inst28|Equal0~1 .register_cascade_mode = "off";
defparam \inst28|Equal0~1 .sum_lutc_input = "datac";
defparam \inst28|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N4
maxii_lcell \inst28|clktmp (
// Equation(s):
// \inst28|clktmp~regout  = DFFEAS(\inst28|clktmp~regout  $ ((((\inst28|Equal0~1_combout )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst28|clktmp~regout ),
	.datab(vcc),
	.datac(\inst28|Equal0~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst28|clktmp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst28|clktmp .lut_mask = "5a5a";
defparam \inst28|clktmp .operation_mode = "normal";
defparam \inst28|clktmp .output_mode = "reg_only";
defparam \inst28|clktmp .register_cascade_mode = "off";
defparam \inst28|clktmp .sum_lutc_input = "datac";
defparam \inst28|clktmp .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxii_lcell \inst32|flag (
// Equation(s):
// \inst32|flag~regout  = DFFEAS((((!\inst31|p3~0_combout ))), GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst31|p3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst32|flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|flag .lut_mask = "00ff";
defparam \inst32|flag .operation_mode = "normal";
defparam \inst32|flag .output_mode = "reg_only";
defparam \inst32|flag .register_cascade_mode = "off";
defparam \inst32|flag .sum_lutc_input = "datac";
defparam \inst32|flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxii_lcell \inst32|led[15] (
// Equation(s):
// \inst32|led~0  = (((\inst32|flag~regout  & \inst32|state.s7~regout )))
// \inst32|led [15] = DFFEAS(\inst32|led~0 , GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst32|flag~regout ),
	.datad(\inst32|state.s7~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst32|led~0 ),
	.regout(\inst32|led [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|led[15] .lut_mask = "f000";
defparam \inst32|led[15] .operation_mode = "normal";
defparam \inst32|led[15] .output_mode = "reg_and_comb";
defparam \inst32|led[15] .register_cascade_mode = "off";
defparam \inst32|led[15] .sum_lutc_input = "datac";
defparam \inst32|led[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxii_lcell \inst32|state.s8 (
// Equation(s):
// \inst32|led~2  = ((!\inst32|state.s6~regout  & (!L1_state.s8 & !\inst32|state.s7~regout )))
// \inst32|state.s8~regout  = DFFEAS(\inst32|led~2 , GLOBAL(\inst28|clktmp~regout ), VCC, , , \inst32|led~0 , , , VCC)

	.clk(\inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(\inst32|state.s6~regout ),
	.datac(\inst32|led~0 ),
	.datad(\inst32|state.s7~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst32|led~2 ),
	.regout(\inst32|state.s8~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|state.s8 .lut_mask = "0003";
defparam \inst32|state.s8 .operation_mode = "normal";
defparam \inst32|state.s8 .output_mode = "reg_and_comb";
defparam \inst32|state.s8 .register_cascade_mode = "off";
defparam \inst32|state.s8 .sum_lutc_input = "qfbk";
defparam \inst32|state.s8 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxii_lcell \inst32|state.s9 (
// Equation(s):
// \inst32|state.s9~regout  = DFFEAS((\inst32|flag~regout  & (((\inst32|state.s8~regout )))), GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(\inst32|flag~regout ),
	.datab(vcc),
	.datac(\inst32|state.s8~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst32|state.s9~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|state.s9 .lut_mask = "a0a0";
defparam \inst32|state.s9 .operation_mode = "normal";
defparam \inst32|state.s9 .output_mode = "reg_only";
defparam \inst32|state.s9 .register_cascade_mode = "off";
defparam \inst32|state.s9 .sum_lutc_input = "datac";
defparam \inst32|state.s9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N9
maxii_lcell \inst32|state.s10 (
// Equation(s):
// \inst32|state.s10~regout  = DFFEAS(((\inst32|state.s9~regout  & ((\inst32|flag~regout )))), GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(\inst32|state.s9~regout ),
	.datac(vcc),
	.datad(\inst32|flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst32|state.s10~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|state.s10 .lut_mask = "cc00";
defparam \inst32|state.s10 .operation_mode = "normal";
defparam \inst32|state.s10 .output_mode = "reg_only";
defparam \inst32|state.s10 .register_cascade_mode = "off";
defparam \inst32|state.s10 .sum_lutc_input = "datac";
defparam \inst32|state.s10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell \inst32|state.s11 (
// Equation(s):
// \inst32|state.s11~regout  = DFFEAS(((\inst32|flag~regout  & ((\inst32|state.s10~regout )))), GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(\inst32|flag~regout ),
	.datac(vcc),
	.datad(\inst32|state.s10~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst32|state.s11~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|state.s11 .lut_mask = "cc00";
defparam \inst32|state.s11 .operation_mode = "normal";
defparam \inst32|state.s11 .output_mode = "reg_only";
defparam \inst32|state.s11 .register_cascade_mode = "off";
defparam \inst32|state.s11 .sum_lutc_input = "datac";
defparam \inst32|state.s11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell \inst32|state.s12 (
// Equation(s):
// \inst32|state.s12~regout  = DFFEAS((((\inst32|state.s11~regout  & \inst32|flag~regout ))), GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst32|state.s11~regout ),
	.datad(\inst32|flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst32|state.s12~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|state.s12 .lut_mask = "f000";
defparam \inst32|state.s12 .operation_mode = "normal";
defparam \inst32|state.s12 .output_mode = "reg_only";
defparam \inst32|state.s12 .register_cascade_mode = "off";
defparam \inst32|state.s12 .sum_lutc_input = "datac";
defparam \inst32|state.s12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxii_lcell \inst32|state.s13 (
// Equation(s):
// \inst32|state.s13~regout  = DFFEAS(((\inst32|flag~regout  & ((\inst32|state.s12~regout )))), GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(\inst32|flag~regout ),
	.datac(vcc),
	.datad(\inst32|state.s12~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst32|state.s13~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|state.s13 .lut_mask = "cc00";
defparam \inst32|state.s13 .operation_mode = "normal";
defparam \inst32|state.s13 .output_mode = "reg_only";
defparam \inst32|state.s13 .register_cascade_mode = "off";
defparam \inst32|state.s13 .sum_lutc_input = "datac";
defparam \inst32|state.s13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \inst32|state.s14 (
// Equation(s):
// \inst32|state.s14~regout  = DFFEAS(((\inst32|flag~regout  & (\inst32|state.s13~regout ))), GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(\inst32|flag~regout ),
	.datac(\inst32|state.s13~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst32|state.s14~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|state.s14 .lut_mask = "c0c0";
defparam \inst32|state.s14 .operation_mode = "normal";
defparam \inst32|state.s14 .output_mode = "reg_only";
defparam \inst32|state.s14 .register_cascade_mode = "off";
defparam \inst32|state.s14 .sum_lutc_input = "datac";
defparam \inst32|state.s14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \inst32|state.s15 (
// Equation(s):
// \inst32|state.s15~regout  = DFFEAS(((\inst32|flag~regout  & (\inst32|state.s14~regout ))), GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(\inst32|flag~regout ),
	.datac(\inst32|state.s14~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst32|state.s15~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|state.s15 .lut_mask = "c0c0";
defparam \inst32|state.s15 .operation_mode = "normal";
defparam \inst32|state.s15 .output_mode = "reg_only";
defparam \inst32|state.s15 .register_cascade_mode = "off";
defparam \inst32|state.s15 .sum_lutc_input = "datac";
defparam \inst32|state.s15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \inst32|led[8] (
// Equation(s):
// \inst32|led~9  = ((!\inst32|state.s15~regout  & ((\inst32|flag~regout ))))
// \inst32|led [8] = DFFEAS(\inst32|led~9 , GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(\inst32|state.s15~regout ),
	.datac(vcc),
	.datad(\inst32|flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst32|led~9 ),
	.regout(\inst32|led [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|led[8] .lut_mask = "3300";
defparam \inst32|led[8] .operation_mode = "normal";
defparam \inst32|led[8] .output_mode = "reg_and_comb";
defparam \inst32|led[8] .register_cascade_mode = "off";
defparam \inst32|led[8] .sum_lutc_input = "datac";
defparam \inst32|led[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxii_lcell \inst32|state.s0 (
// Equation(s):
// \inst32|led~6  = (!\inst32|state.s14~regout  & (!\inst32|state.s15~regout  & (L1_state.s0 & \inst32|flag~regout )))
// \inst32|state.s0~regout  = DFFEAS(\inst32|led~6 , GLOBAL(\inst28|clktmp~regout ), VCC, , , \inst32|led~9 , , , VCC)

	.clk(\inst28|clktmp~regout ),
	.dataa(\inst32|state.s14~regout ),
	.datab(\inst32|state.s15~regout ),
	.datac(\inst32|led~9 ),
	.datad(\inst32|flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst32|led~6 ),
	.regout(\inst32|state.s0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|state.s0 .lut_mask = "1000";
defparam \inst32|state.s0 .operation_mode = "normal";
defparam \inst32|state.s0 .output_mode = "reg_and_comb";
defparam \inst32|state.s0 .register_cascade_mode = "off";
defparam \inst32|state.s0 .sum_lutc_input = "qfbk";
defparam \inst32|state.s0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \inst32|state.s1 (
// Equation(s):
// \inst32|state.s1~regout  = DFFEAS((((!\inst32|state.s0~regout  & \inst32|flag~regout ))), GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst32|state.s0~regout ),
	.datad(\inst32|flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst32|state.s1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|state.s1 .lut_mask = "0f00";
defparam \inst32|state.s1 .operation_mode = "normal";
defparam \inst32|state.s1 .output_mode = "reg_only";
defparam \inst32|state.s1 .register_cascade_mode = "off";
defparam \inst32|state.s1 .sum_lutc_input = "datac";
defparam \inst32|state.s1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell \inst32|state.s2 (
// Equation(s):
// \inst32|state.s2~regout  = DFFEAS((((\inst32|state.s1~regout  & \inst32|flag~regout ))), GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst32|state.s1~regout ),
	.datad(\inst32|flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst32|state.s2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|state.s2 .lut_mask = "f000";
defparam \inst32|state.s2 .operation_mode = "normal";
defparam \inst32|state.s2 .output_mode = "reg_only";
defparam \inst32|state.s2 .register_cascade_mode = "off";
defparam \inst32|state.s2 .sum_lutc_input = "datac";
defparam \inst32|state.s2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxii_lcell \inst32|state.s3 (
// Equation(s):
// \inst32|state.s3~regout  = DFFEAS((\inst32|flag~regout  & (((\inst32|state.s2~regout )))), GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(\inst32|flag~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst32|state.s2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst32|state.s3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|state.s3 .lut_mask = "aa00";
defparam \inst32|state.s3 .operation_mode = "normal";
defparam \inst32|state.s3 .output_mode = "reg_only";
defparam \inst32|state.s3 .register_cascade_mode = "off";
defparam \inst32|state.s3 .sum_lutc_input = "datac";
defparam \inst32|state.s3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N0
maxii_lcell \inst32|state.s4 (
// Equation(s):
// \inst32|state.s4~regout  = DFFEAS((\inst32|flag~regout  & (((\inst32|state.s3~regout )))), GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(\inst32|flag~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst32|state.s3~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst32|state.s4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|state.s4 .lut_mask = "aa00";
defparam \inst32|state.s4 .operation_mode = "normal";
defparam \inst32|state.s4 .output_mode = "reg_only";
defparam \inst32|state.s4 .register_cascade_mode = "off";
defparam \inst32|state.s4 .sum_lutc_input = "datac";
defparam \inst32|state.s4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N1
maxii_lcell \inst32|state.s5 (
// Equation(s):
// \inst32|state.s5~regout  = DFFEAS(((\inst32|state.s4~regout  & ((\inst32|flag~regout )))), GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(\inst32|state.s4~regout ),
	.datac(vcc),
	.datad(\inst32|flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst32|state.s5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|state.s5 .lut_mask = "cc00";
defparam \inst32|state.s5 .operation_mode = "normal";
defparam \inst32|state.s5 .output_mode = "reg_only";
defparam \inst32|state.s5 .register_cascade_mode = "off";
defparam \inst32|state.s5 .sum_lutc_input = "datac";
defparam \inst32|state.s5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxii_lcell \inst32|state.s6 (
// Equation(s):
// \inst32|state.s6~regout  = DFFEAS((((\inst32|flag~regout  & \inst32|state.s5~regout ))), GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst32|flag~regout ),
	.datad(\inst32|state.s5~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst32|state.s6~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|state.s6 .lut_mask = "f000";
defparam \inst32|state.s6 .operation_mode = "normal";
defparam \inst32|state.s6 .output_mode = "reg_only";
defparam \inst32|state.s6 .register_cascade_mode = "off";
defparam \inst32|state.s6 .sum_lutc_input = "datac";
defparam \inst32|state.s6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N1
maxii_lcell \inst32|state.s7 (
// Equation(s):
// \inst32|state.s7~regout  = DFFEAS((((\inst32|flag~regout  & \inst32|state.s6~regout ))), GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst32|flag~regout ),
	.datad(\inst32|state.s6~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst32|state.s7~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|state.s7 .lut_mask = "f000";
defparam \inst32|state.s7 .operation_mode = "normal";
defparam \inst32|state.s7 .output_mode = "reg_only";
defparam \inst32|state.s7 .register_cascade_mode = "off";
defparam \inst32|state.s7 .sum_lutc_input = "datac";
defparam \inst32|state.s7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxii_lcell \inst32|led[14] (
// Equation(s):
// \inst32|led~1  = (\inst32|flag~regout  & ((\inst32|state.s8~regout ) # ((\inst32|state.s6~regout ) # (\inst32|state.s7~regout ))))
// \inst32|led [14] = DFFEAS(\inst32|led~1 , GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(\inst32|state.s8~regout ),
	.datab(\inst32|state.s6~regout ),
	.datac(\inst32|flag~regout ),
	.datad(\inst32|state.s7~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst32|led~1 ),
	.regout(\inst32|led [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|led[14] .lut_mask = "f0e0";
defparam \inst32|led[14] .operation_mode = "normal";
defparam \inst32|led[14] .output_mode = "reg_and_comb";
defparam \inst32|led[14] .register_cascade_mode = "off";
defparam \inst32|led[14] .sum_lutc_input = "datac";
defparam \inst32|led[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxii_lcell \inst32|led[13] (
// Equation(s):
// \inst32|led~3  = (\inst32|flag~regout  & ((\inst32|state.s5~regout ) # ((\inst32|state.s9~regout ) # (!\inst32|led~2 ))))
// \inst32|led [13] = DFFEAS(\inst32|led~3 , GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(\inst32|flag~regout ),
	.datab(\inst32|state.s5~regout ),
	.datac(\inst32|state.s9~regout ),
	.datad(\inst32|led~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst32|led~3 ),
	.regout(\inst32|led [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|led[13] .lut_mask = "a8aa";
defparam \inst32|led[13] .operation_mode = "normal";
defparam \inst32|led[13] .output_mode = "reg_and_comb";
defparam \inst32|led[13] .register_cascade_mode = "off";
defparam \inst32|led[13] .sum_lutc_input = "datac";
defparam \inst32|led[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxii_lcell \inst32|led~4 (
// Equation(s):
// \inst32|led~4_combout  = ((!\inst32|state.s5~regout  & (!\inst32|state.s9~regout  & \inst32|led~2 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst32|state.s5~regout ),
	.datac(\inst32|state.s9~regout ),
	.datad(\inst32|led~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst32|led~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|led~4 .lut_mask = "0300";
defparam \inst32|led~4 .operation_mode = "normal";
defparam \inst32|led~4 .output_mode = "comb_only";
defparam \inst32|led~4 .register_cascade_mode = "off";
defparam \inst32|led~4 .sum_lutc_input = "datac";
defparam \inst32|led~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxii_lcell \inst32|led[12] (
// Equation(s):
// \inst32|led~5  = (\inst32|flag~regout  & ((\inst32|state.s10~regout ) # ((\inst32|state.s4~regout ) # (!\inst32|led~4_combout ))))
// \inst32|led [12] = DFFEAS(\inst32|led~5 , GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(\inst32|flag~regout ),
	.datab(\inst32|state.s10~regout ),
	.datac(\inst32|state.s4~regout ),
	.datad(\inst32|led~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst32|led~5 ),
	.regout(\inst32|led [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|led[12] .lut_mask = "a8aa";
defparam \inst32|led[12] .operation_mode = "normal";
defparam \inst32|led[12] .output_mode = "reg_and_comb";
defparam \inst32|led[12] .register_cascade_mode = "off";
defparam \inst32|led[12] .sum_lutc_input = "datac";
defparam \inst32|led[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxii_lcell \inst32|led[10] (
// Equation(s):
// \inst32|led~7  = ((!\inst32|state.s1~regout  & (!\inst32|state.s13~regout  & \inst32|led~6 )))
// \inst32|led [10] = DFFEAS(\inst32|led~7 , GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(\inst32|state.s1~regout ),
	.datac(\inst32|state.s13~regout ),
	.datad(\inst32|led~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst32|led~7 ),
	.regout(\inst32|led [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|led[10] .lut_mask = "0300";
defparam \inst32|led[10] .operation_mode = "normal";
defparam \inst32|led[10] .output_mode = "reg_and_comb";
defparam \inst32|led[10] .register_cascade_mode = "off";
defparam \inst32|led[10] .sum_lutc_input = "datac";
defparam \inst32|led[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxii_lcell \inst32|led[11] (
// Equation(s):
// \inst32|led~8  = (!\inst32|state.s2~regout  & (!\inst32|state.s12~regout  & ((\inst32|led~7 ))))
// \inst32|led [11] = DFFEAS(\inst32|led~8 , GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(\inst32|state.s2~regout ),
	.datab(\inst32|state.s12~regout ),
	.datac(vcc),
	.datad(\inst32|led~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst32|led~8 ),
	.regout(\inst32|led [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|led[11] .lut_mask = "1100";
defparam \inst32|led[11] .operation_mode = "normal";
defparam \inst32|led[11] .output_mode = "reg_and_comb";
defparam \inst32|led[11] .register_cascade_mode = "off";
defparam \inst32|led[11] .sum_lutc_input = "datac";
defparam \inst32|led[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \inst32|led[9] (
// Equation(s):
// \inst32|led [9] = DFFEAS(GND, GLOBAL(\inst28|clktmp~regout ), VCC, , , \inst32|led~6 , , , VCC)

	.clk(\inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst32|led~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst32|led [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|led[9] .lut_mask = "0000";
defparam \inst32|led[9] .operation_mode = "normal";
defparam \inst32|led[9] .output_mode = "reg_only";
defparam \inst32|led[9] .register_cascade_mode = "off";
defparam \inst32|led[9] .sum_lutc_input = "datac";
defparam \inst32|led[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell \inst32|led[7] (
// Equation(s):
// \inst32|led [7] = DFFEAS(GND, GLOBAL(\inst28|clktmp~regout ), VCC, , , \inst32|led~9 , , , VCC)

	.clk(\inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst32|led~9 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst32|led [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|led[7] .lut_mask = "0000";
defparam \inst32|led[7] .operation_mode = "normal";
defparam \inst32|led[7] .output_mode = "reg_only";
defparam \inst32|led[7] .register_cascade_mode = "off";
defparam \inst32|led[7] .sum_lutc_input = "datac";
defparam \inst32|led[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxii_lcell \inst32|led[6] (
// Equation(s):
// \inst32|led [6] = DFFEAS((((\inst32|led~6 ))), GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst32|led~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst32|led [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|led[6] .lut_mask = "ff00";
defparam \inst32|led[6] .operation_mode = "normal";
defparam \inst32|led[6] .output_mode = "reg_only";
defparam \inst32|led[6] .register_cascade_mode = "off";
defparam \inst32|led[6] .sum_lutc_input = "datac";
defparam \inst32|led[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \inst32|led[5] (
// Equation(s):
// \inst32|led [5] = DFFEAS((((\inst32|led~7 ))), GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst32|led~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst32|led [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|led[5] .lut_mask = "ff00";
defparam \inst32|led[5] .operation_mode = "normal";
defparam \inst32|led[5] .output_mode = "reg_only";
defparam \inst32|led[5] .register_cascade_mode = "off";
defparam \inst32|led[5] .sum_lutc_input = "datac";
defparam \inst32|led[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \inst32|led[4] (
// Equation(s):
// \inst32|led [4] = DFFEAS((((\inst32|led~8 ))), GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst32|led~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst32|led [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|led[4] .lut_mask = "ff00";
defparam \inst32|led[4] .operation_mode = "normal";
defparam \inst32|led[4] .output_mode = "reg_only";
defparam \inst32|led[4] .register_cascade_mode = "off";
defparam \inst32|led[4] .sum_lutc_input = "datac";
defparam \inst32|led[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxii_lcell \inst32|led[3] (
// Equation(s):
// \inst32|led [3] = DFFEAS((((\inst32|led~5 ))), GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst32|led~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst32|led [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|led[3] .lut_mask = "ff00";
defparam \inst32|led[3] .operation_mode = "normal";
defparam \inst32|led[3] .output_mode = "reg_only";
defparam \inst32|led[3] .register_cascade_mode = "off";
defparam \inst32|led[3] .sum_lutc_input = "datac";
defparam \inst32|led[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N3
maxii_lcell \inst32|led[2] (
// Equation(s):
// \inst32|led [2] = DFFEAS((((\inst32|led~3 ))), GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst32|led~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst32|led [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|led[2] .lut_mask = "ff00";
defparam \inst32|led[2] .operation_mode = "normal";
defparam \inst32|led[2] .output_mode = "reg_only";
defparam \inst32|led[2] .register_cascade_mode = "off";
defparam \inst32|led[2] .sum_lutc_input = "datac";
defparam \inst32|led[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxii_lcell \inst32|led[1] (
// Equation(s):
// \inst32|led [1] = DFFEAS((((\inst32|led~1 ))), GLOBAL(\inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst32|led~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst32|led [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|led[1] .lut_mask = "ff00";
defparam \inst32|led[1] .operation_mode = "normal";
defparam \inst32|led[1] .output_mode = "reg_only";
defparam \inst32|led[1] .register_cascade_mode = "off";
defparam \inst32|led[1] .sum_lutc_input = "datac";
defparam \inst32|led[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxii_lcell \inst32|led[0] (
// Equation(s):
// \inst32|led [0] = DFFEAS(GND, GLOBAL(\inst28|clktmp~regout ), VCC, , , \inst32|led~0 , , , VCC)

	.clk(\inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst32|led~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst32|led [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst32|led[0] .lut_mask = "0000";
defparam \inst32|led[0] .operation_mode = "normal";
defparam \inst32|led[0] .output_mode = "reg_only";
defparam \inst32|led[0] .register_cascade_mode = "off";
defparam \inst32|led[0] .sum_lutc_input = "datac";
defparam \inst32|led[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y10_N1
maxii_lcell \inst30|Mux8~2 (
// Equation(s):
// \inst30|Mux8~2_combout  = ((\inst30|sel8 [0] & (\inst30|sel8 [2] & \inst31|buz0~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst30|sel8 [0]),
	.datac(\inst30|sel8 [2]),
	.datad(\inst31|buz0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|Mux8~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|Mux8~2 .lut_mask = "c000";
defparam \inst30|Mux8~2 .operation_mode = "normal";
defparam \inst30|Mux8~2 .output_mode = "comb_only";
defparam \inst30|Mux8~2 .register_cascade_mode = "off";
defparam \inst30|Mux8~2 .sum_lutc_input = "datac";
defparam \inst30|Mux8~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \inst30|col_r[5]~11 (
// Equation(s):
// \inst30|col_r[5]~11_combout  = ((\inst30|Equal0~1_combout ) # ((\inst30|col_r[7]~12_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst30|Equal0~1_combout ),
	.datac(vcc),
	.datad(\inst30|col_r[7]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|col_r[5]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|col_r[5]~11 .lut_mask = "ffcc";
defparam \inst30|col_r[5]~11 .operation_mode = "normal";
defparam \inst30|col_r[5]~11 .output_mode = "comb_only";
defparam \inst30|col_r[5]~11 .register_cascade_mode = "off";
defparam \inst30|col_r[5]~11 .sum_lutc_input = "datac";
defparam \inst30|col_r[5]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N5
maxii_lcell \inst30|row[7] (
// Equation(s):
// \inst30|row [7] = ((GLOBAL(\inst30|col_r[5]~11_combout ) & (!\inst30|Mux8~2_combout )) # (!GLOBAL(\inst30|col_r[5]~11_combout ) & ((\inst30|row [7]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst30|Mux8~2_combout ),
	.datac(\inst30|row [7]),
	.datad(\inst30|col_r[5]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|row [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|row[7] .lut_mask = "33f0";
defparam \inst30|row[7] .operation_mode = "normal";
defparam \inst30|row[7] .output_mode = "comb_only";
defparam \inst30|row[7] .register_cascade_mode = "off";
defparam \inst30|row[7] .sum_lutc_input = "datac";
defparam \inst30|row[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N7
maxii_lcell \inst30|Mux8~3 (
// Equation(s):
// \inst30|Mux8~3_combout  = ((!\inst30|sel8 [0] & (\inst30|sel8 [2] & \inst31|buz0~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst30|sel8 [0]),
	.datac(\inst30|sel8 [2]),
	.datad(\inst31|buz0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|Mux8~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|Mux8~3 .lut_mask = "3000";
defparam \inst30|Mux8~3 .operation_mode = "normal";
defparam \inst30|Mux8~3 .output_mode = "comb_only";
defparam \inst30|Mux8~3 .register_cascade_mode = "off";
defparam \inst30|Mux8~3 .sum_lutc_input = "datac";
defparam \inst30|Mux8~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N4
maxii_lcell \inst30|row[6] (
// Equation(s):
// \inst30|row [6] = ((GLOBAL(\inst30|col_r[5]~11_combout ) & ((!\inst30|Mux8~3_combout ))) # (!GLOBAL(\inst30|col_r[5]~11_combout ) & (\inst30|row [6])))

	.clk(gnd),
	.dataa(\inst30|row [6]),
	.datab(vcc),
	.datac(\inst30|Mux8~3_combout ),
	.datad(\inst30|col_r[5]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|row [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|row[6] .lut_mask = "0faa";
defparam \inst30|row[6] .operation_mode = "normal";
defparam \inst30|row[6] .output_mode = "comb_only";
defparam \inst30|row[6] .register_cascade_mode = "off";
defparam \inst30|row[6] .sum_lutc_input = "datac";
defparam \inst30|row[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N2
maxii_lcell \inst30|Mux8~4 (
// Equation(s):
// \inst30|Mux8~4_combout  = ((\inst30|sel8 [0] & (\inst30|sel8 [2] & !\inst31|buz0~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst30|sel8 [0]),
	.datac(\inst30|sel8 [2]),
	.datad(\inst31|buz0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|Mux8~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|Mux8~4 .lut_mask = "00c0";
defparam \inst30|Mux8~4 .operation_mode = "normal";
defparam \inst30|Mux8~4 .output_mode = "comb_only";
defparam \inst30|Mux8~4 .register_cascade_mode = "off";
defparam \inst30|Mux8~4 .sum_lutc_input = "datac";
defparam \inst30|Mux8~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N6
maxii_lcell \inst30|row[5] (
// Equation(s):
// \inst30|row [5] = ((GLOBAL(\inst30|col_r[5]~11_combout ) & ((!\inst30|Mux8~4_combout ))) # (!GLOBAL(\inst30|col_r[5]~11_combout ) & (\inst30|row [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst30|col_r[5]~11_combout ),
	.datac(\inst30|row [5]),
	.datad(\inst30|Mux8~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|row [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|row[5] .lut_mask = "30fc";
defparam \inst30|row[5] .operation_mode = "normal";
defparam \inst30|row[5] .output_mode = "comb_only";
defparam \inst30|row[5] .register_cascade_mode = "off";
defparam \inst30|row[5] .sum_lutc_input = "datac";
defparam \inst30|row[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N6
maxii_lcell \inst30|Mux8~5 (
// Equation(s):
// \inst30|Mux8~5_combout  = (!\inst30|sel8 [0] & (((\inst30|sel8 [2] & !\inst31|buz0~regout ))))

	.clk(gnd),
	.dataa(\inst30|sel8 [0]),
	.datab(vcc),
	.datac(\inst30|sel8 [2]),
	.datad(\inst31|buz0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|Mux8~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|Mux8~5 .lut_mask = "0050";
defparam \inst30|Mux8~5 .operation_mode = "normal";
defparam \inst30|Mux8~5 .output_mode = "comb_only";
defparam \inst30|Mux8~5 .register_cascade_mode = "off";
defparam \inst30|Mux8~5 .sum_lutc_input = "datac";
defparam \inst30|Mux8~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N9
maxii_lcell \inst30|row[4] (
// Equation(s):
// \inst30|row [4] = ((GLOBAL(\inst30|col_r[5]~11_combout ) & ((!\inst30|Mux8~5_combout ))) # (!GLOBAL(\inst30|col_r[5]~11_combout ) & (\inst30|row [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst30|row [4]),
	.datac(\inst30|Mux8~5_combout ),
	.datad(\inst30|col_r[5]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|row [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|row[4] .lut_mask = "0fcc";
defparam \inst30|row[4] .operation_mode = "normal";
defparam \inst30|row[4] .output_mode = "comb_only";
defparam \inst30|row[4] .register_cascade_mode = "off";
defparam \inst30|row[4] .sum_lutc_input = "datac";
defparam \inst30|row[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N0
maxii_lcell \inst30|Mux8~6 (
// Equation(s):
// \inst30|Mux8~6_combout  = ((\inst30|sel8 [0] & (!\inst30|sel8 [2] & \inst31|buz0~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst30|sel8 [0]),
	.datac(\inst30|sel8 [2]),
	.datad(\inst31|buz0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|Mux8~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|Mux8~6 .lut_mask = "0c00";
defparam \inst30|Mux8~6 .operation_mode = "normal";
defparam \inst30|Mux8~6 .output_mode = "comb_only";
defparam \inst30|Mux8~6 .register_cascade_mode = "off";
defparam \inst30|Mux8~6 .sum_lutc_input = "datac";
defparam \inst30|Mux8~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N3
maxii_lcell \inst30|row[3] (
// Equation(s):
// \inst30|row [3] = ((GLOBAL(\inst30|col_r[5]~11_combout ) & ((!\inst30|Mux8~6_combout ))) # (!GLOBAL(\inst30|col_r[5]~11_combout ) & (\inst30|row [3])))

	.clk(gnd),
	.dataa(\inst30|row [3]),
	.datab(vcc),
	.datac(\inst30|Mux8~6_combout ),
	.datad(\inst30|col_r[5]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|row [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|row[3] .lut_mask = "0faa";
defparam \inst30|row[3] .operation_mode = "normal";
defparam \inst30|row[3] .output_mode = "comb_only";
defparam \inst30|row[3] .register_cascade_mode = "off";
defparam \inst30|row[3] .sum_lutc_input = "datac";
defparam \inst30|row[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N0
maxii_lcell \inst30|Mux8~7 (
// Equation(s):
// \inst30|Mux8~7_combout  = (!\inst30|sel8 [0] & (((!\inst30|sel8 [2] & \inst31|buz0~regout ))))

	.clk(gnd),
	.dataa(\inst30|sel8 [0]),
	.datab(vcc),
	.datac(\inst30|sel8 [2]),
	.datad(\inst31|buz0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|Mux8~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|Mux8~7 .lut_mask = "0500";
defparam \inst30|Mux8~7 .operation_mode = "normal";
defparam \inst30|Mux8~7 .output_mode = "comb_only";
defparam \inst30|Mux8~7 .register_cascade_mode = "off";
defparam \inst30|Mux8~7 .sum_lutc_input = "datac";
defparam \inst30|Mux8~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N3
maxii_lcell \inst30|row[2] (
// Equation(s):
// \inst30|row [2] = ((GLOBAL(\inst30|col_r[5]~11_combout ) & ((!\inst30|Mux8~7_combout ))) # (!GLOBAL(\inst30|col_r[5]~11_combout ) & (\inst30|row [2])))

	.clk(gnd),
	.dataa(\inst30|row [2]),
	.datab(vcc),
	.datac(\inst30|Mux8~7_combout ),
	.datad(\inst30|col_r[5]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|row [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|row[2] .lut_mask = "0faa";
defparam \inst30|row[2] .operation_mode = "normal";
defparam \inst30|row[2] .output_mode = "comb_only";
defparam \inst30|row[2] .register_cascade_mode = "off";
defparam \inst30|row[2] .sum_lutc_input = "datac";
defparam \inst30|row[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N9
maxii_lcell \inst30|Mux8~8 (
// Equation(s):
// \inst30|Mux8~8_combout  = ((!\inst31|buz0~regout  & (!\inst30|sel8 [2] & \inst30|sel8 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst31|buz0~regout ),
	.datac(\inst30|sel8 [2]),
	.datad(\inst30|sel8 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|Mux8~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|Mux8~8 .lut_mask = "0300";
defparam \inst30|Mux8~8 .operation_mode = "normal";
defparam \inst30|Mux8~8 .output_mode = "comb_only";
defparam \inst30|Mux8~8 .register_cascade_mode = "off";
defparam \inst30|Mux8~8 .sum_lutc_input = "datac";
defparam \inst30|Mux8~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N8
maxii_lcell \inst30|row[1] (
// Equation(s):
// \inst30|row [1] = ((GLOBAL(\inst30|col_r[5]~11_combout ) & ((!\inst30|Mux8~8_combout ))) # (!GLOBAL(\inst30|col_r[5]~11_combout ) & (\inst30|row [1])))

	.clk(gnd),
	.dataa(\inst30|row [1]),
	.datab(vcc),
	.datac(\inst30|Mux8~8_combout ),
	.datad(\inst30|col_r[5]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|row [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|row[1] .lut_mask = "0faa";
defparam \inst30|row[1] .operation_mode = "normal";
defparam \inst30|row[1] .output_mode = "comb_only";
defparam \inst30|row[1] .register_cascade_mode = "off";
defparam \inst30|row[1] .sum_lutc_input = "datac";
defparam \inst30|row[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N2
maxii_lcell \inst30|Mux8~9 (
// Equation(s):
// \inst30|Mux8~9_combout  = (!\inst30|sel8 [0] & (((!\inst30|sel8 [2] & !\inst31|buz0~regout ))))

	.clk(gnd),
	.dataa(\inst30|sel8 [0]),
	.datab(vcc),
	.datac(\inst30|sel8 [2]),
	.datad(\inst31|buz0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|Mux8~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|Mux8~9 .lut_mask = "0005";
defparam \inst30|Mux8~9 .operation_mode = "normal";
defparam \inst30|Mux8~9 .output_mode = "comb_only";
defparam \inst30|Mux8~9 .register_cascade_mode = "off";
defparam \inst30|Mux8~9 .sum_lutc_input = "datac";
defparam \inst30|Mux8~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N8
maxii_lcell \inst30|row[0] (
// Equation(s):
// \inst30|row [0] = ((GLOBAL(\inst30|col_r[5]~11_combout ) & ((!\inst30|Mux8~9_combout ))) # (!GLOBAL(\inst30|col_r[5]~11_combout ) & (\inst30|row [0])))

	.clk(gnd),
	.dataa(\inst30|row [0]),
	.datab(vcc),
	.datac(\inst30|Mux8~9_combout ),
	.datad(\inst30|col_r[5]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst30|row [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst30|row[0] .lut_mask = "0faa";
defparam \inst30|row[0] .operation_mode = "normal";
defparam \inst30|row[0] .output_mode = "comb_only";
defparam \inst30|row[0] .register_cascade_mode = "off";
defparam \inst30|row[0] .sum_lutc_input = "datac";
defparam \inst30|row[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N0
maxii_lcell \inst14|count_u1[1]~11 (
// Equation(s):
// \inst14|count_u1[1]~11_combout  = (\inst14|cur_state [3]) # ((\inst14|cur_state [0]) # ((\inst14|count_u1~0_combout  & !\inst14|process_6~33_combout )))

	.clk(gnd),
	.dataa(\inst14|cur_state [3]),
	.datab(\inst14|count_u1~0_combout ),
	.datac(\inst14|process_6~33_combout ),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|count_u1[1]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_u1[1]~11 .lut_mask = "ffae";
defparam \inst14|count_u1[1]~11 .operation_mode = "normal";
defparam \inst14|count_u1[1]~11 .output_mode = "comb_only";
defparam \inst14|count_u1[1]~11 .register_cascade_mode = "off";
defparam \inst14|count_u1[1]~11 .sum_lutc_input = "datac";
defparam \inst14|count_u1[1]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxii_lcell \inst14|count_u1[1]~12 (
// Equation(s):
// \inst14|count_u1[1]~12_combout  = (\inst14|count_b0 [0]) # ((\inst14|cur_state [2]) # ((\inst14|cur_state [1]) # (\inst14|cur_state [0])))

	.clk(gnd),
	.dataa(\inst14|count_b0 [0]),
	.datab(\inst14|cur_state [2]),
	.datac(\inst14|cur_state [1]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|count_u1[1]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_u1[1]~12 .lut_mask = "fffe";
defparam \inst14|count_u1[1]~12 .operation_mode = "normal";
defparam \inst14|count_u1[1]~12 .output_mode = "comb_only";
defparam \inst14|count_u1[1]~12 .register_cascade_mode = "off";
defparam \inst14|count_u1[1]~12 .sum_lutc_input = "datac";
defparam \inst14|count_u1[1]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxii_lcell \inst14|count_u1~14 (
// Equation(s):
// \inst14|count_u1~14_combout  = ((!\inst14|process_6~50_combout  & (!\inst14|process_6~16_combout  & !\inst14|process_6~54_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|process_6~50_combout ),
	.datac(\inst14|process_6~16_combout ),
	.datad(\inst14|process_6~54_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|count_u1~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_u1~14 .lut_mask = "0003";
defparam \inst14|count_u1~14 .operation_mode = "normal";
defparam \inst14|count_u1~14 .output_mode = "comb_only";
defparam \inst14|count_u1~14 .register_cascade_mode = "off";
defparam \inst14|count_u1~14 .sum_lutc_input = "datac";
defparam \inst14|count_u1~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxii_lcell \inst34|seg[4]~14 (
// Equation(s):
// \inst34|seg[4]~14_combout  = (\inst14|cur_state [1] & (((\inst14|cur_state [2]))))

	.clk(gnd),
	.dataa(\inst14|cur_state [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst14|cur_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg[4]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg[4]~14 .lut_mask = "aa00";
defparam \inst34|seg[4]~14 .operation_mode = "normal";
defparam \inst34|seg[4]~14 .output_mode = "comb_only";
defparam \inst34|seg[4]~14 .register_cascade_mode = "off";
defparam \inst34|seg[4]~14 .sum_lutc_input = "datac";
defparam \inst34|seg[4]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxii_lcell \inst14|count_u1[1]~13 (
// Equation(s):
// \inst14|count_u1[1]~13_combout  = ((!\inst14|process_6~33_combout  & (\inst14|count_b0 [0] & \inst14|count_u1~0_combout ))) # (!\inst34|seg[4]~14_combout )

	.clk(gnd),
	.dataa(\inst34|seg[4]~14_combout ),
	.datab(\inst14|process_6~33_combout ),
	.datac(\inst14|count_b0 [0]),
	.datad(\inst14|count_u1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|count_u1[1]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_u1[1]~13 .lut_mask = "7555";
defparam \inst14|count_u1[1]~13 .operation_mode = "normal";
defparam \inst14|count_u1[1]~13 .output_mode = "comb_only";
defparam \inst14|count_u1[1]~13 .register_cascade_mode = "off";
defparam \inst14|count_u1[1]~13 .sum_lutc_input = "datac";
defparam \inst14|count_u1[1]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxii_lcell \inst14|count_u1[1]~15 (
// Equation(s):
// \inst14|count_u1[1]~15_combout  = (\inst14|count_u1[1]~13_combout ) # ((\inst14|cur_state [0] & ((\inst14|count_b0 [0]) # (!\inst14|count_u1~14_combout ))))

	.clk(gnd),
	.dataa(\inst14|count_b0 [0]),
	.datab(\inst14|cur_state [0]),
	.datac(\inst14|count_u1~14_combout ),
	.datad(\inst14|count_u1[1]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|count_u1[1]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_u1[1]~15 .lut_mask = "ff8c";
defparam \inst14|count_u1[1]~15 .operation_mode = "normal";
defparam \inst14|count_u1[1]~15 .output_mode = "comb_only";
defparam \inst14|count_u1[1]~15 .register_cascade_mode = "off";
defparam \inst14|count_u1[1]~15 .sum_lutc_input = "datac";
defparam \inst14|count_u1[1]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N9
maxii_lcell \inst14|count_u1[1]~16 (
// Equation(s):
// \inst14|count_u1[1]~16_combout  = (\inst14|cur_state [3] & (!\inst14|count_u1[1]~12_combout  & (\inst14|Mux0~4_combout ))) # (!\inst14|cur_state [3] & (((!\inst14|count_u1[1]~15_combout ))))

	.clk(gnd),
	.dataa(\inst14|cur_state [3]),
	.datab(\inst14|count_u1[1]~12_combout ),
	.datac(\inst14|Mux0~4_combout ),
	.datad(\inst14|count_u1[1]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|count_u1[1]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_u1[1]~16 .lut_mask = "2075";
defparam \inst14|count_u1[1]~16 .operation_mode = "normal";
defparam \inst14|count_u1[1]~16 .output_mode = "comb_only";
defparam \inst14|count_u1[1]~16 .register_cascade_mode = "off";
defparam \inst14|count_u1[1]~16 .sum_lutc_input = "datac";
defparam \inst14|count_u1[1]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N0
maxii_lcell \inst14|count_u1[0] (
// Equation(s):
// \inst14|count_u1 [0] = DFFEAS(((!\inst14|count_u1 [0])), GLOBAL(\clock~combout ), VCC, , \inst14|count_u1[1]~16_combout , , , \inst14|count_u1[1]~11_combout , )
// \inst14|count_u1[0]~8  = CARRY(((\inst14|count_u1 [0])))
// \inst14|count_u1[0]~8COUT1_18  = CARRY(((\inst14|count_u1 [0])))

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst14|count_u1 [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst14|count_u1[1]~11_combout ),
	.sload(gnd),
	.ena(\inst14|count_u1[1]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|count_u1 [0]),
	.cout(),
	.cout0(\inst14|count_u1[0]~8 ),
	.cout1(\inst14|count_u1[0]~8COUT1_18 ));
// synopsys translate_off
defparam \inst14|count_u1[0] .lut_mask = "33cc";
defparam \inst14|count_u1[0] .operation_mode = "arithmetic";
defparam \inst14|count_u1[0] .output_mode = "reg_only";
defparam \inst14|count_u1[0] .register_cascade_mode = "off";
defparam \inst14|count_u1[0] .sum_lutc_input = "datac";
defparam \inst14|count_u1[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N1
maxii_lcell \inst14|count_u1[1] (
// Equation(s):
// \inst14|count_u1 [1] = DFFEAS((\inst14|count_u1 [1] $ ((\inst14|count_u1[0]~8 ))), GLOBAL(\clock~combout ), VCC, , \inst14|count_u1[1]~16_combout , , , \inst14|count_u1[1]~11_combout , )
// \inst14|count_u1[1]~2  = CARRY(((!\inst14|count_u1[0]~8 ) # (!\inst14|count_u1 [1])))
// \inst14|count_u1[1]~2COUT1_19  = CARRY(((!\inst14|count_u1[0]~8COUT1_18 ) # (!\inst14|count_u1 [1])))

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst14|count_u1 [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst14|count_u1[1]~11_combout ),
	.sload(gnd),
	.ena(\inst14|count_u1[1]~16_combout ),
	.cin(gnd),
	.cin0(\inst14|count_u1[0]~8 ),
	.cin1(\inst14|count_u1[0]~8COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|count_u1 [1]),
	.cout(),
	.cout0(\inst14|count_u1[1]~2 ),
	.cout1(\inst14|count_u1[1]~2COUT1_19 ));
// synopsys translate_off
defparam \inst14|count_u1[1] .cin0_used = "true";
defparam \inst14|count_u1[1] .cin1_used = "true";
defparam \inst14|count_u1[1] .lut_mask = "3c3f";
defparam \inst14|count_u1[1] .operation_mode = "arithmetic";
defparam \inst14|count_u1[1] .output_mode = "reg_only";
defparam \inst14|count_u1[1] .register_cascade_mode = "off";
defparam \inst14|count_u1[1] .sum_lutc_input = "cin";
defparam \inst14|count_u1[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N2
maxii_lcell \inst14|count_u1[2] (
// Equation(s):
// \inst14|count_u1 [2] = DFFEAS(\inst14|count_u1 [2] $ ((((!\inst14|count_u1[1]~2 )))), GLOBAL(\clock~combout ), VCC, , \inst14|count_u1[1]~16_combout , , , \inst14|count_u1[1]~11_combout , )
// \inst14|count_u1[2]~6  = CARRY((\inst14|count_u1 [2] & ((!\inst14|count_u1[1]~2 ))))
// \inst14|count_u1[2]~6COUT1_20  = CARRY((\inst14|count_u1 [2] & ((!\inst14|count_u1[1]~2COUT1_19 ))))

	.clk(\clock~combout ),
	.dataa(\inst14|count_u1 [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst14|count_u1[1]~11_combout ),
	.sload(gnd),
	.ena(\inst14|count_u1[1]~16_combout ),
	.cin(gnd),
	.cin0(\inst14|count_u1[1]~2 ),
	.cin1(\inst14|count_u1[1]~2COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|count_u1 [2]),
	.cout(),
	.cout0(\inst14|count_u1[2]~6 ),
	.cout1(\inst14|count_u1[2]~6COUT1_20 ));
// synopsys translate_off
defparam \inst14|count_u1[2] .cin0_used = "true";
defparam \inst14|count_u1[2] .cin1_used = "true";
defparam \inst14|count_u1[2] .lut_mask = "a50a";
defparam \inst14|count_u1[2] .operation_mode = "arithmetic";
defparam \inst14|count_u1[2] .output_mode = "reg_only";
defparam \inst14|count_u1[2] .register_cascade_mode = "off";
defparam \inst14|count_u1[2] .sum_lutc_input = "cin";
defparam \inst14|count_u1[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N3
maxii_lcell \inst14|count_u1[3] (
// Equation(s):
// \inst14|count_u1 [3] = DFFEAS(\inst14|count_u1 [3] $ ((((\inst14|count_u1[2]~6 )))), GLOBAL(\clock~combout ), VCC, , \inst14|count_u1[1]~16_combout , , , \inst14|count_u1[1]~11_combout , )
// \inst14|count_u1[3]~4  = CARRY(((!\inst14|count_u1[2]~6 )) # (!\inst14|count_u1 [3]))
// \inst14|count_u1[3]~4COUT1_21  = CARRY(((!\inst14|count_u1[2]~6COUT1_20 )) # (!\inst14|count_u1 [3]))

	.clk(\clock~combout ),
	.dataa(\inst14|count_u1 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst14|count_u1[1]~11_combout ),
	.sload(gnd),
	.ena(\inst14|count_u1[1]~16_combout ),
	.cin(gnd),
	.cin0(\inst14|count_u1[2]~6 ),
	.cin1(\inst14|count_u1[2]~6COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|count_u1 [3]),
	.cout(),
	.cout0(\inst14|count_u1[3]~4 ),
	.cout1(\inst14|count_u1[3]~4COUT1_21 ));
// synopsys translate_off
defparam \inst14|count_u1[3] .cin0_used = "true";
defparam \inst14|count_u1[3] .cin1_used = "true";
defparam \inst14|count_u1[3] .lut_mask = "5a5f";
defparam \inst14|count_u1[3] .operation_mode = "arithmetic";
defparam \inst14|count_u1[3] .output_mode = "reg_only";
defparam \inst14|count_u1[3] .register_cascade_mode = "off";
defparam \inst14|count_u1[3] .sum_lutc_input = "cin";
defparam \inst14|count_u1[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N7
maxii_lcell \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] = ((\inst14|count_u1 [2]))
// \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY(((\inst14|count_u1 [2])))
// \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24  = CARRY(((\inst14|count_u1 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_u1 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ));
// synopsys translate_off
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "cccc";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N8
maxii_lcell \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N6
maxii_lcell \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY((\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))
// \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25  = CARRY((\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))

	.clk(gnd),
	.dataa(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ));
// synopsys translate_off
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N7
maxii_lcell \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = \inst14|count_u1 [3] $ ((((!\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY((!\inst14|count_u1 [3] & ((!\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26  = CARRY((!\inst14|count_u1 [3] & ((!\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ))))

	.clk(gnd),
	.dataa(\inst14|count_u1 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ));
// synopsys translate_off
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "a505";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N4
maxii_lcell \inst14|count_u1[4] (
// Equation(s):
// \inst14|count_u1 [4] = DFFEAS(\inst14|count_u1 [4] $ ((((!\inst14|count_u1[3]~4 )))), GLOBAL(\clock~combout ), VCC, , \inst14|count_u1[1]~16_combout , , , \inst14|count_u1[1]~11_combout , )

	.clk(\clock~combout ),
	.dataa(\inst14|count_u1 [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst14|count_u1[1]~11_combout ),
	.sload(gnd),
	.ena(\inst14|count_u1[1]~16_combout ),
	.cin(gnd),
	.cin0(\inst14|count_u1[3]~4 ),
	.cin1(\inst14|count_u1[3]~4COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|count_u1 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_u1[4] .cin0_used = "true";
defparam \inst14|count_u1[4] .cin1_used = "true";
defparam \inst14|count_u1[4] .lut_mask = "a5a5";
defparam \inst14|count_u1[4] .operation_mode = "normal";
defparam \inst14|count_u1[4] .output_mode = "reg_only";
defparam \inst14|count_u1[4] .register_cascade_mode = "off";
defparam \inst14|count_u1[4] .sum_lutc_input = "cin";
defparam \inst14|count_u1[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N8
maxii_lcell \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = (\inst14|count_u1 [4] $ ((!\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))
// \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY(((\inst14|count_u1 [4] & !\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))
// \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27  = CARRY(((\inst14|count_u1 [4] & !\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_u1 [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ));
// synopsys translate_off
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "c30c";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N9
maxii_lcell \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N0
maxii_lcell \inst34|Mod5|auto_generated|divider|divider|StageOut[17]~2 (
// Equation(s):
// \inst34|Mod5|auto_generated|divider|divider|StageOut[17]~2_combout  = (((\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  & \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.datad(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod5|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[17]~2 .lut_mask = "f000";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[17]~2 .operation_mode = "normal";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[17]~2 .output_mode = "comb_only";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[17]~2 .register_cascade_mode = "off";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[17]~2 .sum_lutc_input = "datac";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[17]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N4
maxii_lcell \inst34|Mod5|auto_generated|divider|divider|StageOut[17]~1 (
// Equation(s):
// \inst34|Mod5|auto_generated|divider|divider|StageOut[17]~1_combout  = (((\inst14|count_u1 [3] & !\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|count_u1 [3]),
	.datad(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod5|auto_generated|divider|divider|StageOut[17]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[17]~1 .lut_mask = "00f0";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[17]~1 .operation_mode = "normal";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[17]~1 .output_mode = "comb_only";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[17]~1 .register_cascade_mode = "off";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[17]~1 .sum_lutc_input = "datac";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[17]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N5
maxii_lcell \inst34|Mod5|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \inst34|Mod5|auto_generated|divider|divider|StageOut[16]~5_combout  = (((!\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] & \inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datad(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod5|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = "0f00";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[16]~5 .operation_mode = "normal";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[16]~5 .output_mode = "comb_only";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[16]~5 .register_cascade_mode = "off";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[16]~5 .sum_lutc_input = "datac";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[16]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N2
maxii_lcell \inst34|Mod5|auto_generated|divider|divider|StageOut[16]~4 (
// Equation(s):
// \inst34|Mod5|auto_generated|divider|divider|StageOut[16]~4_combout  = (((\inst14|count_u1 [2] & !\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|count_u1 [2]),
	.datad(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod5|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[16]~4 .lut_mask = "00f0";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[16]~4 .operation_mode = "normal";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[16]~4 .output_mode = "comb_only";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[16]~4 .register_cascade_mode = "off";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[16]~4 .sum_lutc_input = "datac";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[16]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N3
maxii_lcell \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] (
// Equation(s):
// \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] = (\inst14|count_u1 [1])
// \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY((\inst14|count_u1 [1]))
// \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29  = CARRY((\inst14|count_u1 [1]))

	.clk(gnd),
	.dataa(\inst14|count_u1 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .lut_mask = "aaaa";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .output_mode = "comb_only";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .register_cascade_mode = "off";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxii_lcell \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 (
// Equation(s):
// \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout  = (((\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin0_used = "true";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin1_used = "true";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N5
maxii_lcell \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  = CARRY(((\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout )))
// \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30  = CARRY(((\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cout1(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "none";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N6
maxii_lcell \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 (
// Equation(s):
// \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  = \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  $ (((!\inst34|Mod5|auto_generated|divider|divider|StageOut[16]~5_combout  & 
// (!\inst34|Mod5|auto_generated|divider|divider|StageOut[16]~4_combout ))))
// \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  = CARRY((!\inst34|Mod5|auto_generated|divider|divider|StageOut[16]~5_combout  & (!\inst34|Mod5|auto_generated|divider|divider|StageOut[16]~4_combout  & 
// !\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )))
// \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31  = CARRY((!\inst34|Mod5|auto_generated|divider|divider|StageOut[16]~5_combout  & (!\inst34|Mod5|auto_generated|divider|divider|StageOut[16]~4_combout  & 
// !\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\inst34|Mod5|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datab(\inst34|Mod5|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cin1(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cout1(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin0_used = "true";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin1_used = "true";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N7
maxii_lcell \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 (
// Equation(s):
// \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  = \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  $ (((!\inst34|Mod5|auto_generated|divider|divider|StageOut[17]~2_combout  & 
// (!\inst34|Mod5|auto_generated|divider|divider|StageOut[17]~1_combout ))))
// \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  = CARRY((!\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  & ((\inst34|Mod5|auto_generated|divider|divider|StageOut[17]~2_combout ) # 
// (\inst34|Mod5|auto_generated|divider|divider|StageOut[17]~1_combout ))))
// \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32  = CARRY((!\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31  & ((\inst34|Mod5|auto_generated|divider|divider|StageOut[17]~2_combout ) # 
// (\inst34|Mod5|auto_generated|divider|divider|StageOut[17]~1_combout ))))

	.clk(gnd),
	.dataa(\inst34|Mod5|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.datab(\inst34|Mod5|auto_generated|divider|divider|StageOut[17]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cin1(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cout1(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 ));
// synopsys translate_off
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin0_used = "true";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin1_used = "true";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .lut_mask = "e10e";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N1
maxii_lcell \inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8 (
// Equation(s):
// \inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8_combout  = ((\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(vcc),
	.datad(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8 .lut_mask = "cc00";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8 .operation_mode = "normal";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8 .output_mode = "comb_only";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8 .register_cascade_mode = "off";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8 .sum_lutc_input = "datac";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N3
maxii_lcell \inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7 (
// Equation(s):
// \inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7_combout  = ((\inst14|count_u1 [4] & ((!\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_u1 [4]),
	.datac(vcc),
	.datad(\inst34|Mod5|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7 .lut_mask = "00cc";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7 .operation_mode = "normal";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7 .output_mode = "comb_only";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7 .register_cascade_mode = "off";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7 .sum_lutc_input = "datac";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N8
maxii_lcell \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 (
// Equation(s):
// \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout  = \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  $ (((!\inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8_combout  & 
// (!\inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7_combout ))))
// \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17  = CARRY((!\inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8_combout  & (!\inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7_combout  & 
// !\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 )))
// \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33  = CARRY((!\inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8_combout  & (!\inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7_combout  & 
// !\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 )))

	.clk(gnd),
	.dataa(\inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8_combout ),
	.datab(\inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cin1(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cout1(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin0_used = "true";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin1_used = "true";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .lut_mask = "e101";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N9
maxii_lcell \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cin1(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N1
maxii_lcell \inst34|Mod5|auto_generated|divider|divider|StageOut[23]~3 (
// Equation(s):
// \inst34|Mod5|auto_generated|divider|divider|StageOut[23]~3_combout  = (\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (((\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout )))) # 
// (!\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\inst34|Mod5|auto_generated|divider|divider|StageOut[17]~2_combout ) # ((\inst34|Mod5|auto_generated|divider|divider|StageOut[17]~1_combout ))))

	.clk(gnd),
	.dataa(\inst34|Mod5|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.datab(\inst34|Mod5|auto_generated|divider|divider|StageOut[17]~1_combout ),
	.datac(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datad(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod5|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[23]~3 .lut_mask = "f0ee";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[23]~3 .operation_mode = "normal";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[23]~3 .output_mode = "comb_only";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[23]~3 .register_cascade_mode = "off";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[23]~3 .sum_lutc_input = "datac";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[23]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxii_lcell \inst14|count_u2[2]~10 (
// Equation(s):
// \inst14|count_u2[2]~10_combout  = ((!\inst14|process_6~54_combout  & (!\inst14|process_6~50_combout  & !\inst14|process_6~16_combout ))) # (!\inst14|cur_state [0])

	.clk(gnd),
	.dataa(\inst14|cur_state [0]),
	.datab(\inst14|process_6~54_combout ),
	.datac(\inst14|process_6~50_combout ),
	.datad(\inst14|process_6~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|count_u2[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_u2[2]~10 .lut_mask = "5557";
defparam \inst14|count_u2[2]~10 .operation_mode = "normal";
defparam \inst14|count_u2[2]~10 .output_mode = "comb_only";
defparam \inst14|count_u2[2]~10 .register_cascade_mode = "off";
defparam \inst14|count_u2[2]~10 .sum_lutc_input = "datac";
defparam \inst14|count_u2[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \inst14|count_u2[2]~11 (
// Equation(s):
// \inst14|count_u2[2]~11_combout  = (\inst14|process_6~33_combout ) # ((\inst14|cur_state [2] & ((\inst14|process_6~16_combout ))) # (!\inst14|cur_state [2] & (\inst14|process_6~50_combout )))

	.clk(gnd),
	.dataa(\inst14|cur_state [2]),
	.datab(\inst14|process_6~50_combout ),
	.datac(\inst14|process_6~33_combout ),
	.datad(\inst14|process_6~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|count_u2[2]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_u2[2]~11 .lut_mask = "fef4";
defparam \inst14|count_u2[2]~11 .operation_mode = "normal";
defparam \inst14|count_u2[2]~11 .output_mode = "comb_only";
defparam \inst14|count_u2[2]~11 .register_cascade_mode = "off";
defparam \inst14|count_u2[2]~11 .sum_lutc_input = "datac";
defparam \inst14|count_u2[2]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxii_lcell \inst14|count_u2[2]~12 (
// Equation(s):
// \inst14|count_u2[2]~12_combout  = (\inst14|cur_state [3] & (!\inst14|cur_state [2] & (!\inst14|cur_state [1] & !\inst14|cur_state [0]))) # (!\inst14|cur_state [3] & (\inst14|cur_state [2] & (\inst14|cur_state [1])))

	.clk(gnd),
	.dataa(\inst14|cur_state [3]),
	.datab(\inst14|cur_state [2]),
	.datac(\inst14|cur_state [1]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|count_u2[2]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_u2[2]~12 .lut_mask = "4042";
defparam \inst14|count_u2[2]~12 .operation_mode = "normal";
defparam \inst14|count_u2[2]~12 .output_mode = "comb_only";
defparam \inst14|count_u2[2]~12 .register_cascade_mode = "off";
defparam \inst14|count_u2[2]~12 .sum_lutc_input = "datac";
defparam \inst14|count_u2[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxii_lcell \inst14|count_u2[2]~13 (
// Equation(s):
// \inst14|count_u2[2]~13_combout  = ((\inst14|count_u2[2]~12_combout  & ((!\inst14|count_b0 [0]) # (!\inst14|count_u1~14_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_u1~14_combout ),
	.datac(\inst14|count_b0 [0]),
	.datad(\inst14|count_u2[2]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|count_u2[2]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_u2[2]~13 .lut_mask = "3f00";
defparam \inst14|count_u2[2]~13 .operation_mode = "normal";
defparam \inst14|count_u2[2]~13 .output_mode = "comb_only";
defparam \inst14|count_u2[2]~13 .register_cascade_mode = "off";
defparam \inst14|count_u2[2]~13 .sum_lutc_input = "datac";
defparam \inst14|count_u2[2]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N7
maxii_lcell \inst14|count_u2[2]~14 (
// Equation(s):
// \inst14|count_u2[2]~14_combout  = (\inst14|count_u2[2]~13_combout  & ((\inst14|cur_state [0]) # ((\inst14|cur_state~5_combout  & !\inst14|count_u2[2]~11_combout ))))

	.clk(gnd),
	.dataa(\inst14|cur_state [0]),
	.datab(\inst14|cur_state~5_combout ),
	.datac(\inst14|count_u2[2]~11_combout ),
	.datad(\inst14|count_u2[2]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|count_u2[2]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_u2[2]~14 .lut_mask = "ae00";
defparam \inst14|count_u2[2]~14 .operation_mode = "normal";
defparam \inst14|count_u2[2]~14 .output_mode = "comb_only";
defparam \inst14|count_u2[2]~14 .register_cascade_mode = "off";
defparam \inst14|count_u2[2]~14 .sum_lutc_input = "datac";
defparam \inst14|count_u2[2]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N0
maxii_lcell \inst14|count_u2[0] (
// Equation(s):
// \inst14|count_u2 [0] = DFFEAS(((!\inst14|count_u2 [0])), GLOBAL(\clock~combout ), VCC, , \inst14|count_u2[2]~14_combout , , , \inst14|count_u2[2]~10_combout , )
// \inst14|count_u2[0]~7  = CARRY(((\inst14|count_u2 [0])))
// \inst14|count_u2[0]~7COUT1_16  = CARRY(((\inst14|count_u2 [0])))

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst14|count_u2 [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst14|count_u2[2]~10_combout ),
	.sload(gnd),
	.ena(\inst14|count_u2[2]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|count_u2 [0]),
	.cout(),
	.cout0(\inst14|count_u2[0]~7 ),
	.cout1(\inst14|count_u2[0]~7COUT1_16 ));
// synopsys translate_off
defparam \inst14|count_u2[0] .lut_mask = "33cc";
defparam \inst14|count_u2[0] .operation_mode = "arithmetic";
defparam \inst14|count_u2[0] .output_mode = "reg_only";
defparam \inst14|count_u2[0] .register_cascade_mode = "off";
defparam \inst14|count_u2[0] .sum_lutc_input = "datac";
defparam \inst14|count_u2[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N1
maxii_lcell \inst14|count_u2[1] (
// Equation(s):
// \inst14|count_u2 [1] = DFFEAS((\inst14|count_u2 [1] $ ((\inst14|count_u2[0]~7 ))), GLOBAL(\clock~combout ), VCC, , \inst14|count_u2[2]~14_combout , , , \inst14|count_u2[2]~10_combout , )
// \inst14|count_u2[1]~1  = CARRY(((!\inst14|count_u2[0]~7 ) # (!\inst14|count_u2 [1])))
// \inst14|count_u2[1]~1COUT1_17  = CARRY(((!\inst14|count_u2[0]~7COUT1_16 ) # (!\inst14|count_u2 [1])))

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst14|count_u2 [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst14|count_u2[2]~10_combout ),
	.sload(gnd),
	.ena(\inst14|count_u2[2]~14_combout ),
	.cin(gnd),
	.cin0(\inst14|count_u2[0]~7 ),
	.cin1(\inst14|count_u2[0]~7COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|count_u2 [1]),
	.cout(),
	.cout0(\inst14|count_u2[1]~1 ),
	.cout1(\inst14|count_u2[1]~1COUT1_17 ));
// synopsys translate_off
defparam \inst14|count_u2[1] .cin0_used = "true";
defparam \inst14|count_u2[1] .cin1_used = "true";
defparam \inst14|count_u2[1] .lut_mask = "3c3f";
defparam \inst14|count_u2[1] .operation_mode = "arithmetic";
defparam \inst14|count_u2[1] .output_mode = "reg_only";
defparam \inst14|count_u2[1] .register_cascade_mode = "off";
defparam \inst14|count_u2[1] .sum_lutc_input = "cin";
defparam \inst14|count_u2[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N2
maxii_lcell \inst14|count_u2[2] (
// Equation(s):
// \inst14|count_u2 [2] = DFFEAS(\inst14|count_u2 [2] $ ((((!\inst14|count_u2[1]~1 )))), GLOBAL(\clock~combout ), VCC, , \inst14|count_u2[2]~14_combout , , , \inst14|count_u2[2]~10_combout , )
// \inst14|count_u2[2]~5  = CARRY((\inst14|count_u2 [2] & ((!\inst14|count_u2[1]~1 ))))
// \inst14|count_u2[2]~5COUT1_18  = CARRY((\inst14|count_u2 [2] & ((!\inst14|count_u2[1]~1COUT1_17 ))))

	.clk(\clock~combout ),
	.dataa(\inst14|count_u2 [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst14|count_u2[2]~10_combout ),
	.sload(gnd),
	.ena(\inst14|count_u2[2]~14_combout ),
	.cin(gnd),
	.cin0(\inst14|count_u2[1]~1 ),
	.cin1(\inst14|count_u2[1]~1COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|count_u2 [2]),
	.cout(),
	.cout0(\inst14|count_u2[2]~5 ),
	.cout1(\inst14|count_u2[2]~5COUT1_18 ));
// synopsys translate_off
defparam \inst14|count_u2[2] .cin0_used = "true";
defparam \inst14|count_u2[2] .cin1_used = "true";
defparam \inst14|count_u2[2] .lut_mask = "a50a";
defparam \inst14|count_u2[2] .operation_mode = "arithmetic";
defparam \inst14|count_u2[2] .output_mode = "reg_only";
defparam \inst14|count_u2[2] .register_cascade_mode = "off";
defparam \inst14|count_u2[2] .sum_lutc_input = "cin";
defparam \inst14|count_u2[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N3
maxii_lcell \inst14|count_u2[3] (
// Equation(s):
// \inst14|count_u2 [3] = DFFEAS(\inst14|count_u2 [3] $ ((((\inst14|count_u2[2]~5 )))), GLOBAL(\clock~combout ), VCC, , \inst14|count_u2[2]~14_combout , , , \inst14|count_u2[2]~10_combout , )
// \inst14|count_u2[3]~3  = CARRY(((!\inst14|count_u2[2]~5 )) # (!\inst14|count_u2 [3]))
// \inst14|count_u2[3]~3COUT1_19  = CARRY(((!\inst14|count_u2[2]~5COUT1_18 )) # (!\inst14|count_u2 [3]))

	.clk(\clock~combout ),
	.dataa(\inst14|count_u2 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst14|count_u2[2]~10_combout ),
	.sload(gnd),
	.ena(\inst14|count_u2[2]~14_combout ),
	.cin(gnd),
	.cin0(\inst14|count_u2[2]~5 ),
	.cin1(\inst14|count_u2[2]~5COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|count_u2 [3]),
	.cout(),
	.cout0(\inst14|count_u2[3]~3 ),
	.cout1(\inst14|count_u2[3]~3COUT1_19 ));
// synopsys translate_off
defparam \inst14|count_u2[3] .cin0_used = "true";
defparam \inst14|count_u2[3] .cin1_used = "true";
defparam \inst14|count_u2[3] .lut_mask = "5a5f";
defparam \inst14|count_u2[3] .operation_mode = "arithmetic";
defparam \inst14|count_u2[3] .output_mode = "reg_only";
defparam \inst14|count_u2[3] .register_cascade_mode = "off";
defparam \inst14|count_u2[3] .sum_lutc_input = "cin";
defparam \inst14|count_u2[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N8
maxii_lcell \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] = ((\inst14|count_u2 [2]))
// \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY(((\inst14|count_u2 [2])))
// \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24  = CARRY(((\inst14|count_u2 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_u2 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ));
// synopsys translate_off
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "cccc";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N9
maxii_lcell \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N6
maxii_lcell \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY((\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))
// \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25  = CARRY((\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))

	.clk(gnd),
	.dataa(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ));
// synopsys translate_off
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N7
maxii_lcell \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = (\inst14|count_u2 [3] $ ((!\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY(((!\inst14|count_u2 [3] & !\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26  = CARRY(((!\inst14|count_u2 [3] & !\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_u2 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ));
// synopsys translate_off
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "c303";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N4
maxii_lcell \inst14|count_u2[4] (
// Equation(s):
// \inst14|count_u2 [4] = DFFEAS(((\inst14|count_u2[3]~3  $ (!\inst14|count_u2 [4]))), GLOBAL(\clock~combout ), VCC, , \inst14|count_u2[2]~14_combout , , , \inst14|count_u2[2]~10_combout , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst14|count_u2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst14|count_u2[2]~10_combout ),
	.sload(gnd),
	.ena(\inst14|count_u2[2]~14_combout ),
	.cin(gnd),
	.cin0(\inst14|count_u2[3]~3 ),
	.cin1(\inst14|count_u2[3]~3COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|count_u2 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_u2[4] .cin0_used = "true";
defparam \inst14|count_u2[4] .cin1_used = "true";
defparam \inst14|count_u2[4] .lut_mask = "f00f";
defparam \inst14|count_u2[4] .operation_mode = "normal";
defparam \inst14|count_u2[4] .output_mode = "reg_only";
defparam \inst14|count_u2[4] .register_cascade_mode = "off";
defparam \inst14|count_u2[4] .sum_lutc_input = "cin";
defparam \inst14|count_u2[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N8
maxii_lcell \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = (\inst14|count_u2 [4] $ ((!\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))
// \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY(((\inst14|count_u2 [4] & !\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))
// \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27  = CARRY(((\inst14|count_u2 [4] & !\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_u2 [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ));
// synopsys translate_off
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "c30c";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N9
maxii_lcell \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N1
maxii_lcell \inst34|Mod1|auto_generated|divider|divider|StageOut[17]~2 (
// Equation(s):
// \inst34|Mod1|auto_generated|divider|divider|StageOut[17]~2_combout  = (((\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  & \inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.datad(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod1|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[17]~2 .lut_mask = "f000";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[17]~2 .operation_mode = "normal";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[17]~2 .output_mode = "comb_only";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[17]~2 .register_cascade_mode = "off";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[17]~2 .sum_lutc_input = "datac";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[17]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N2
maxii_lcell \inst34|Mod1|auto_generated|divider|divider|StageOut[17]~1 (
// Equation(s):
// \inst34|Mod1|auto_generated|divider|divider|StageOut[17]~1_combout  = ((\inst14|count_u2 [3] & ((!\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_u2 [3]),
	.datac(vcc),
	.datad(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod1|auto_generated|divider|divider|StageOut[17]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[17]~1 .lut_mask = "00cc";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[17]~1 .operation_mode = "normal";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[17]~1 .output_mode = "comb_only";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[17]~1 .register_cascade_mode = "off";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[17]~1 .sum_lutc_input = "datac";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[17]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N5
maxii_lcell \inst34|Mod1|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \inst34|Mod1|auto_generated|divider|divider|StageOut[16]~5_combout  = ((!\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] & ((\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datac(vcc),
	.datad(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod1|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = "3300";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[16]~5 .operation_mode = "normal";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[16]~5 .output_mode = "comb_only";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[16]~5 .register_cascade_mode = "off";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[16]~5 .sum_lutc_input = "datac";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[16]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N4
maxii_lcell \inst34|Mod1|auto_generated|divider|divider|StageOut[16]~4 (
// Equation(s):
// \inst34|Mod1|auto_generated|divider|divider|StageOut[16]~4_combout  = ((\inst14|count_u2 [2] & ((!\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_u2 [2]),
	.datac(vcc),
	.datad(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod1|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[16]~4 .lut_mask = "00cc";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[16]~4 .operation_mode = "normal";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[16]~4 .output_mode = "comb_only";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[16]~4 .register_cascade_mode = "off";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[16]~4 .sum_lutc_input = "datac";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[16]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N5
maxii_lcell \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] (
// Equation(s):
// \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] = ((\inst14|count_u2 [1]))
// \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY(((\inst14|count_u2 [1])))
// \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\inst14|count_u2 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_u2 [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .lut_mask = "cccc";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .output_mode = "comb_only";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .register_cascade_mode = "off";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N6
maxii_lcell \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 (
// Equation(s):
// \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout  = (((\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin0_used = "true";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin1_used = "true";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N5
maxii_lcell \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  = CARRY(((\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout )))
// \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30  = CARRY(((\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cout1(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "none";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N6
maxii_lcell \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 (
// Equation(s):
// \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  = \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  $ (((!\inst34|Mod1|auto_generated|divider|divider|StageOut[16]~5_combout  & 
// (!\inst34|Mod1|auto_generated|divider|divider|StageOut[16]~4_combout ))))
// \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  = CARRY((!\inst34|Mod1|auto_generated|divider|divider|StageOut[16]~5_combout  & (!\inst34|Mod1|auto_generated|divider|divider|StageOut[16]~4_combout  & 
// !\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )))
// \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31  = CARRY((!\inst34|Mod1|auto_generated|divider|divider|StageOut[16]~5_combout  & (!\inst34|Mod1|auto_generated|divider|divider|StageOut[16]~4_combout  & 
// !\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\inst34|Mod1|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datab(\inst34|Mod1|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cin1(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cout1(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin0_used = "true";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin1_used = "true";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N7
maxii_lcell \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 (
// Equation(s):
// \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  = \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  $ (((!\inst34|Mod1|auto_generated|divider|divider|StageOut[17]~2_combout  & 
// (!\inst34|Mod1|auto_generated|divider|divider|StageOut[17]~1_combout ))))
// \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  = CARRY((!\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  & ((\inst34|Mod1|auto_generated|divider|divider|StageOut[17]~2_combout ) # 
// (\inst34|Mod1|auto_generated|divider|divider|StageOut[17]~1_combout ))))
// \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32  = CARRY((!\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31  & ((\inst34|Mod1|auto_generated|divider|divider|StageOut[17]~2_combout ) # 
// (\inst34|Mod1|auto_generated|divider|divider|StageOut[17]~1_combout ))))

	.clk(gnd),
	.dataa(\inst34|Mod1|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.datab(\inst34|Mod1|auto_generated|divider|divider|StageOut[17]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cin1(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cout1(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 ));
// synopsys translate_off
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin0_used = "true";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin1_used = "true";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .lut_mask = "e10e";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N0
maxii_lcell \inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8 (
// Equation(s):
// \inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8_combout  = ((\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(vcc),
	.datad(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8 .lut_mask = "cc00";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8 .operation_mode = "normal";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8 .output_mode = "comb_only";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8 .register_cascade_mode = "off";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8 .sum_lutc_input = "datac";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N3
maxii_lcell \inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7 (
// Equation(s):
// \inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7_combout  = ((\inst14|count_u2 [4] & ((!\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_u2 [4]),
	.datac(vcc),
	.datad(\inst34|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7 .lut_mask = "00cc";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7 .operation_mode = "normal";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7 .output_mode = "comb_only";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7 .register_cascade_mode = "off";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7 .sum_lutc_input = "datac";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N8
maxii_lcell \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 (
// Equation(s):
// \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout  = \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  $ (((!\inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8_combout  & 
// (!\inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7_combout ))))
// \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17  = CARRY((!\inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8_combout  & (!\inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7_combout  & 
// !\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 )))
// \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33  = CARRY((!\inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8_combout  & (!\inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7_combout  & 
// !\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 )))

	.clk(gnd),
	.dataa(\inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8_combout ),
	.datab(\inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cin1(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cout1(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin0_used = "true";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin1_used = "true";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .lut_mask = "e101";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N9
maxii_lcell \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cin1(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N3
maxii_lcell \inst34|Mod1|auto_generated|divider|divider|StageOut[23]~3 (
// Equation(s):
// \inst34|Mod1|auto_generated|divider|divider|StageOut[23]~3_combout  = (\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (((\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout )))) # 
// (!\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\inst34|Mod1|auto_generated|divider|divider|StageOut[17]~2_combout ) # ((\inst34|Mod1|auto_generated|divider|divider|StageOut[17]~1_combout ))))

	.clk(gnd),
	.dataa(\inst34|Mod1|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.datab(\inst34|Mod1|auto_generated|divider|divider|StageOut[17]~1_combout ),
	.datac(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datad(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod1|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[23]~3 .lut_mask = "f0ee";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[23]~3 .operation_mode = "normal";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[23]~3 .output_mode = "comb_only";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[23]~3 .register_cascade_mode = "off";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[23]~3 .sum_lutc_input = "datac";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[23]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N7
maxii_lcell \inst14|count_u3[1]~10 (
// Equation(s):
// \inst14|count_u3[1]~10_combout  = ((!\inst14|process_6~50_combout  & (!\inst14|process_6~33_combout  & !\inst14|process_6~54_combout ))) # (!\inst14|cur_state [3])

	.clk(gnd),
	.dataa(\inst14|process_6~50_combout ),
	.datab(\inst14|process_6~33_combout ),
	.datac(\inst14|cur_state [3]),
	.datad(\inst14|process_6~54_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|count_u3[1]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_u3[1]~10 .lut_mask = "0f1f";
defparam \inst14|count_u3[1]~10 .operation_mode = "normal";
defparam \inst14|count_u3[1]~10 .output_mode = "comb_only";
defparam \inst14|count_u3[1]~10 .register_cascade_mode = "off";
defparam \inst14|count_u3[1]~10 .sum_lutc_input = "datac";
defparam \inst14|count_u3[1]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell \inst14|count_u3[1]~11 (
// Equation(s):
// \inst14|count_u3[1]~11_combout  = (\inst14|cur_state [3] & ((\inst14|cur_state [2]) # ((!\inst14|cur_state [1] & \inst14|cur_state [0])))) # (!\inst14|cur_state [3] & (((!\inst14|cur_state [2])) # (!\inst14|cur_state [1])))

	.clk(gnd),
	.dataa(\inst14|cur_state [3]),
	.datab(\inst14|cur_state [1]),
	.datac(\inst14|cur_state [2]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|count_u3[1]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_u3[1]~11 .lut_mask = "b7b5";
defparam \inst14|count_u3[1]~11 .operation_mode = "normal";
defparam \inst14|count_u3[1]~11 .output_mode = "comb_only";
defparam \inst14|count_u3[1]~11 .register_cascade_mode = "off";
defparam \inst14|count_u3[1]~11 .sum_lutc_input = "datac";
defparam \inst14|count_u3[1]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N8
maxii_lcell \inst14|count_u3[1]~12 (
// Equation(s):
// \inst14|count_u3[1]~12_combout  = (\inst14|count_b0 [0]) # ((\inst14|cur_state [3]) # ((\inst14|Mux1~6_combout ) # (!\inst14|count_u1~0_combout )))

	.clk(gnd),
	.dataa(\inst14|count_b0 [0]),
	.datab(\inst14|cur_state [3]),
	.datac(\inst14|count_u1~0_combout ),
	.datad(\inst14|Mux1~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|count_u3[1]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_u3[1]~12 .lut_mask = "ffef";
defparam \inst14|count_u3[1]~12 .operation_mode = "normal";
defparam \inst14|count_u3[1]~12 .output_mode = "comb_only";
defparam \inst14|count_u3[1]~12 .register_cascade_mode = "off";
defparam \inst14|count_u3[1]~12 .sum_lutc_input = "datac";
defparam \inst14|count_u3[1]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N9
maxii_lcell \inst14|count_u3[1]~13 (
// Equation(s):
// \inst14|count_u3[1]~13_combout  = (\inst14|cur_state [1] & ((\inst14|count_u3[1]~12_combout ) # ((\inst14|Mux0~4_combout  & \inst14|count_b0 [0])))) # (!\inst14|cur_state [1] & (\inst14|Mux0~4_combout  & (\inst14|count_b0 [0])))

	.clk(gnd),
	.dataa(\inst14|cur_state [1]),
	.datab(\inst14|Mux0~4_combout ),
	.datac(\inst14|count_b0 [0]),
	.datad(\inst14|count_u3[1]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|count_u3[1]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_u3[1]~13 .lut_mask = "eac0";
defparam \inst14|count_u3[1]~13 .operation_mode = "normal";
defparam \inst14|count_u3[1]~13 .output_mode = "comb_only";
defparam \inst14|count_u3[1]~13 .register_cascade_mode = "off";
defparam \inst14|count_u3[1]~13 .sum_lutc_input = "datac";
defparam \inst14|count_u3[1]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N7
maxii_lcell \inst14|count_u3[1]~14 (
// Equation(s):
// \inst14|count_u3[1]~14_combout  = (!\inst14|count_u3[1]~11_combout  & (!\inst14|count_u3[1]~13_combout  & ((!\inst14|process_6~50_combout ) # (!\inst14|cur_state [0]))))

	.clk(gnd),
	.dataa(\inst14|cur_state [0]),
	.datab(\inst14|count_u3[1]~11_combout ),
	.datac(\inst14|process_6~50_combout ),
	.datad(\inst14|count_u3[1]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|count_u3[1]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_u3[1]~14 .lut_mask = "0013";
defparam \inst14|count_u3[1]~14 .operation_mode = "normal";
defparam \inst14|count_u3[1]~14 .output_mode = "comb_only";
defparam \inst14|count_u3[1]~14 .register_cascade_mode = "off";
defparam \inst14|count_u3[1]~14 .sum_lutc_input = "datac";
defparam \inst14|count_u3[1]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N0
maxii_lcell \inst14|count_u3[0] (
// Equation(s):
// \inst14|count_u3 [0] = DFFEAS(((!\inst14|count_u3 [0])), GLOBAL(\clock~combout ), VCC, , \inst14|count_u3[1]~14_combout , , , \inst14|count_u3[1]~10_combout , )
// \inst14|count_u3[0]~7  = CARRY(((\inst14|count_u3 [0])))
// \inst14|count_u3[0]~7COUT1_16  = CARRY(((\inst14|count_u3 [0])))

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst14|count_u3 [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst14|count_u3[1]~10_combout ),
	.sload(gnd),
	.ena(\inst14|count_u3[1]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|count_u3 [0]),
	.cout(),
	.cout0(\inst14|count_u3[0]~7 ),
	.cout1(\inst14|count_u3[0]~7COUT1_16 ));
// synopsys translate_off
defparam \inst14|count_u3[0] .lut_mask = "33cc";
defparam \inst14|count_u3[0] .operation_mode = "arithmetic";
defparam \inst14|count_u3[0] .output_mode = "reg_only";
defparam \inst14|count_u3[0] .register_cascade_mode = "off";
defparam \inst14|count_u3[0] .sum_lutc_input = "datac";
defparam \inst14|count_u3[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N1
maxii_lcell \inst14|count_u3[1] (
// Equation(s):
// \inst14|count_u3 [1] = DFFEAS((\inst14|count_u3 [1] $ ((\inst14|count_u3[0]~7 ))), GLOBAL(\clock~combout ), VCC, , \inst14|count_u3[1]~14_combout , , , \inst14|count_u3[1]~10_combout , )
// \inst14|count_u3[1]~1  = CARRY(((!\inst14|count_u3[0]~7 ) # (!\inst14|count_u3 [1])))
// \inst14|count_u3[1]~1COUT1_17  = CARRY(((!\inst14|count_u3[0]~7COUT1_16 ) # (!\inst14|count_u3 [1])))

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst14|count_u3 [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst14|count_u3[1]~10_combout ),
	.sload(gnd),
	.ena(\inst14|count_u3[1]~14_combout ),
	.cin(gnd),
	.cin0(\inst14|count_u3[0]~7 ),
	.cin1(\inst14|count_u3[0]~7COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|count_u3 [1]),
	.cout(),
	.cout0(\inst14|count_u3[1]~1 ),
	.cout1(\inst14|count_u3[1]~1COUT1_17 ));
// synopsys translate_off
defparam \inst14|count_u3[1] .cin0_used = "true";
defparam \inst14|count_u3[1] .cin1_used = "true";
defparam \inst14|count_u3[1] .lut_mask = "3c3f";
defparam \inst14|count_u3[1] .operation_mode = "arithmetic";
defparam \inst14|count_u3[1] .output_mode = "reg_only";
defparam \inst14|count_u3[1] .register_cascade_mode = "off";
defparam \inst14|count_u3[1] .sum_lutc_input = "cin";
defparam \inst14|count_u3[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N2
maxii_lcell \inst14|count_u3[2] (
// Equation(s):
// \inst14|count_u3 [2] = DFFEAS((\inst14|count_u3 [2] $ ((!\inst14|count_u3[1]~1 ))), GLOBAL(\clock~combout ), VCC, , \inst14|count_u3[1]~14_combout , , , \inst14|count_u3[1]~10_combout , )
// \inst14|count_u3[2]~5  = CARRY(((\inst14|count_u3 [2] & !\inst14|count_u3[1]~1 )))
// \inst14|count_u3[2]~5COUT1_18  = CARRY(((\inst14|count_u3 [2] & !\inst14|count_u3[1]~1COUT1_17 )))

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst14|count_u3 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst14|count_u3[1]~10_combout ),
	.sload(gnd),
	.ena(\inst14|count_u3[1]~14_combout ),
	.cin(gnd),
	.cin0(\inst14|count_u3[1]~1 ),
	.cin1(\inst14|count_u3[1]~1COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|count_u3 [2]),
	.cout(),
	.cout0(\inst14|count_u3[2]~5 ),
	.cout1(\inst14|count_u3[2]~5COUT1_18 ));
// synopsys translate_off
defparam \inst14|count_u3[2] .cin0_used = "true";
defparam \inst14|count_u3[2] .cin1_used = "true";
defparam \inst14|count_u3[2] .lut_mask = "c30c";
defparam \inst14|count_u3[2] .operation_mode = "arithmetic";
defparam \inst14|count_u3[2] .output_mode = "reg_only";
defparam \inst14|count_u3[2] .register_cascade_mode = "off";
defparam \inst14|count_u3[2] .sum_lutc_input = "cin";
defparam \inst14|count_u3[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N3
maxii_lcell \inst14|count_u3[3] (
// Equation(s):
// \inst14|count_u3 [3] = DFFEAS(\inst14|count_u3 [3] $ ((((\inst14|count_u3[2]~5 )))), GLOBAL(\clock~combout ), VCC, , \inst14|count_u3[1]~14_combout , , , \inst14|count_u3[1]~10_combout , )
// \inst14|count_u3[3]~3  = CARRY(((!\inst14|count_u3[2]~5 )) # (!\inst14|count_u3 [3]))
// \inst14|count_u3[3]~3COUT1_19  = CARRY(((!\inst14|count_u3[2]~5COUT1_18 )) # (!\inst14|count_u3 [3]))

	.clk(\clock~combout ),
	.dataa(\inst14|count_u3 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst14|count_u3[1]~10_combout ),
	.sload(gnd),
	.ena(\inst14|count_u3[1]~14_combout ),
	.cin(gnd),
	.cin0(\inst14|count_u3[2]~5 ),
	.cin1(\inst14|count_u3[2]~5COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|count_u3 [3]),
	.cout(),
	.cout0(\inst14|count_u3[3]~3 ),
	.cout1(\inst14|count_u3[3]~3COUT1_19 ));
// synopsys translate_off
defparam \inst14|count_u3[3] .cin0_used = "true";
defparam \inst14|count_u3[3] .cin1_used = "true";
defparam \inst14|count_u3[3] .lut_mask = "5a5f";
defparam \inst14|count_u3[3] .operation_mode = "arithmetic";
defparam \inst14|count_u3[3] .output_mode = "reg_only";
defparam \inst14|count_u3[3] .register_cascade_mode = "off";
defparam \inst14|count_u3[3] .sum_lutc_input = "cin";
defparam \inst14|count_u3[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N4
maxii_lcell \inst14|count_u3[4] (
// Equation(s):
// \inst14|count_u3 [4] = DFFEAS(\inst14|count_u3 [4] $ ((((!\inst14|count_u3[3]~3 )))), GLOBAL(\clock~combout ), VCC, , \inst14|count_u3[1]~14_combout , , , \inst14|count_u3[1]~10_combout , )

	.clk(\clock~combout ),
	.dataa(\inst14|count_u3 [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst14|count_u3[1]~10_combout ),
	.sload(gnd),
	.ena(\inst14|count_u3[1]~14_combout ),
	.cin(gnd),
	.cin0(\inst14|count_u3[3]~3 ),
	.cin1(\inst14|count_u3[3]~3COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|count_u3 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|count_u3[4] .cin0_used = "true";
defparam \inst14|count_u3[4] .cin1_used = "true";
defparam \inst14|count_u3[4] .lut_mask = "a5a5";
defparam \inst14|count_u3[4] .operation_mode = "normal";
defparam \inst14|count_u3[4] .output_mode = "reg_only";
defparam \inst14|count_u3[4] .register_cascade_mode = "off";
defparam \inst14|count_u3[4] .sum_lutc_input = "cin";
defparam \inst14|count_u3[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N5
maxii_lcell \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] = ((\inst14|count_u3 [2]))
// \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY(((\inst14|count_u3 [2])))
// \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24  = CARRY(((\inst14|count_u3 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_u3 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ));
// synopsys translate_off
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "cccc";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N6
maxii_lcell \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N5
maxii_lcell \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY(((\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout )))
// \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25  = CARRY(((\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ));
// synopsys translate_off
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N6
maxii_lcell \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = (\inst14|count_u3 [3] $ ((!\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY(((!\inst14|count_u3 [3] & !\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26  = CARRY(((!\inst14|count_u3 [3] & !\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_u3 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ));
// synopsys translate_off
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "c303";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N7
maxii_lcell \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = (\inst14|count_u3 [4] $ ((!\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))
// \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY(((\inst14|count_u3 [4] & !\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))
// \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27  = CARRY(((\inst14|count_u3 [4] & !\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_u3 [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ));
// synopsys translate_off
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "c30c";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N8
maxii_lcell \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N3
maxii_lcell \inst34|Mod3|auto_generated|divider|divider|StageOut[17]~1 (
// Equation(s):
// \inst34|Mod3|auto_generated|divider|divider|StageOut[17]~1_combout  = ((\inst14|count_u3 [3] & ((!\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_u3 [3]),
	.datac(vcc),
	.datad(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod3|auto_generated|divider|divider|StageOut[17]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[17]~1 .lut_mask = "00cc";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[17]~1 .operation_mode = "normal";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[17]~1 .output_mode = "comb_only";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[17]~1 .register_cascade_mode = "off";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[17]~1 .sum_lutc_input = "datac";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[17]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N1
maxii_lcell \inst34|Mod3|auto_generated|divider|divider|StageOut[17]~2 (
// Equation(s):
// \inst34|Mod3|auto_generated|divider|divider|StageOut[17]~2_combout  = (((\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  & \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.datad(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod3|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[17]~2 .lut_mask = "f000";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[17]~2 .operation_mode = "normal";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[17]~2 .output_mode = "comb_only";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[17]~2 .register_cascade_mode = "off";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[17]~2 .sum_lutc_input = "datac";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[17]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N0
maxii_lcell \inst34|Mod3|auto_generated|divider|divider|StageOut[18]~7 (
// Equation(s):
// \inst34|Mod3|auto_generated|divider|divider|StageOut[18]~7_combout  = ((\inst14|count_u3 [4] & ((!\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_u3 [4]),
	.datac(vcc),
	.datad(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod3|auto_generated|divider|divider|StageOut[18]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[18]~7 .lut_mask = "00cc";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[18]~7 .operation_mode = "normal";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[18]~7 .output_mode = "comb_only";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[18]~7 .register_cascade_mode = "off";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[18]~7 .sum_lutc_input = "datac";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[18]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N4
maxii_lcell \inst34|Mod3|auto_generated|divider|divider|StageOut[18]~8 (
// Equation(s):
// \inst34|Mod3|auto_generated|divider|divider|StageOut[18]~8_combout  = (((\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  & \inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datad(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod3|auto_generated|divider|divider|StageOut[18]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[18]~8 .lut_mask = "f000";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[18]~8 .operation_mode = "normal";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[18]~8 .output_mode = "comb_only";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[18]~8 .register_cascade_mode = "off";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[18]~8 .sum_lutc_input = "datac";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[18]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N9
maxii_lcell \inst34|Mod3|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \inst34|Mod3|auto_generated|divider|divider|StageOut[16]~5_combout  = (!\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] & (((\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod3|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = "5500";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[16]~5 .operation_mode = "normal";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[16]~5 .output_mode = "comb_only";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[16]~5 .register_cascade_mode = "off";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[16]~5 .sum_lutc_input = "datac";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[16]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N2
maxii_lcell \inst34|Mod3|auto_generated|divider|divider|StageOut[16]~4 (
// Equation(s):
// \inst34|Mod3|auto_generated|divider|divider|StageOut[16]~4_combout  = ((\inst14|count_u3 [2] & ((!\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_u3 [2]),
	.datac(vcc),
	.datad(\inst34|Mod3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod3|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[16]~4 .lut_mask = "00cc";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[16]~4 .operation_mode = "normal";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[16]~4 .output_mode = "comb_only";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[16]~4 .register_cascade_mode = "off";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[16]~4 .sum_lutc_input = "datac";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[16]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N6
maxii_lcell \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] (
// Equation(s):
// \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] = ((\inst14|count_u3 [1]))
// \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY(((\inst14|count_u3 [1])))
// \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\inst14|count_u3 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_u3 [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .lut_mask = "cccc";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .output_mode = "comb_only";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .register_cascade_mode = "off";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N7
maxii_lcell \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 (
// Equation(s):
// \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout  = (((\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin0_used = "true";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin1_used = "true";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N0
maxii_lcell \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  = CARRY((\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ))
// \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30  = CARRY((\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cout1(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "ffaa";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "none";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N1
maxii_lcell \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 (
// Equation(s):
// \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  = \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  $ (((!\inst34|Mod3|auto_generated|divider|divider|StageOut[16]~5_combout  & 
// (!\inst34|Mod3|auto_generated|divider|divider|StageOut[16]~4_combout ))))
// \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  = CARRY((!\inst34|Mod3|auto_generated|divider|divider|StageOut[16]~5_combout  & (!\inst34|Mod3|auto_generated|divider|divider|StageOut[16]~4_combout  & 
// !\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )))
// \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31  = CARRY((!\inst34|Mod3|auto_generated|divider|divider|StageOut[16]~5_combout  & (!\inst34|Mod3|auto_generated|divider|divider|StageOut[16]~4_combout  & 
// !\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\inst34|Mod3|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datab(\inst34|Mod3|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cin1(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cout1(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin0_used = "true";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin1_used = "true";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N2
maxii_lcell \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 (
// Equation(s):
// \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  = \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  $ (((!\inst34|Mod3|auto_generated|divider|divider|StageOut[17]~1_combout  & 
// (!\inst34|Mod3|auto_generated|divider|divider|StageOut[17]~2_combout ))))
// \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  = CARRY((!\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  & ((\inst34|Mod3|auto_generated|divider|divider|StageOut[17]~1_combout ) # 
// (\inst34|Mod3|auto_generated|divider|divider|StageOut[17]~2_combout ))))
// \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32  = CARRY((!\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31  & ((\inst34|Mod3|auto_generated|divider|divider|StageOut[17]~1_combout ) # 
// (\inst34|Mod3|auto_generated|divider|divider|StageOut[17]~2_combout ))))

	.clk(gnd),
	.dataa(\inst34|Mod3|auto_generated|divider|divider|StageOut[17]~1_combout ),
	.datab(\inst34|Mod3|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cin1(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cout1(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 ));
// synopsys translate_off
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin0_used = "true";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin1_used = "true";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .lut_mask = "e10e";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N3
maxii_lcell \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 (
// Equation(s):
// \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout  = \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  $ (((!\inst34|Mod3|auto_generated|divider|divider|StageOut[18]~7_combout  & 
// (!\inst34|Mod3|auto_generated|divider|divider|StageOut[18]~8_combout ))))
// \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17  = CARRY((!\inst34|Mod3|auto_generated|divider|divider|StageOut[18]~7_combout  & (!\inst34|Mod3|auto_generated|divider|divider|StageOut[18]~8_combout  & 
// !\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 )))
// \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33  = CARRY((!\inst34|Mod3|auto_generated|divider|divider|StageOut[18]~7_combout  & (!\inst34|Mod3|auto_generated|divider|divider|StageOut[18]~8_combout  & 
// !\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 )))

	.clk(gnd),
	.dataa(\inst34|Mod3|auto_generated|divider|divider|StageOut[18]~7_combout ),
	.datab(\inst34|Mod3|auto_generated|divider|divider|StageOut[18]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cin1(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cout1(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin0_used = "true";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin1_used = "true";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .lut_mask = "e101";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N4
maxii_lcell \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cin1(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N6
maxii_lcell \inst34|Mod3|auto_generated|divider|divider|StageOut[23]~3 (
// Equation(s):
// \inst34|Mod3|auto_generated|divider|divider|StageOut[23]~3_combout  = (\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (((\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout )))) # 
// (!\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\inst34|Mod3|auto_generated|divider|divider|StageOut[17]~1_combout ) # ((\inst34|Mod3|auto_generated|divider|divider|StageOut[17]~2_combout ))))

	.clk(gnd),
	.dataa(\inst34|Mod3|auto_generated|divider|divider|StageOut[17]~1_combout ),
	.datab(\inst34|Mod3|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.datac(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod3|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[23]~3 .lut_mask = "fe0e";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[23]~3 .operation_mode = "normal";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[23]~3 .output_mode = "comb_only";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[23]~3 .register_cascade_mode = "off";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[23]~3 .sum_lutc_input = "datac";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[23]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N2
maxii_lcell \inst34|seg_tempnb[6]~7 (
// Equation(s):
// \inst34|seg_tempnb[6]~7_combout  = ((\inst34|p2:count[2]~regout  & ((\inst34|Mod3|auto_generated|divider|divider|StageOut[23]~3_combout ))) # (!\inst34|p2:count[2]~regout  & (\inst34|Mod1|auto_generated|divider|divider|StageOut[23]~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|p2:count[2]~regout ),
	.datac(\inst34|Mod1|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.datad(\inst34|Mod3|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_tempnb[6]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempnb[6]~7 .lut_mask = "fc30";
defparam \inst34|seg_tempnb[6]~7 .operation_mode = "normal";
defparam \inst34|seg_tempnb[6]~7 .output_mode = "comb_only";
defparam \inst34|seg_tempnb[6]~7 .register_cascade_mode = "off";
defparam \inst34|seg_tempnb[6]~7 .sum_lutc_input = "datac";
defparam \inst34|seg_tempnb[6]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N3
maxii_lcell \inst34|seg_tempnb[6]~24 (
// Equation(s):
// \inst34|seg_tempnb[6]~24_combout  = (\inst34|p2:count[2]~regout  & ((\inst34|p2:count[1]~regout  & (\inst34|Mod5|auto_generated|divider|divider|StageOut[23]~3_combout )) # (!\inst34|p2:count[1]~regout  & ((\inst34|seg_tempnb[6]~7_combout ))))) # 
// (!\inst34|p2:count[2]~regout  & (((\inst34|seg_tempnb[6]~7_combout ))))

	.clk(gnd),
	.dataa(\inst34|Mod5|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.datab(\inst34|p2:count[2]~regout ),
	.datac(\inst34|p2:count[1]~regout ),
	.datad(\inst34|seg_tempnb[6]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_tempnb[6]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempnb[6]~24 .lut_mask = "bf80";
defparam \inst34|seg_tempnb[6]~24 .operation_mode = "normal";
defparam \inst34|seg_tempnb[6]~24 .output_mode = "comb_only";
defparam \inst34|seg_tempnb[6]~24 .register_cascade_mode = "off";
defparam \inst34|seg_tempnb[6]~24 .sum_lutc_input = "datac";
defparam \inst34|seg_tempnb[6]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N8
maxii_lcell \inst34|seg_tempnb[6]~9 (
// Equation(s):
// \inst34|seg_tempnb[6]~9_combout  = (\inst34|p2:count[2]~regout  & ((\inst34|p2:count[1]~regout  & ((\inst14|count_u1 [0]))) # (!\inst34|p2:count[1]~regout  & (\inst14|count_u3 [0]))))

	.clk(gnd),
	.dataa(\inst34|p2:count[1]~regout ),
	.datab(\inst14|count_u3 [0]),
	.datac(\inst14|count_u1 [0]),
	.datad(\inst34|p2:count[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_tempnb[6]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempnb[6]~9 .lut_mask = "e400";
defparam \inst34|seg_tempnb[6]~9 .operation_mode = "normal";
defparam \inst34|seg_tempnb[6]~9 .output_mode = "comb_only";
defparam \inst34|seg_tempnb[6]~9 .register_cascade_mode = "off";
defparam \inst34|seg_tempnb[6]~9 .sum_lutc_input = "datac";
defparam \inst34|seg_tempnb[6]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N9
maxii_lcell \inst34|seg_tempnb[6]~10 (
// Equation(s):
// \inst34|seg_tempnb[6]~10_combout  = ((\inst34|seg_tempnb[6]~9_combout ) # ((\inst14|count_u2 [0] & !\inst34|p2:count[2]~regout )))

	.clk(gnd),
	.dataa(\inst14|count_u2 [0]),
	.datab(\inst34|p2:count[2]~regout ),
	.datac(vcc),
	.datad(\inst34|seg_tempnb[6]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_tempnb[6]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempnb[6]~10 .lut_mask = "ff22";
defparam \inst34|seg_tempnb[6]~10 .operation_mode = "normal";
defparam \inst34|seg_tempnb[6]~10 .output_mode = "comb_only";
defparam \inst34|seg_tempnb[6]~10 .register_cascade_mode = "off";
defparam \inst34|seg_tempnb[6]~10 .sum_lutc_input = "datac";
defparam \inst34|seg_tempnb[6]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N0
maxii_lcell \inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0 (
// Equation(s):
// \inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout  = ((\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (!\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella [1])) # 
// (!\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\inst14|count_u1 [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datac(\inst14|count_u1 [1]),
	.datad(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0 .lut_mask = "33f0";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0 .operation_mode = "normal";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0 .output_mode = "comb_only";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0 .register_cascade_mode = "off";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0 .sum_lutc_input = "datac";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N8
maxii_lcell \inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0 (
// Equation(s):
// \inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout  = ((\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (!\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella [1])) # 
// (!\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\inst14|count_u3 [1]))))

	.clk(gnd),
	.dataa(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datab(vcc),
	.datac(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\inst14|count_u3 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0 .lut_mask = "5f50";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0 .operation_mode = "normal";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0 .output_mode = "comb_only";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0 .register_cascade_mode = "off";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0 .sum_lutc_input = "datac";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N0
maxii_lcell \inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0 (
// Equation(s):
// \inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout  = ((\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((!\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]))) # 
// (!\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (\inst14|count_u2 [1])))

	.clk(gnd),
	.dataa(\inst14|count_u2 [1]),
	.datab(vcc),
	.datac(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datad(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0 .lut_mask = "0faa";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0 .operation_mode = "normal";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0 .output_mode = "comb_only";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0 .register_cascade_mode = "off";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0 .sum_lutc_input = "datac";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N7
maxii_lcell \inst34|seg_tempnb[6]~6 (
// Equation(s):
// \inst34|seg_tempnb[6]~6_combout  = ((\inst34|p2:count[2]~regout  & (\inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout )) # (!\inst34|p2:count[2]~regout  & ((\inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|p2:count[2]~regout ),
	.datac(\inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datad(\inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_tempnb[6]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempnb[6]~6 .lut_mask = "f3c0";
defparam \inst34|seg_tempnb[6]~6 .operation_mode = "normal";
defparam \inst34|seg_tempnb[6]~6 .output_mode = "comb_only";
defparam \inst34|seg_tempnb[6]~6 .register_cascade_mode = "off";
defparam \inst34|seg_tempnb[6]~6 .sum_lutc_input = "datac";
defparam \inst34|seg_tempnb[6]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N8
maxii_lcell \inst34|seg_tempnb[6]~23 (
// Equation(s):
// \inst34|seg_tempnb[6]~23_combout  = (\inst34|p2:count[1]~regout  & ((\inst34|p2:count[2]~regout  & (\inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout )) # (!\inst34|p2:count[2]~regout  & ((\inst34|seg_tempnb[6]~6_combout ))))) # 
// (!\inst34|p2:count[1]~regout  & (((\inst34|seg_tempnb[6]~6_combout ))))

	.clk(gnd),
	.dataa(\inst34|p2:count[1]~regout ),
	.datab(\inst34|p2:count[2]~regout ),
	.datac(\inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datad(\inst34|seg_tempnb[6]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_tempnb[6]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempnb[6]~23 .lut_mask = "f780";
defparam \inst34|seg_tempnb[6]~23 .operation_mode = "normal";
defparam \inst34|seg_tempnb[6]~23 .output_mode = "comb_only";
defparam \inst34|seg_tempnb[6]~23 .register_cascade_mode = "off";
defparam \inst34|seg_tempnb[6]~23 .sum_lutc_input = "datac";
defparam \inst34|seg_tempnb[6]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N4
maxii_lcell \inst34|Mod5|auto_generated|divider|divider|StageOut[22]~6 (
// Equation(s):
// \inst34|Mod5|auto_generated|divider|divider|StageOut[22]~6_combout  = (\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (((\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout )))) # 
// (!\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\inst34|Mod5|auto_generated|divider|divider|StageOut[16]~5_combout ) # ((\inst34|Mod5|auto_generated|divider|divider|StageOut[16]~4_combout ))))

	.clk(gnd),
	.dataa(\inst34|Mod5|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datab(\inst34|Mod5|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datac(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.datad(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod5|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[22]~6 .lut_mask = "f0ee";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[22]~6 .operation_mode = "normal";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[22]~6 .output_mode = "comb_only";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[22]~6 .register_cascade_mode = "off";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[22]~6 .sum_lutc_input = "datac";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[22]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N5
maxii_lcell \inst34|Mod3|auto_generated|divider|divider|StageOut[22]~6 (
// Equation(s):
// \inst34|Mod3|auto_generated|divider|divider|StageOut[22]~6_combout  = (\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (((\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout )))) # 
// (!\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\inst34|Mod3|auto_generated|divider|divider|StageOut[16]~4_combout ) # ((\inst34|Mod3|auto_generated|divider|divider|StageOut[16]~5_combout ))))

	.clk(gnd),
	.dataa(\inst34|Mod3|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datab(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.datac(\inst34|Mod3|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datad(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod3|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[22]~6 .lut_mask = "ccfa";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[22]~6 .operation_mode = "normal";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[22]~6 .output_mode = "comb_only";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[22]~6 .register_cascade_mode = "off";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[22]~6 .sum_lutc_input = "datac";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[22]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N2
maxii_lcell \inst34|Mod1|auto_generated|divider|divider|StageOut[22]~6 (
// Equation(s):
// \inst34|Mod1|auto_generated|divider|divider|StageOut[22]~6_combout  = (\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (((\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout )))) # 
// (!\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\inst34|Mod1|auto_generated|divider|divider|StageOut[16]~5_combout ) # ((\inst34|Mod1|auto_generated|divider|divider|StageOut[16]~4_combout ))))

	.clk(gnd),
	.dataa(\inst34|Mod1|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datab(\inst34|Mod1|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datac(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.datad(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod1|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[22]~6 .lut_mask = "f0ee";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[22]~6 .operation_mode = "normal";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[22]~6 .output_mode = "comb_only";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[22]~6 .register_cascade_mode = "off";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[22]~6 .sum_lutc_input = "datac";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[22]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N1
maxii_lcell \inst34|seg_tempnb[6]~8 (
// Equation(s):
// \inst34|seg_tempnb[6]~8_combout  = ((\inst34|p2:count[2]~regout  & (\inst34|Mod3|auto_generated|divider|divider|StageOut[22]~6_combout )) # (!\inst34|p2:count[2]~regout  & ((\inst34|Mod1|auto_generated|divider|divider|StageOut[22]~6_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|p2:count[2]~regout ),
	.datac(\inst34|Mod3|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.datad(\inst34|Mod1|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_tempnb[6]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempnb[6]~8 .lut_mask = "f3c0";
defparam \inst34|seg_tempnb[6]~8 .operation_mode = "normal";
defparam \inst34|seg_tempnb[6]~8 .output_mode = "comb_only";
defparam \inst34|seg_tempnb[6]~8 .register_cascade_mode = "off";
defparam \inst34|seg_tempnb[6]~8 .sum_lutc_input = "datac";
defparam \inst34|seg_tempnb[6]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N2
maxii_lcell \inst34|seg_tempnb[6]~25 (
// Equation(s):
// \inst34|seg_tempnb[6]~25_combout  = (\inst34|p2:count[1]~regout  & ((\inst34|p2:count[2]~regout  & (\inst34|Mod5|auto_generated|divider|divider|StageOut[22]~6_combout )) # (!\inst34|p2:count[2]~regout  & ((\inst34|seg_tempnb[6]~8_combout ))))) # 
// (!\inst34|p2:count[1]~regout  & (((\inst34|seg_tempnb[6]~8_combout ))))

	.clk(gnd),
	.dataa(\inst34|p2:count[1]~regout ),
	.datab(\inst34|p2:count[2]~regout ),
	.datac(\inst34|Mod5|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.datad(\inst34|seg_tempnb[6]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_tempnb[6]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempnb[6]~25 .lut_mask = "f780";
defparam \inst34|seg_tempnb[6]~25 .operation_mode = "normal";
defparam \inst34|seg_tempnb[6]~25 .output_mode = "comb_only";
defparam \inst34|seg_tempnb[6]~25 .register_cascade_mode = "off";
defparam \inst34|seg_tempnb[6]~25 .sum_lutc_input = "datac";
defparam \inst34|seg_tempnb[6]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxii_lcell \inst34|seg[6]~2 (
// Equation(s):
// \inst34|seg[6]~2_combout  = (((!\inst34|p2:count[1]~regout  & !\inst34|p2:count[2]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|p2:count[1]~regout ),
	.datad(\inst34|p2:count[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg[6]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg[6]~2 .lut_mask = "000f";
defparam \inst34|seg[6]~2 .operation_mode = "normal";
defparam \inst34|seg[6]~2 .output_mode = "comb_only";
defparam \inst34|seg[6]~2 .register_cascade_mode = "off";
defparam \inst34|seg[6]~2 .sum_lutc_input = "datac";
defparam \inst34|seg[6]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N5
maxii_lcell \inst34|seg_tempna[6]~2 (
// Equation(s):
// \inst34|seg_tempna[6]~2_combout  = (((\inst34|p2:count[1]~regout  & \inst34|p2:count[2]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|p2:count[1]~regout ),
	.datad(\inst34|p2:count[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_tempna[6]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempna[6]~2 .lut_mask = "f000";
defparam \inst34|seg_tempna[6]~2 .operation_mode = "normal";
defparam \inst34|seg_tempna[6]~2 .output_mode = "comb_only";
defparam \inst34|seg_tempna[6]~2 .register_cascade_mode = "off";
defparam \inst34|seg_tempna[6]~2 .sum_lutc_input = "datac";
defparam \inst34|seg_tempna[6]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N3
maxii_lcell \inst34|Mod5|auto_generated|divider|divider|StageOut[24]~9 (
// Equation(s):
// \inst34|Mod5|auto_generated|divider|divider|StageOut[24]~9_combout  = (\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (((\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout )))) # 
// (!\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7_combout ) # ((\inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8_combout ))))

	.clk(gnd),
	.dataa(\inst34|Mod5|auto_generated|divider|divider|StageOut[18]~7_combout ),
	.datab(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datac(\inst34|Mod5|auto_generated|divider|divider|StageOut[18]~8_combout ),
	.datad(\inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod5|auto_generated|divider|divider|StageOut[24]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[24]~9 .lut_mask = "fe32";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[24]~9 .operation_mode = "normal";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[24]~9 .output_mode = "comb_only";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[24]~9 .register_cascade_mode = "off";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[24]~9 .sum_lutc_input = "datac";
defparam \inst34|Mod5|auto_generated|divider|divider|StageOut[24]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N2
maxii_lcell \inst34|seg_tempnb[6]~13 (
// Equation(s):
// \inst34|seg_tempnb[6]~13_combout  = (!\inst34|p2~0_combout  & (!\inst34|p2:count[0]~regout  & ((!\inst34|Mod5|auto_generated|divider|divider|StageOut[24]~9_combout ) # (!\inst34|seg_tempna[6]~2_combout ))))

	.clk(gnd),
	.dataa(\inst34|p2~0_combout ),
	.datab(\inst34|seg_tempna[6]~2_combout ),
	.datac(\inst34|p2:count[0]~regout ),
	.datad(\inst34|Mod5|auto_generated|divider|divider|StageOut[24]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_tempnb[6]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempnb[6]~13 .lut_mask = "0105";
defparam \inst34|seg_tempnb[6]~13 .operation_mode = "normal";
defparam \inst34|seg_tempnb[6]~13 .output_mode = "comb_only";
defparam \inst34|seg_tempnb[6]~13 .register_cascade_mode = "off";
defparam \inst34|seg_tempnb[6]~13 .sum_lutc_input = "datac";
defparam \inst34|seg_tempnb[6]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N7
maxii_lcell \inst34|Mod3|auto_generated|divider|divider|StageOut[24]~9 (
// Equation(s):
// \inst34|Mod3|auto_generated|divider|divider|StageOut[24]~9_combout  = (\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (((\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout )))) # 
// (!\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\inst34|Mod3|auto_generated|divider|divider|StageOut[18]~7_combout ) # ((\inst34|Mod3|auto_generated|divider|divider|StageOut[18]~8_combout ))))

	.clk(gnd),
	.dataa(\inst34|Mod3|auto_generated|divider|divider|StageOut[18]~7_combout ),
	.datab(\inst34|Mod3|auto_generated|divider|divider|StageOut[18]~8_combout ),
	.datac(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod3|auto_generated|divider|divider|StageOut[24]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[24]~9 .lut_mask = "fe0e";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[24]~9 .operation_mode = "normal";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[24]~9 .output_mode = "comb_only";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[24]~9 .register_cascade_mode = "off";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[24]~9 .sum_lutc_input = "datac";
defparam \inst34|Mod3|auto_generated|divider|divider|StageOut[24]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N3
maxii_lcell \inst34|Mod1|auto_generated|divider|divider|StageOut[24]~9 (
// Equation(s):
// \inst34|Mod1|auto_generated|divider|divider|StageOut[24]~9_combout  = (\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (((\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout )))) # 
// (!\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8_combout ) # ((\inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7_combout ))))

	.clk(gnd),
	.dataa(\inst34|Mod1|auto_generated|divider|divider|StageOut[18]~8_combout ),
	.datab(\inst34|Mod1|auto_generated|divider|divider|StageOut[18]~7_combout ),
	.datac(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.datad(\inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mod1|auto_generated|divider|divider|StageOut[24]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[24]~9 .lut_mask = "f0ee";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[24]~9 .operation_mode = "normal";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[24]~9 .output_mode = "comb_only";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[24]~9 .register_cascade_mode = "off";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[24]~9 .sum_lutc_input = "datac";
defparam \inst34|Mod1|auto_generated|divider|divider|StageOut[24]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N0
maxii_lcell \inst34|seg_tempnb[6]~12 (
// Equation(s):
// \inst34|seg_tempnb[6]~12_combout  = (\inst34|p2:count[2]~regout  & (!\inst34|p2:count[1]~regout  & (\inst34|Mod3|auto_generated|divider|divider|StageOut[24]~9_combout ))) # (!\inst34|p2:count[2]~regout  & 
// (((\inst34|Mod1|auto_generated|divider|divider|StageOut[24]~9_combout ))))

	.clk(gnd),
	.dataa(\inst34|p2:count[1]~regout ),
	.datab(\inst34|p2:count[2]~regout ),
	.datac(\inst34|Mod3|auto_generated|divider|divider|StageOut[24]~9_combout ),
	.datad(\inst34|Mod1|auto_generated|divider|divider|StageOut[24]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_tempnb[6]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempnb[6]~12 .lut_mask = "7340";
defparam \inst34|seg_tempnb[6]~12 .operation_mode = "normal";
defparam \inst34|seg_tempnb[6]~12 .output_mode = "comb_only";
defparam \inst34|seg_tempnb[6]~12 .register_cascade_mode = "off";
defparam \inst34|seg_tempnb[6]~12 .sum_lutc_input = "datac";
defparam \inst34|seg_tempnb[6]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N4
maxii_lcell \inst34|seg_tempnb[6]~11 (
// Equation(s):
// \inst34|seg_tempnb[6]~11_combout  = ((\inst34|seg_tempnb[6]~24_combout  & ((\inst34|seg_tempnb[6]~23_combout ) # (\inst34|seg_tempnb[6]~25_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|seg_tempnb[6]~23_combout ),
	.datac(\inst34|seg_tempnb[6]~25_combout ),
	.datad(\inst34|seg_tempnb[6]~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_tempnb[6]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempnb[6]~11 .lut_mask = "fc00";
defparam \inst34|seg_tempnb[6]~11 .operation_mode = "normal";
defparam \inst34|seg_tempnb[6]~11 .output_mode = "comb_only";
defparam \inst34|seg_tempnb[6]~11 .register_cascade_mode = "off";
defparam \inst34|seg_tempnb[6]~11 .sum_lutc_input = "datac";
defparam \inst34|seg_tempnb[6]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N5
maxii_lcell \inst34|seg_tempnb[6]~14 (
// Equation(s):
// \inst34|seg_tempnb[6]~14_combout  = (!\inst34|seg[6]~2_combout  & (\inst34|seg_tempnb[6]~13_combout  & (!\inst34|seg_tempnb[6]~12_combout  & !\inst34|seg_tempnb[6]~11_combout )))

	.clk(gnd),
	.dataa(\inst34|seg[6]~2_combout ),
	.datab(\inst34|seg_tempnb[6]~13_combout ),
	.datac(\inst34|seg_tempnb[6]~12_combout ),
	.datad(\inst34|seg_tempnb[6]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_tempnb[6]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempnb[6]~14 .lut_mask = "0004";
defparam \inst34|seg_tempnb[6]~14 .operation_mode = "normal";
defparam \inst34|seg_tempnb[6]~14 .output_mode = "comb_only";
defparam \inst34|seg_tempnb[6]~14 .register_cascade_mode = "off";
defparam \inst34|seg_tempnb[6]~14 .sum_lutc_input = "datac";
defparam \inst34|seg_tempnb[6]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N9
maxii_lcell \inst34|seg_tempnb[6] (
// Equation(s):
// \inst34|seg_tempnb [6] = DFFEAS((!\inst34|seg_tempnb[6]~24_combout  & (!\inst34|seg_tempnb[6]~23_combout  & (\inst34|seg_tempnb[6]~10_combout  $ (\inst34|seg_tempnb[6]~25_combout )))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_tempnb[6]~14_combout , , , 
// , )

	.clk(\clock~combout ),
	.dataa(\inst34|seg_tempnb[6]~24_combout ),
	.datab(\inst34|seg_tempnb[6]~10_combout ),
	.datac(\inst34|seg_tempnb[6]~23_combout ),
	.datad(\inst34|seg_tempnb[6]~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_tempnb[6]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_tempnb [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempnb[6] .lut_mask = "0104";
defparam \inst34|seg_tempnb[6] .operation_mode = "normal";
defparam \inst34|seg_tempnb[6] .output_mode = "reg_only";
defparam \inst34|seg_tempnb[6] .register_cascade_mode = "off";
defparam \inst34|seg_tempnb[6] .sum_lutc_input = "datac";
defparam \inst34|seg_tempnb[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N2
maxii_lcell \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] = ((\inst14|count_u2 [2]))
// \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY(((\inst14|count_u2 [2])))
// \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27  = CARRY(((\inst14|count_u2 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_u2 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ));
// synopsys translate_off
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "cccc";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N3
maxii_lcell \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N6
maxii_lcell \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY((\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))
// \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24  = CARRY((\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))

	.clk(gnd),
	.dataa(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ));
// synopsys translate_off
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N7
maxii_lcell \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = (\inst14|count_u2 [3] $ ((!\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY(((!\inst14|count_u2 [3] & !\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25  = CARRY(((!\inst14|count_u2 [3] & !\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_u2 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ));
// synopsys translate_off
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "c303";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N8
maxii_lcell \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = (\inst14|count_u2 [4] $ ((!\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY(((\inst14|count_u2 [4] & !\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26  = CARRY(((\inst14|count_u2 [4] & !\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_u2 [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ));
// synopsys translate_off
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "c30c";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N9
maxii_lcell \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N5
maxii_lcell \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] = (\inst14|count_u1 [2])
// \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY((\inst14|count_u1 [2]))
// \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27  = CARRY((\inst14|count_u1 [2]))

	.clk(gnd),
	.dataa(\inst14|count_u1 [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ));
// synopsys translate_off
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "aaaa";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N6
maxii_lcell \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N1
maxii_lcell \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY(((\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout )))
// \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24  = CARRY(((\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ));
// synopsys translate_off
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N2
maxii_lcell \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = (\inst14|count_u1 [3] $ ((!\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY(((!\inst14|count_u1 [3] & !\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25  = CARRY(((!\inst14|count_u1 [3] & !\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_u1 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ));
// synopsys translate_off
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "c303";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N3
maxii_lcell \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = \inst14|count_u1 [4] $ ((((!\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ))))
// \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY((\inst14|count_u1 [4] & ((!\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ))))
// \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26  = CARRY((\inst14|count_u1 [4] & ((!\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ))))

	.clk(gnd),
	.dataa(\inst14|count_u1 [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ));
// synopsys translate_off
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "a50a";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N4
maxii_lcell \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N3
maxii_lcell \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] = ((\inst14|count_u3 [2]))
// \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY(((\inst14|count_u3 [2])))
// \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27  = CARRY(((\inst14|count_u3 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_u3 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ));
// synopsys translate_off
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "cccc";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N4
maxii_lcell \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N5
maxii_lcell \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY((\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))
// \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24  = CARRY((\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))

	.clk(gnd),
	.dataa(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ));
// synopsys translate_off
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N6
maxii_lcell \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = \inst14|count_u3 [3] $ ((((!\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY((!\inst14|count_u3 [3] & ((!\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25  = CARRY((!\inst14|count_u3 [3] & ((!\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ))))

	.clk(gnd),
	.dataa(\inst14|count_u3 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ));
// synopsys translate_off
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "a505";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N7
maxii_lcell \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = (\inst14|count_u3 [4] $ ((!\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY(((\inst14|count_u3 [4] & !\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26  = CARRY(((\inst14|count_u3 [4] & !\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_u3 [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ));
// synopsys translate_off
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "c30c";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N8
maxii_lcell \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N0
maxii_lcell \inst34|seg_tempna[6]~4 (
// Equation(s):
// \inst34|seg_tempna[6]~4_combout  = (\inst34|p2:count[2]~regout  & ((\inst34|p2:count[1]~regout  & (\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )) # (!\inst34|p2:count[1]~regout  & 
// ((\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))))

	.clk(gnd),
	.dataa(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datab(\inst34|p2:count[1]~regout ),
	.datac(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\inst34|p2:count[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_tempna[6]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempna[6]~4 .lut_mask = "b800";
defparam \inst34|seg_tempna[6]~4 .operation_mode = "normal";
defparam \inst34|seg_tempna[6]~4 .output_mode = "comb_only";
defparam \inst34|seg_tempna[6]~4 .register_cascade_mode = "off";
defparam \inst34|seg_tempna[6]~4 .sum_lutc_input = "datac";
defparam \inst34|seg_tempna[6]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N5
maxii_lcell \inst34|Div1|auto_generated|divider|divider|StageOut[18]~1 (
// Equation(s):
// \inst34|Div1|auto_generated|divider|divider|StageOut[18]~1_combout  = ((\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(vcc),
	.datad(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div1|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[18]~1 .lut_mask = "cc00";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[18]~1 .operation_mode = "normal";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[18]~1 .output_mode = "comb_only";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[18]~1 .register_cascade_mode = "off";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[18]~1 .sum_lutc_input = "datac";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[18]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N4
maxii_lcell \inst34|Div1|auto_generated|divider|divider|StageOut[18]~0 (
// Equation(s):
// \inst34|Div1|auto_generated|divider|divider|StageOut[18]~0_combout  = ((\inst14|count_u2 [4] & ((!\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_u2 [4]),
	.datac(vcc),
	.datad(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div1|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[18]~0 .lut_mask = "00cc";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[18]~0 .operation_mode = "normal";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[18]~0 .output_mode = "comb_only";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[18]~0 .register_cascade_mode = "off";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[18]~0 .sum_lutc_input = "datac";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[18]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N1
maxii_lcell \inst34|Div1|auto_generated|divider|divider|StageOut[17]~3 (
// Equation(s):
// \inst34|Div1|auto_generated|divider|divider|StageOut[17]~3_combout  = (((\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  & \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datad(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div1|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[17]~3 .lut_mask = "f000";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[17]~3 .operation_mode = "normal";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[17]~3 .output_mode = "comb_only";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[17]~3 .register_cascade_mode = "off";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[17]~3 .sum_lutc_input = "datac";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[17]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N9
maxii_lcell \inst34|Div1|auto_generated|divider|divider|StageOut[17]~2 (
// Equation(s):
// \inst34|Div1|auto_generated|divider|divider|StageOut[17]~2_combout  = (((!\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \inst14|count_u2 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\inst14|count_u2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div1|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[17]~2 .lut_mask = "0f00";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[17]~2 .operation_mode = "normal";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[17]~2 .output_mode = "comb_only";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[17]~2 .register_cascade_mode = "off";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[17]~2 .sum_lutc_input = "datac";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[17]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N0
maxii_lcell \inst34|Div1|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \inst34|Div1|auto_generated|divider|divider|StageOut[16]~5_combout  = ((!\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] & ((\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datac(vcc),
	.datad(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div1|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = "3300";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[16]~5 .operation_mode = "normal";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[16]~5 .output_mode = "comb_only";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[16]~5 .register_cascade_mode = "off";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[16]~5 .sum_lutc_input = "datac";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[16]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N7
maxii_lcell \inst34|Div1|auto_generated|divider|divider|StageOut[16]~4 (
// Equation(s):
// \inst34|Div1|auto_generated|divider|divider|StageOut[16]~4_combout  = (((!\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \inst14|count_u2 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\inst14|count_u2 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div1|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[16]~4 .lut_mask = "0f00";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[16]~4 .operation_mode = "normal";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[16]~4 .output_mode = "comb_only";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[16]~4 .register_cascade_mode = "off";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[16]~4 .sum_lutc_input = "datac";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[16]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N5
maxii_lcell \inst34|Div1|auto_generated|divider|divider|StageOut[15]~6 (
// Equation(s):
// \inst34|Div1|auto_generated|divider|divider|StageOut[15]~6_combout  = (((!\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \inst14|count_u2 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\inst14|count_u2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div1|auto_generated|divider|divider|StageOut[15]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[15]~6 .lut_mask = "0f00";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[15]~6 .operation_mode = "normal";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[15]~6 .output_mode = "comb_only";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[15]~6 .register_cascade_mode = "off";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[15]~6 .sum_lutc_input = "datac";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[15]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N6
maxii_lcell \inst34|Div1|auto_generated|divider|divider|StageOut[15]~7 (
// Equation(s):
// \inst34|Div1|auto_generated|divider|divider|StageOut[15]~7_combout  = (((\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \inst14|count_u2 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\inst14|count_u2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div1|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[15]~7 .lut_mask = "f000";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[15]~7 .operation_mode = "normal";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[15]~7 .output_mode = "comb_only";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[15]~7 .register_cascade_mode = "off";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[15]~7 .sum_lutc_input = "datac";
defparam \inst34|Div1|auto_generated|divider|divider|StageOut[15]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N0
maxii_lcell \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~24 (
// Equation(s):
// \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~24_cout0  = CARRY((\inst34|Div1|auto_generated|divider|divider|StageOut[15]~6_combout ) # ((\inst34|Div1|auto_generated|divider|divider|StageOut[15]~7_combout )))
// \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~24COUT1_28  = CARRY((\inst34|Div1|auto_generated|divider|divider|StageOut[15]~6_combout ) # ((\inst34|Div1|auto_generated|divider|divider|StageOut[15]~7_combout )))

	.clk(gnd),
	.dataa(\inst34|Div1|auto_generated|divider|divider|StageOut[15]~6_combout ),
	.datab(\inst34|Div1|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~24_cout0 ),
	.cout1(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~24COUT1_28 ));
// synopsys translate_off
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~24 .lut_mask = "ffee";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~24 .operation_mode = "arithmetic";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~24 .output_mode = "none";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~24 .register_cascade_mode = "off";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~24 .sum_lutc_input = "datac";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N1
maxii_lcell \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~19 (
// Equation(s):
// \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~19_cout0  = CARRY((!\inst34|Div1|auto_generated|divider|divider|StageOut[16]~5_combout  & (!\inst34|Div1|auto_generated|divider|divider|StageOut[16]~4_combout  & 
// !\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~24_cout0 )))
// \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~19COUT1_29  = CARRY((!\inst34|Div1|auto_generated|divider|divider|StageOut[16]~5_combout  & (!\inst34|Div1|auto_generated|divider|divider|StageOut[16]~4_combout  & 
// !\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~24COUT1_28 )))

	.clk(gnd),
	.dataa(\inst34|Div1|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datab(\inst34|Div1|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~24_cout0 ),
	.cin1(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~24COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~19_cout0 ),
	.cout1(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~19COUT1_29 ));
// synopsys translate_off
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~19 .cin0_used = "true";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~19 .cin1_used = "true";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~19 .lut_mask = "ff01";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~19 .operation_mode = "arithmetic";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~19 .output_mode = "none";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~19 .register_cascade_mode = "off";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~19 .sum_lutc_input = "cin";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N2
maxii_lcell \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~14 (
// Equation(s):
// \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~14_cout0  = CARRY((!\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~19_cout0  & ((\inst34|Div1|auto_generated|divider|divider|StageOut[17]~3_combout ) # 
// (\inst34|Div1|auto_generated|divider|divider|StageOut[17]~2_combout ))))
// \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~14COUT1_30  = CARRY((!\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~19COUT1_29  & ((\inst34|Div1|auto_generated|divider|divider|StageOut[17]~3_combout ) # 
// (\inst34|Div1|auto_generated|divider|divider|StageOut[17]~2_combout ))))

	.clk(gnd),
	.dataa(\inst34|Div1|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.datab(\inst34|Div1|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~19_cout0 ),
	.cin1(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~19COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~14_cout0 ),
	.cout1(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~14COUT1_30 ));
// synopsys translate_off
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~14 .cin0_used = "true";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~14 .cin1_used = "true";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~14 .lut_mask = "ff0e";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~14 .operation_mode = "arithmetic";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~14 .output_mode = "none";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~14 .register_cascade_mode = "off";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~14 .sum_lutc_input = "cin";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N3
maxii_lcell \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~9 (
// Equation(s):
// \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~9_cout0  = CARRY((!\inst34|Div1|auto_generated|divider|divider|StageOut[18]~1_combout  & (!\inst34|Div1|auto_generated|divider|divider|StageOut[18]~0_combout  & 
// !\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~14_cout0 )))
// \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~9COUT1_31  = CARRY((!\inst34|Div1|auto_generated|divider|divider|StageOut[18]~1_combout  & (!\inst34|Div1|auto_generated|divider|divider|StageOut[18]~0_combout  & 
// !\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~14COUT1_30 )))

	.clk(gnd),
	.dataa(\inst34|Div1|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.datab(\inst34|Div1|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~14_cout0 ),
	.cin1(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~14COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~9_cout0 ),
	.cout1(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~9COUT1_31 ));
// synopsys translate_off
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~9 .cin0_used = "true";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~9 .cin1_used = "true";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~9 .lut_mask = "ff01";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~9 .operation_mode = "arithmetic";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~9 .output_mode = "none";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~9 .register_cascade_mode = "off";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~9 .sum_lutc_input = "cin";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N4
maxii_lcell \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~1 (
// Equation(s):
// \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~1_combout  = (((!\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~9_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~9_cout0 ),
	.cin1(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~9COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~1 .cin0_used = "true";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~1 .cin1_used = "true";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~1 .lut_mask = "0f0f";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~1 .operation_mode = "normal";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~1 .output_mode = "comb_only";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~1 .register_cascade_mode = "off";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~1 .sum_lutc_input = "cin";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N5
maxii_lcell \inst34|Div3|auto_generated|divider|divider|StageOut[18]~1 (
// Equation(s):
// \inst34|Div3|auto_generated|divider|divider|StageOut[18]~1_combout  = (((\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  & \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.datad(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div3|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[18]~1 .lut_mask = "f000";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[18]~1 .operation_mode = "normal";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[18]~1 .output_mode = "comb_only";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[18]~1 .register_cascade_mode = "off";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[18]~1 .sum_lutc_input = "datac";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[18]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N7
maxii_lcell \inst34|Div3|auto_generated|divider|divider|StageOut[18]~0 (
// Equation(s):
// \inst34|Div3|auto_generated|divider|divider|StageOut[18]~0_combout  = (\inst14|count_u1 [4] & (((!\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\inst14|count_u1 [4]),
	.datab(vcc),
	.datac(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div3|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[18]~0 .lut_mask = "0a0a";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[18]~0 .operation_mode = "normal";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[18]~0 .output_mode = "comb_only";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[18]~0 .register_cascade_mode = "off";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[18]~0 .sum_lutc_input = "datac";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[18]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N5
maxii_lcell \inst34|Div3|auto_generated|divider|divider|StageOut[17]~3 (
// Equation(s):
// \inst34|Div3|auto_generated|divider|divider|StageOut[17]~3_combout  = (((\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div3|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[17]~3 .lut_mask = "f000";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[17]~3 .operation_mode = "normal";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[17]~3 .output_mode = "comb_only";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[17]~3 .register_cascade_mode = "off";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[17]~3 .sum_lutc_input = "datac";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[17]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N6
maxii_lcell \inst34|Div3|auto_generated|divider|divider|StageOut[17]~2 (
// Equation(s):
// \inst34|Div3|auto_generated|divider|divider|StageOut[17]~2_combout  = (((!\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \inst14|count_u1 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\inst14|count_u1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div3|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[17]~2 .lut_mask = "0f00";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[17]~2 .operation_mode = "normal";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[17]~2 .output_mode = "comb_only";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[17]~2 .register_cascade_mode = "off";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[17]~2 .sum_lutc_input = "datac";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[17]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N6
maxii_lcell \inst34|Div3|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \inst34|Div3|auto_generated|divider|divider|StageOut[16]~5_combout  = ((!\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] & ((\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datac(vcc),
	.datad(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div3|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = "3300";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[16]~5 .operation_mode = "normal";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[16]~5 .output_mode = "comb_only";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[16]~5 .register_cascade_mode = "off";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[16]~5 .sum_lutc_input = "datac";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[16]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N9
maxii_lcell \inst34|Div3|auto_generated|divider|divider|StageOut[16]~4 (
// Equation(s):
// \inst34|Div3|auto_generated|divider|divider|StageOut[16]~4_combout  = (((\inst14|count_u1 [2] & !\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|count_u1 [2]),
	.datad(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div3|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[16]~4 .lut_mask = "00f0";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[16]~4 .operation_mode = "normal";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[16]~4 .output_mode = "comb_only";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[16]~4 .register_cascade_mode = "off";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[16]~4 .sum_lutc_input = "datac";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[16]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N8
maxii_lcell \inst34|Div3|auto_generated|divider|divider|StageOut[15]~7 (
// Equation(s):
// \inst34|Div3|auto_generated|divider|divider|StageOut[15]~7_combout  = (((\inst14|count_u1 [1] & \inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|count_u1 [1]),
	.datad(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div3|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[15]~7 .lut_mask = "f000";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[15]~7 .operation_mode = "normal";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[15]~7 .output_mode = "comb_only";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[15]~7 .register_cascade_mode = "off";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[15]~7 .sum_lutc_input = "datac";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[15]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N7
maxii_lcell \inst34|Div3|auto_generated|divider|divider|StageOut[15]~6 (
// Equation(s):
// \inst34|Div3|auto_generated|divider|divider|StageOut[15]~6_combout  = (((\inst14|count_u1 [1] & !\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|count_u1 [1]),
	.datad(\inst34|Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div3|auto_generated|divider|divider|StageOut[15]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[15]~6 .lut_mask = "00f0";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[15]~6 .operation_mode = "normal";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[15]~6 .output_mode = "comb_only";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[15]~6 .register_cascade_mode = "off";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[15]~6 .sum_lutc_input = "datac";
defparam \inst34|Div3|auto_generated|divider|divider|StageOut[15]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N0
maxii_lcell \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  = CARRY((\inst34|Div3|auto_generated|divider|divider|StageOut[15]~7_combout ) # ((\inst34|Div3|auto_generated|divider|divider|StageOut[15]~6_combout )))
// \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_26  = CARRY((\inst34|Div3|auto_generated|divider|divider|StageOut[15]~7_combout ) # ((\inst34|Div3|auto_generated|divider|divider|StageOut[15]~6_combout )))

	.clk(gnd),
	.dataa(\inst34|Div3|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.datab(\inst34|Div3|auto_generated|divider|divider|StageOut[15]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cout1(\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_26 ));
// synopsys translate_off
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "ffee";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "none";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N1
maxii_lcell \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 (
// Equation(s):
// \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  = CARRY((!\inst34|Div3|auto_generated|divider|divider|StageOut[16]~5_combout  & (!\inst34|Div3|auto_generated|divider|divider|StageOut[16]~4_combout  & 
// !\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )))
// \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_27  = CARRY((!\inst34|Div3|auto_generated|divider|divider|StageOut[16]~5_combout  & (!\inst34|Div3|auto_generated|divider|divider|StageOut[16]~4_combout  & 
// !\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_26 )))

	.clk(gnd),
	.dataa(\inst34|Div3|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datab(\inst34|Div3|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cin1(\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cout1(\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_27 ));
// synopsys translate_off
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .cin0_used = "true";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .cin1_used = "true";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .output_mode = "none";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N2
maxii_lcell \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 (
// Equation(s):
// \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0  = CARRY((!\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  & ((\inst34|Div3|auto_generated|divider|divider|StageOut[17]~3_combout ) # 
// (\inst34|Div3|auto_generated|divider|divider|StageOut[17]~2_combout ))))
// \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_28  = CARRY((!\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_27  & ((\inst34|Div3|auto_generated|divider|divider|StageOut[17]~3_combout ) # 
// (\inst34|Div3|auto_generated|divider|divider|StageOut[17]~2_combout ))))

	.clk(gnd),
	.dataa(\inst34|Div3|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.datab(\inst34|Div3|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cin1(\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cout1(\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_28 ));
// synopsys translate_off
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .cin0_used = "true";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .cin1_used = "true";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .lut_mask = "ff0e";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .output_mode = "none";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N3
maxii_lcell \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 (
// Equation(s):
// \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0  = CARRY((!\inst34|Div3|auto_generated|divider|divider|StageOut[18]~1_combout  & (!\inst34|Div3|auto_generated|divider|divider|StageOut[18]~0_combout  & 
// !\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 )))
// \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_29  = CARRY((!\inst34|Div3|auto_generated|divider|divider|StageOut[18]~1_combout  & (!\inst34|Div3|auto_generated|divider|divider|StageOut[18]~0_combout  & 
// !\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_28 )))

	.clk(gnd),
	.dataa(\inst34|Div3|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.datab(\inst34|Div3|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cin1(\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cout1(\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_29 ));
// synopsys translate_off
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin0_used = "true";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin1_used = "true";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .output_mode = "none";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N4
maxii_lcell \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cin1(\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N2
maxii_lcell \inst34|Div2|auto_generated|divider|divider|StageOut[18]~1 (
// Equation(s):
// \inst34|Div2|auto_generated|divider|divider|StageOut[18]~1_combout  = (((\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  & \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.datad(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div2|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[18]~1 .lut_mask = "f000";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[18]~1 .operation_mode = "normal";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[18]~1 .output_mode = "comb_only";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[18]~1 .register_cascade_mode = "off";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[18]~1 .sum_lutc_input = "datac";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[18]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N9
maxii_lcell \inst34|Div2|auto_generated|divider|divider|StageOut[18]~0 (
// Equation(s):
// \inst34|Div2|auto_generated|divider|divider|StageOut[18]~0_combout  = (((!\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \inst14|count_u3 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\inst14|count_u3 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div2|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[18]~0 .lut_mask = "0f00";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[18]~0 .operation_mode = "normal";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[18]~0 .output_mode = "comb_only";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[18]~0 .register_cascade_mode = "off";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[18]~0 .sum_lutc_input = "datac";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[18]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N0
maxii_lcell \inst34|Div2|auto_generated|divider|divider|StageOut[17]~3 (
// Equation(s):
// \inst34|Div2|auto_generated|divider|divider|StageOut[17]~3_combout  = (((\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  & \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datad(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div2|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[17]~3 .lut_mask = "f000";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[17]~3 .operation_mode = "normal";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[17]~3 .output_mode = "comb_only";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[17]~3 .register_cascade_mode = "off";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[17]~3 .sum_lutc_input = "datac";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[17]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N8
maxii_lcell \inst34|Div2|auto_generated|divider|divider|StageOut[17]~2 (
// Equation(s):
// \inst34|Div2|auto_generated|divider|divider|StageOut[17]~2_combout  = (((!\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \inst14|count_u3 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\inst14|count_u3 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div2|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[17]~2 .lut_mask = "0f00";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[17]~2 .operation_mode = "normal";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[17]~2 .output_mode = "comb_only";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[17]~2 .register_cascade_mode = "off";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[17]~2 .sum_lutc_input = "datac";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[17]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N9
maxii_lcell \inst34|Div2|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \inst34|Div2|auto_generated|divider|divider|StageOut[16]~5_combout  = (!\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] & (((\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div2|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = "5500";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[16]~5 .operation_mode = "normal";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[16]~5 .output_mode = "comb_only";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[16]~5 .register_cascade_mode = "off";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[16]~5 .sum_lutc_input = "datac";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[16]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N1
maxii_lcell \inst34|Div2|auto_generated|divider|divider|StageOut[16]~4 (
// Equation(s):
// \inst34|Div2|auto_generated|divider|divider|StageOut[16]~4_combout  = ((\inst14|count_u3 [2] & ((!\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|count_u3 [2]),
	.datac(vcc),
	.datad(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div2|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[16]~4 .lut_mask = "00cc";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[16]~4 .operation_mode = "normal";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[16]~4 .output_mode = "comb_only";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[16]~4 .register_cascade_mode = "off";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[16]~4 .sum_lutc_input = "datac";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[16]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N4
maxii_lcell \inst34|Div2|auto_generated|divider|divider|StageOut[15]~7 (
// Equation(s):
// \inst34|Div2|auto_generated|divider|divider|StageOut[15]~7_combout  = (((\inst14|count_u3 [1] & \inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|count_u3 [1]),
	.datad(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div2|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[15]~7 .lut_mask = "f000";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[15]~7 .operation_mode = "normal";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[15]~7 .output_mode = "comb_only";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[15]~7 .register_cascade_mode = "off";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[15]~7 .sum_lutc_input = "datac";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[15]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N8
maxii_lcell \inst34|Div2|auto_generated|divider|divider|StageOut[15]~6 (
// Equation(s):
// \inst34|Div2|auto_generated|divider|divider|StageOut[15]~6_combout  = (((\inst14|count_u3 [1] & !\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|count_u3 [1]),
	.datad(\inst34|Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div2|auto_generated|divider|divider|StageOut[15]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[15]~6 .lut_mask = "00f0";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[15]~6 .operation_mode = "normal";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[15]~6 .output_mode = "comb_only";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[15]~6 .register_cascade_mode = "off";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[15]~6 .sum_lutc_input = "datac";
defparam \inst34|Div2|auto_generated|divider|divider|StageOut[15]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N5
maxii_lcell \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  = CARRY((\inst34|Div2|auto_generated|divider|divider|StageOut[15]~7_combout ) # ((\inst34|Div2|auto_generated|divider|divider|StageOut[15]~6_combout )))
// \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_26  = CARRY((\inst34|Div2|auto_generated|divider|divider|StageOut[15]~7_combout ) # ((\inst34|Div2|auto_generated|divider|divider|StageOut[15]~6_combout )))

	.clk(gnd),
	.dataa(\inst34|Div2|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.datab(\inst34|Div2|auto_generated|divider|divider|StageOut[15]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cout1(\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_26 ));
// synopsys translate_off
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "ffee";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "none";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N6
maxii_lcell \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 (
// Equation(s):
// \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  = CARRY((!\inst34|Div2|auto_generated|divider|divider|StageOut[16]~5_combout  & (!\inst34|Div2|auto_generated|divider|divider|StageOut[16]~4_combout  & 
// !\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )))
// \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_27  = CARRY((!\inst34|Div2|auto_generated|divider|divider|StageOut[16]~5_combout  & (!\inst34|Div2|auto_generated|divider|divider|StageOut[16]~4_combout  & 
// !\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_26 )))

	.clk(gnd),
	.dataa(\inst34|Div2|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datab(\inst34|Div2|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cin1(\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cout1(\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_27 ));
// synopsys translate_off
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .cin0_used = "true";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .cin1_used = "true";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .output_mode = "none";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N7
maxii_lcell \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 (
// Equation(s):
// \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0  = CARRY((!\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  & ((\inst34|Div2|auto_generated|divider|divider|StageOut[17]~3_combout ) # 
// (\inst34|Div2|auto_generated|divider|divider|StageOut[17]~2_combout ))))
// \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_28  = CARRY((!\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_27  & ((\inst34|Div2|auto_generated|divider|divider|StageOut[17]~3_combout ) # 
// (\inst34|Div2|auto_generated|divider|divider|StageOut[17]~2_combout ))))

	.clk(gnd),
	.dataa(\inst34|Div2|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.datab(\inst34|Div2|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cin1(\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cout1(\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_28 ));
// synopsys translate_off
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .cin0_used = "true";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .cin1_used = "true";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .lut_mask = "ff0e";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .output_mode = "none";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N8
maxii_lcell \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 (
// Equation(s):
// \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0  = CARRY((!\inst34|Div2|auto_generated|divider|divider|StageOut[18]~1_combout  & (!\inst34|Div2|auto_generated|divider|divider|StageOut[18]~0_combout  & 
// !\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 )))
// \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_29  = CARRY((!\inst34|Div2|auto_generated|divider|divider|StageOut[18]~1_combout  & (!\inst34|Div2|auto_generated|divider|divider|StageOut[18]~0_combout  & 
// !\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_28 )))

	.clk(gnd),
	.dataa(\inst34|Div2|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.datab(\inst34|Div2|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cin1(\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cout1(\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_29 ));
// synopsys translate_off
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin0_used = "true";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin1_used = "true";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .output_mode = "none";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N9
maxii_lcell \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cin1(\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N1
maxii_lcell \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (\inst34|p2:count[2]~regout  & ((\inst34|p2:count[1]~regout  & (\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )) # 
// (!\inst34|p2:count[1]~regout  & ((\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))))

	.clk(gnd),
	.dataa(\inst34|p2:count[2]~regout ),
	.datab(\inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datac(\inst34|p2:count[1]~regout ),
	.datad(\inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "8a80";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "datac";
defparam \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxii_lcell \inst34|seg_tempna[6]~6 (
// Equation(s):
// \inst34|seg_tempna[6]~6_combout  = (!\inst34|p2~0_combout  & (\inst34|p2:count[0]~regout  & ((\inst34|p2:count[1]~regout ) # (\inst34|p2:count[2]~regout ))))

	.clk(gnd),
	.dataa(\inst34|p2:count[1]~regout ),
	.datab(\inst34|p2~0_combout ),
	.datac(\inst34|p2:count[0]~regout ),
	.datad(\inst34|p2:count[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_tempna[6]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempna[6]~6 .lut_mask = "3020";
defparam \inst34|seg_tempna[6]~6 .operation_mode = "normal";
defparam \inst34|seg_tempna[6]~6 .output_mode = "comb_only";
defparam \inst34|seg_tempna[6]~6 .register_cascade_mode = "off";
defparam \inst34|seg_tempna[6]~6 .sum_lutc_input = "datac";
defparam \inst34|seg_tempna[6]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N2
maxii_lcell \inst34|seg_tempna[2] (
// Equation(s):
// \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~6  = ((\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ) # ((!\inst34|p2:count[2]~regout  & 
// \inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~1_combout )))
// \inst34|seg_tempna [2] = DFFEAS(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~6 , GLOBAL(\clock~combout ), VCC, , \inst34|seg_tempna[6]~6_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|p2:count[2]~regout ),
	.datab(vcc),
	.datac(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~1_combout ),
	.datad(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_tempna[6]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~6 ),
	.regout(\inst34|seg_tempna [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempna[2] .lut_mask = "ff50";
defparam \inst34|seg_tempna[2] .operation_mode = "normal";
defparam \inst34|seg_tempna[2] .output_mode = "reg_and_comb";
defparam \inst34|seg_tempna[2] .register_cascade_mode = "off";
defparam \inst34|seg_tempna[2] .sum_lutc_input = "datac";
defparam \inst34|seg_tempna[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N0
maxii_lcell \inst34|seg_tempna[6] (
// Equation(s):
// \inst34|seg_tempna [6] = DFFEAS((!\inst34|seg_tempna[6]~4_combout  & (\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~6  & ((\inst34|p2:count[2]~regout ) # 
// (!\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_tempna[6]~6_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|p2:count[2]~regout ),
	.datab(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(\inst34|seg_tempna[6]~4_combout ),
	.datad(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_tempna[6]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_tempna [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempna[6] .lut_mask = "0b00";
defparam \inst34|seg_tempna[6] .operation_mode = "normal";
defparam \inst34|seg_tempna[6] .output_mode = "reg_only";
defparam \inst34|seg_tempna[6] .register_cascade_mode = "off";
defparam \inst34|seg_tempna[6] .sum_lutc_input = "datac";
defparam \inst34|seg_tempna[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N5
maxii_lcell \inst34|seg_temp7[3] (
// Equation(s):
// \inst34|seg_temp7 [3] = DFFEAS((((!\inst34|Mux123~0_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp7[3]~4_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|Mux123~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp7[3]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp7 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp7[3] .lut_mask = "00ff";
defparam \inst34|seg_temp7[3] .operation_mode = "normal";
defparam \inst34|seg_temp7[3] .output_mode = "reg_only";
defparam \inst34|seg_temp7[3] .register_cascade_mode = "off";
defparam \inst34|seg_temp7[3] .sum_lutc_input = "datac";
defparam \inst34|seg_temp7[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \inst34|seg_temp5~10 (
// Equation(s):
// \inst34|seg_temp5~10_combout  = (\inst30|Equal0~1_combout ) # ((\inst34|C [2] & ((\inst34|C [1]) # (!\inst34|C [0]))) # (!\inst34|C [2] & ((\inst34|C [0]) # (!\inst34|C [1]))))

	.clk(gnd),
	.dataa(\inst34|C [2]),
	.datab(\inst34|C [1]),
	.datac(\inst34|C [0]),
	.datad(\inst30|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp5~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp5~10 .lut_mask = "ffdb";
defparam \inst34|seg_temp5~10 .operation_mode = "normal";
defparam \inst34|seg_temp5~10 .output_mode = "comb_only";
defparam \inst34|seg_temp5~10 .register_cascade_mode = "off";
defparam \inst34|seg_temp5~10 .sum_lutc_input = "datac";
defparam \inst34|seg_temp5~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N8
maxii_lcell \inst34|pre[2] (
// Equation(s):
// \inst34|pre [2] = DFFEAS(GND, GLOBAL(\clock~combout ), VCC, , \inst34|Equal14~2 , \inst34|C [2], , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|C [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst34|Equal14~2 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|pre [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|pre[2] .lut_mask = "0000";
defparam \inst34|pre[2] .operation_mode = "normal";
defparam \inst34|pre[2] .output_mode = "reg_only";
defparam \inst34|pre[2] .register_cascade_mode = "off";
defparam \inst34|pre[2] .sum_lutc_input = "datac";
defparam \inst34|pre[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N6
maxii_lcell \inst34|pre[3] (
// Equation(s):
// \inst34|Equal14~1  = (\inst34|pre [2] & (\inst34|C [2] & (M1_pre[3] $ (!\inst34|C [3])))) # (!\inst34|pre [2] & (!\inst34|C [2] & (M1_pre[3] $ (!\inst34|C [3]))))

	.clk(\clock~combout ),
	.dataa(\inst34|pre [2]),
	.datab(\inst34|C [2]),
	.datac(\inst34|C [3]),
	.datad(\inst34|C [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst34|Equal14~2 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Equal14~1 ),
	.regout(\inst34|pre [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|pre[3] .lut_mask = "9009";
defparam \inst34|pre[3] .operation_mode = "normal";
defparam \inst34|pre[3] .output_mode = "comb_only";
defparam \inst34|pre[3] .register_cascade_mode = "off";
defparam \inst34|pre[3] .sum_lutc_input = "qfbk";
defparam \inst34|pre[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N9
maxii_lcell \inst34|pre[0] (
// Equation(s):
// \inst34|pre [0] = DFFEAS(GND, GLOBAL(\clock~combout ), VCC, , \inst34|Equal14~2 , \inst34|C [0], , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|C [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst34|Equal14~2 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|pre [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|pre[0] .lut_mask = "0000";
defparam \inst34|pre[0] .operation_mode = "normal";
defparam \inst34|pre[0] .output_mode = "reg_only";
defparam \inst34|pre[0] .register_cascade_mode = "off";
defparam \inst34|pre[0] .sum_lutc_input = "datac";
defparam \inst34|pre[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N2
maxii_lcell \inst34|pre[1] (
// Equation(s):
// \inst34|Equal14~0  = (\inst34|C [1] & (M1_pre[1] & (\inst34|pre [0] $ (!\inst34|C [0])))) # (!\inst34|C [1] & (!M1_pre[1] & (\inst34|pre [0] $ (!\inst34|C [0]))))

	.clk(\clock~combout ),
	.dataa(\inst34|C [1]),
	.datab(\inst34|pre [0]),
	.datac(\inst34|C [1]),
	.datad(\inst34|C [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst34|Equal14~2 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Equal14~0 ),
	.regout(\inst34|pre [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|pre[1] .lut_mask = "8421";
defparam \inst34|pre[1] .operation_mode = "normal";
defparam \inst34|pre[1] .output_mode = "comb_only";
defparam \inst34|pre[1] .register_cascade_mode = "off";
defparam \inst34|pre[1] .sum_lutc_input = "qfbk";
defparam \inst34|pre[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N3
maxii_lcell \inst34|pre[4] (
// Equation(s):
// \inst34|Equal14~2  = ((\inst34|C [4] $ (M1_pre[4])) # (!\inst34|Equal14~0 )) # (!\inst34|Equal14~1 )

	.clk(\clock~combout ),
	.dataa(\inst34|Equal14~1 ),
	.datab(\inst34|C [4]),
	.datac(\inst34|C [4]),
	.datad(\inst34|Equal14~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst34|Equal14~2 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Equal14~2 ),
	.regout(\inst34|pre [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|pre[4] .lut_mask = "7dff";
defparam \inst34|pre[4] .operation_mode = "normal";
defparam \inst34|pre[4] .output_mode = "comb_only";
defparam \inst34|pre[4] .register_cascade_mode = "off";
defparam \inst34|pre[4] .sum_lutc_input = "qfbk";
defparam \inst34|pre[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxii_lcell \inst34|seg_temp3[3]~0 (
// Equation(s):
// \inst34|seg_temp3[3]~0_combout  = (\inst34|Equal14~2  & ((\inst30|Equal0~1_combout ) # ((!\inst34|seg_temp5[2]~3_combout  & \inst30|Equal0~4_combout ))))

	.clk(gnd),
	.dataa(\inst34|Equal14~2 ),
	.datab(\inst30|Equal0~1_combout ),
	.datac(\inst34|seg_temp5[2]~3_combout ),
	.datad(\inst30|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp3[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp3[3]~0 .lut_mask = "8a88";
defparam \inst34|seg_temp3[3]~0 .operation_mode = "normal";
defparam \inst34|seg_temp3[3]~0 .output_mode = "comb_only";
defparam \inst34|seg_temp3[3]~0 .register_cascade_mode = "off";
defparam \inst34|seg_temp3[3]~0 .sum_lutc_input = "datac";
defparam \inst34|seg_temp3[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \inst34|seg_temp3[3] (
// Equation(s):
// \inst34|seg_temp3 [3] = DFFEAS((((!\inst34|seg_temp5~10_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp3[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp5~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp3[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp3 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp3[3] .lut_mask = "00ff";
defparam \inst34|seg_temp3[3] .operation_mode = "normal";
defparam \inst34|seg_temp3[3] .output_mode = "reg_only";
defparam \inst34|seg_temp3[3] .register_cascade_mode = "off";
defparam \inst34|seg_temp3[3] .sum_lutc_input = "datac";
defparam \inst34|seg_temp3[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxii_lcell \inst34|seg~7 (
// Equation(s):
// \inst34|seg~7_combout  = (\inst14|cur_state [3] & (((\inst14|cur_state [2])))) # (!\inst14|cur_state [3] & ((\inst14|cur_state [2] & (!\inst34|seg_temp7 [3])) # (!\inst14|cur_state [2] & ((!\inst34|seg_temp3 [3])))))

	.clk(gnd),
	.dataa(\inst34|seg_temp7 [3]),
	.datab(\inst34|seg_temp3 [3]),
	.datac(\inst14|cur_state [3]),
	.datad(\inst14|cur_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg~7 .lut_mask = "f503";
defparam \inst34|seg~7 .operation_mode = "normal";
defparam \inst34|seg~7 .output_mode = "comb_only";
defparam \inst34|seg~7 .register_cascade_mode = "off";
defparam \inst34|seg~7 .sum_lutc_input = "datac";
defparam \inst34|seg~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxii_lcell \inst34|seg_temp11[3]~0 (
// Equation(s):
// \inst34|seg_temp11[3]~0_combout  = (!\inst30|Equal0~1_combout  & (!\inst34|seg_temp5[2]~3_combout  & (\inst34|Equal14~2  & \inst30|Equal0~7_combout )))

	.clk(gnd),
	.dataa(\inst30|Equal0~1_combout ),
	.datab(\inst34|seg_temp5[2]~3_combout ),
	.datac(\inst34|Equal14~2 ),
	.datad(\inst30|Equal0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp11[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp11[3]~0 .lut_mask = "1000";
defparam \inst34|seg_temp11[3]~0 .operation_mode = "normal";
defparam \inst34|seg_temp11[3]~0 .output_mode = "comb_only";
defparam \inst34|seg_temp11[3]~0 .register_cascade_mode = "off";
defparam \inst34|seg_temp11[3]~0 .sum_lutc_input = "datac";
defparam \inst34|seg_temp11[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N3
maxii_lcell \inst34|seg_temp11[3] (
// Equation(s):
// \inst34|seg_temp11 [3] = DFFEAS((((!\inst34|seg_temp5~2_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp11[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp5~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp11[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp11 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp11[3] .lut_mask = "00ff";
defparam \inst34|seg_temp11[3] .operation_mode = "normal";
defparam \inst34|seg_temp11[3] .output_mode = "reg_only";
defparam \inst34|seg_temp11[3] .register_cascade_mode = "off";
defparam \inst34|seg_temp11[3] .sum_lutc_input = "datac";
defparam \inst34|seg_temp11[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \inst34|seg~8 (
// Equation(s):
// \inst34|seg~8_combout  = ((\inst34|seg~7_combout ) # ((\inst14|cur_state [3] & !\inst34|seg_temp11 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|seg~7_combout ),
	.datac(\inst14|cur_state [3]),
	.datad(\inst34|seg_temp11 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg~8 .lut_mask = "ccfc";
defparam \inst34|seg~8 .operation_mode = "normal";
defparam \inst34|seg~8 .output_mode = "comb_only";
defparam \inst34|seg~8 .register_cascade_mode = "off";
defparam \inst34|seg~8 .sum_lutc_input = "datac";
defparam \inst34|seg~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxii_lcell \inst34|seg_temp5[3]~4 (
// Equation(s):
// \inst34|seg_temp5[3]~4_combout  = (\inst34|Equal14~2  & ((\inst30|Equal0~1_combout ) # ((!\inst34|seg_temp5[2]~3_combout  & \inst30|Equal0~2_combout ))))

	.clk(gnd),
	.dataa(\inst30|Equal0~1_combout ),
	.datab(\inst34|Equal14~2 ),
	.datac(\inst34|seg_temp5[2]~3_combout ),
	.datad(\inst30|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp5[3]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp5[3]~4 .lut_mask = "8c88";
defparam \inst34|seg_temp5[3]~4 .operation_mode = "normal";
defparam \inst34|seg_temp5[3]~4 .output_mode = "comb_only";
defparam \inst34|seg_temp5[3]~4 .register_cascade_mode = "off";
defparam \inst34|seg_temp5[3]~4 .sum_lutc_input = "datac";
defparam \inst34|seg_temp5[3]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxii_lcell \inst34|seg_temp5[3] (
// Equation(s):
// \inst34|seg_temp5 [3] = DFFEAS((((!\inst34|seg_temp5~10_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp5[3]~4_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp5~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp5[3]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp5 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp5[3] .lut_mask = "00ff";
defparam \inst34|seg_temp5[3] .operation_mode = "normal";
defparam \inst34|seg_temp5[3] .output_mode = "reg_only";
defparam \inst34|seg_temp5[3] .register_cascade_mode = "off";
defparam \inst34|seg_temp5[3] .sum_lutc_input = "datac";
defparam \inst34|seg_temp5[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N1
maxii_lcell \inst34|seg_temp13[3]~0 (
// Equation(s):
// \inst34|seg_temp13[3]~0_combout  = (!\inst34|seg_temp5[2]~3_combout  & (\inst34|Equal14~2  & (\inst30|Equal0~3_combout  & !\inst30|Equal0~1_combout )))

	.clk(gnd),
	.dataa(\inst34|seg_temp5[2]~3_combout ),
	.datab(\inst34|Equal14~2 ),
	.datac(\inst30|Equal0~3_combout ),
	.datad(\inst30|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp13[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp13[3]~0 .lut_mask = "0040";
defparam \inst34|seg_temp13[3]~0 .operation_mode = "normal";
defparam \inst34|seg_temp13[3]~0 .output_mode = "comb_only";
defparam \inst34|seg_temp13[3]~0 .register_cascade_mode = "off";
defparam \inst34|seg_temp13[3]~0 .sum_lutc_input = "datac";
defparam \inst34|seg_temp13[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N2
maxii_lcell \inst34|seg_temp13[3] (
// Equation(s):
// \inst34|seg_temp13 [3] = DFFEAS((((!\inst34|seg_temp5~2_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp13[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|seg_temp5~2_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp13[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp13 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp13[3] .lut_mask = "0f0f";
defparam \inst34|seg_temp13[3] .operation_mode = "normal";
defparam \inst34|seg_temp13[3] .output_mode = "reg_only";
defparam \inst34|seg_temp13[3] .register_cascade_mode = "off";
defparam \inst34|seg_temp13[3] .sum_lutc_input = "datac";
defparam \inst34|seg_temp13[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N4
maxii_lcell \inst34|seg_temp9[3]~0 (
// Equation(s):
// \inst34|seg_temp9[3]~0_combout  = (\inst34|Equal14~2  & (!\inst30|Equal0~1_combout  & (!\inst34|seg_temp5[2]~3_combout  & \inst30|Equal0~5_combout )))

	.clk(gnd),
	.dataa(\inst34|Equal14~2 ),
	.datab(\inst30|Equal0~1_combout ),
	.datac(\inst34|seg_temp5[2]~3_combout ),
	.datad(\inst30|Equal0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp9[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp9[3]~0 .lut_mask = "0200";
defparam \inst34|seg_temp9[3]~0 .operation_mode = "normal";
defparam \inst34|seg_temp9[3]~0 .output_mode = "comb_only";
defparam \inst34|seg_temp9[3]~0 .register_cascade_mode = "off";
defparam \inst34|seg_temp9[3]~0 .sum_lutc_input = "datac";
defparam \inst34|seg_temp9[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N0
maxii_lcell \inst34|seg_temp9[3] (
// Equation(s):
// \inst34|seg_temp9 [3] = DFFEAS((((!\inst34|seg_temp5~2_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp9[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|seg_temp5~2_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp9[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp9 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp9[3] .lut_mask = "0f0f";
defparam \inst34|seg_temp9[3] .operation_mode = "normal";
defparam \inst34|seg_temp9[3] .output_mode = "reg_only";
defparam \inst34|seg_temp9[3] .register_cascade_mode = "off";
defparam \inst34|seg_temp9[3] .sum_lutc_input = "datac";
defparam \inst34|seg_temp9[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxii_lcell \inst34|seg_temp1[3]~8 (
// Equation(s):
// \inst34|seg_temp1[3]~8_combout  = (\inst34|Equal14~2  & ((\inst30|Equal0~1_combout ) # ((!\inst34|seg_temp5[2]~3_combout  & \inst30|Equal0~6_combout ))))

	.clk(gnd),
	.dataa(\inst30|Equal0~1_combout ),
	.datab(\inst34|Equal14~2 ),
	.datac(\inst34|seg_temp5[2]~3_combout ),
	.datad(\inst30|Equal0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp1[3]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp1[3]~8 .lut_mask = "8c88";
defparam \inst34|seg_temp1[3]~8 .operation_mode = "normal";
defparam \inst34|seg_temp1[3]~8 .output_mode = "comb_only";
defparam \inst34|seg_temp1[3]~8 .register_cascade_mode = "off";
defparam \inst34|seg_temp1[3]~8 .sum_lutc_input = "datac";
defparam \inst34|seg_temp1[3]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxii_lcell \inst34|seg_temp1[3] (
// Equation(s):
// \inst34|seg_temp1 [3] = DFFEAS((((!\inst34|seg_temp5~10_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp1[3]~8_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp5~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp1[3]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp1 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp1[3] .lut_mask = "00ff";
defparam \inst34|seg_temp1[3] .operation_mode = "normal";
defparam \inst34|seg_temp1[3] .output_mode = "reg_only";
defparam \inst34|seg_temp1[3] .register_cascade_mode = "off";
defparam \inst34|seg_temp1[3] .sum_lutc_input = "datac";
defparam \inst34|seg_temp1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N3
maxii_lcell \inst34|Mux113~4 (
// Equation(s):
// \inst34|Mux113~4_combout  = (\inst14|cur_state [2] & (((\inst14|cur_state [3])))) # (!\inst14|cur_state [2] & ((\inst14|cur_state [3] & (\inst34|seg_temp9 [3])) # (!\inst14|cur_state [3] & ((\inst34|seg_temp1 [3])))))

	.clk(gnd),
	.dataa(\inst34|seg_temp9 [3]),
	.datab(\inst14|cur_state [2]),
	.datac(\inst14|cur_state [3]),
	.datad(\inst34|seg_temp1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux113~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux113~4 .lut_mask = "e3e0";
defparam \inst34|Mux113~4 .operation_mode = "normal";
defparam \inst34|Mux113~4 .output_mode = "comb_only";
defparam \inst34|Mux113~4 .register_cascade_mode = "off";
defparam \inst34|Mux113~4 .sum_lutc_input = "datac";
defparam \inst34|Mux113~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxii_lcell \inst34|Mux113~5 (
// Equation(s):
// \inst34|Mux113~5_combout  = (\inst14|cur_state [1] & (((\inst34|Mux113~4_combout )))) # (!\inst14|cur_state [1] & ((\inst34|Mux113~4_combout  & ((\inst34|seg_temp13 [3]))) # (!\inst34|Mux113~4_combout  & (\inst34|seg_temp5 [3]))))

	.clk(gnd),
	.dataa(\inst34|seg_temp5 [3]),
	.datab(\inst14|cur_state [1]),
	.datac(\inst34|seg_temp13 [3]),
	.datad(\inst34|Mux113~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux113~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux113~5 .lut_mask = "fc22";
defparam \inst34|Mux113~5 .operation_mode = "normal";
defparam \inst34|Mux113~5 .output_mode = "comb_only";
defparam \inst34|Mux113~5 .register_cascade_mode = "off";
defparam \inst34|Mux113~5 .sum_lutc_input = "datac";
defparam \inst34|Mux113~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \inst34|Mux113~6 (
// Equation(s):
// \inst34|Mux113~6_combout  = (\inst14|cur_state [0] & (((\inst14|cur_state [1])))) # (!\inst14|cur_state [0] & (!\inst34|Mux113~5_combout  & (\inst14|cur_state [2] $ (\inst14|cur_state [1]))))

	.clk(gnd),
	.dataa(\inst14|cur_state [2]),
	.datab(\inst14|cur_state [1]),
	.datac(\inst34|Mux113~5_combout ),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux113~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux113~6 .lut_mask = "cc06";
defparam \inst34|Mux113~6 .operation_mode = "normal";
defparam \inst34|Mux113~6 .output_mode = "comb_only";
defparam \inst34|Mux113~6 .register_cascade_mode = "off";
defparam \inst34|Mux113~6 .sum_lutc_input = "datac";
defparam \inst34|Mux113~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxii_lcell \inst34|seg[6]~6 (
// Equation(s):
// \inst34|seg[6]~6_combout  = ((\inst14|cur_state [0]) # (\inst14|cur_state [2] $ (!\inst14|cur_state [1])))

	.clk(gnd),
	.dataa(\inst14|cur_state [2]),
	.datab(\inst14|cur_state [1]),
	.datac(vcc),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg[6]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg[6]~6 .lut_mask = "ff99";
defparam \inst34|seg[6]~6 .operation_mode = "normal";
defparam \inst34|seg[6]~6 .output_mode = "comb_only";
defparam \inst34|seg[6]~6 .register_cascade_mode = "off";
defparam \inst34|seg[6]~6 .sum_lutc_input = "datac";
defparam \inst34|seg[6]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \inst34|Mux113~7 (
// Equation(s):
// \inst34|Mux113~7_combout  = (\inst34|Mux113~6_combout  & (((\inst34|seg~8_combout ) # (!\inst34|seg[6]~6_combout )))) # (!\inst34|Mux113~6_combout  & (!\inst34|seg_temp7 [3] & ((\inst34|seg[6]~6_combout ))))

	.clk(gnd),
	.dataa(\inst34|seg_temp7 [3]),
	.datab(\inst34|seg~8_combout ),
	.datac(\inst34|Mux113~6_combout ),
	.datad(\inst34|seg[6]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux113~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux113~7 .lut_mask = "c5f0";
defparam \inst34|Mux113~7 .operation_mode = "normal";
defparam \inst34|Mux113~7 .output_mode = "comb_only";
defparam \inst34|Mux113~7 .register_cascade_mode = "off";
defparam \inst34|Mux113~7 .sum_lutc_input = "datac";
defparam \inst34|Mux113~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \inst34|Mux113~8 (
// Equation(s):
// \inst34|Mux113~8_combout  = (\inst34|p2:count[0]~regout  & (!\inst34|seg[6]~2_combout  & (!\inst34|seg_tempna [6]))) # (!\inst34|p2:count[0]~regout  & (((\inst34|Mux113~7_combout )) # (!\inst34|seg[6]~2_combout )))

	.clk(gnd),
	.dataa(\inst34|p2:count[0]~regout ),
	.datab(\inst34|seg[6]~2_combout ),
	.datac(\inst34|seg_tempna [6]),
	.datad(\inst34|Mux113~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux113~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux113~8 .lut_mask = "5713";
defparam \inst34|Mux113~8 .operation_mode = "normal";
defparam \inst34|Mux113~8 .output_mode = "comb_only";
defparam \inst34|Mux113~8 .register_cascade_mode = "off";
defparam \inst34|Mux113~8 .sum_lutc_input = "datac";
defparam \inst34|Mux113~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \inst34|seg[6]~5 (
// Equation(s):
// \inst34|seg[6]~5_combout  = \inst34|p2:count[0]~regout  $ (((\inst34|p2:count[1]~regout ) # ((\inst34|p2:count[2]~regout ))))

	.clk(gnd),
	.dataa(\inst34|p2:count[1]~regout ),
	.datab(\inst34|p2:count[0]~regout ),
	.datac(\inst34|p2:count[2]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg[6]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg[6]~5 .lut_mask = "3636";
defparam \inst34|seg[6]~5 .operation_mode = "normal";
defparam \inst34|seg[6]~5 .output_mode = "comb_only";
defparam \inst34|seg[6]~5 .register_cascade_mode = "off";
defparam \inst34|seg[6]~5 .sum_lutc_input = "datac";
defparam \inst34|seg[6]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxii_lcell \inst34|seg_temp6~21 (
// Equation(s):
// \inst34|seg_temp6~21_combout  = ((\inst34|C [2]) # (\inst34|C [0] $ (\inst34|C [1]))) # (!\inst34|seg_temp6~11_combout )

	.clk(gnd),
	.dataa(\inst34|seg_temp6~11_combout ),
	.datab(\inst34|C [2]),
	.datac(\inst34|C [0]),
	.datad(\inst34|C [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp6~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp6~21 .lut_mask = "dffd";
defparam \inst34|seg_temp6~21 .operation_mode = "normal";
defparam \inst34|seg_temp6~21 .output_mode = "comb_only";
defparam \inst34|seg_temp6~21 .register_cascade_mode = "off";
defparam \inst34|seg_temp6~21 .sum_lutc_input = "datac";
defparam \inst34|seg_temp6~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N6
maxii_lcell \inst34|seg_temp14[6]~0 (
// Equation(s):
// \inst34|seg_temp14[6]~0_combout  = (\inst34|Equal14~2  & (!\inst30|Equal0~1_combout  & (!\inst34|seg_temp6[6]~13_combout  & \inst30|Equal0~3_combout )))

	.clk(gnd),
	.dataa(\inst34|Equal14~2 ),
	.datab(\inst30|Equal0~1_combout ),
	.datac(\inst34|seg_temp6[6]~13_combout ),
	.datad(\inst30|Equal0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp14[6]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp14[6]~0 .lut_mask = "0200";
defparam \inst34|seg_temp14[6]~0 .operation_mode = "normal";
defparam \inst34|seg_temp14[6]~0 .output_mode = "comb_only";
defparam \inst34|seg_temp14[6]~0 .register_cascade_mode = "off";
defparam \inst34|seg_temp14[6]~0 .sum_lutc_input = "datac";
defparam \inst34|seg_temp14[6]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N2
maxii_lcell \inst34|seg_temp14[6] (
// Equation(s):
// \inst34|seg_temp14 [6] = DFFEAS((((!\inst34|seg_temp6~21_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp14[6]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp6~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp14[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp14 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp14[6] .lut_mask = "00ff";
defparam \inst34|seg_temp14[6] .operation_mode = "normal";
defparam \inst34|seg_temp14[6] .output_mode = "reg_only";
defparam \inst34|seg_temp14[6] .register_cascade_mode = "off";
defparam \inst34|seg_temp14[6] .sum_lutc_input = "datac";
defparam \inst34|seg_temp14[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxii_lcell \inst34|seg_temp6~12 (
// Equation(s):
// \inst34|seg_temp6~12_combout  = ((\inst34|C [2]) # ((\inst34|seg_temp6~10_combout ) # (\inst30|Equal0~1_combout ))) # (!\inst34|seg_temp6~11_combout )

	.clk(gnd),
	.dataa(\inst34|seg_temp6~11_combout ),
	.datab(\inst34|C [2]),
	.datac(\inst34|seg_temp6~10_combout ),
	.datad(\inst30|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp6~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp6~12 .lut_mask = "fffd";
defparam \inst34|seg_temp6~12 .operation_mode = "normal";
defparam \inst34|seg_temp6~12 .output_mode = "comb_only";
defparam \inst34|seg_temp6~12 .register_cascade_mode = "off";
defparam \inst34|seg_temp6~12 .sum_lutc_input = "datac";
defparam \inst34|seg_temp6~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N9
maxii_lcell \inst34|seg_temp6[6]~14 (
// Equation(s):
// \inst34|seg_temp6[6]~14_combout  = (\inst34|Equal14~2  & ((\inst30|Equal0~1_combout ) # ((\inst30|Equal0~2_combout  & !\inst34|seg_temp6[6]~13_combout ))))

	.clk(gnd),
	.dataa(\inst34|Equal14~2 ),
	.datab(\inst30|Equal0~1_combout ),
	.datac(\inst30|Equal0~2_combout ),
	.datad(\inst34|seg_temp6[6]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp6[6]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp6[6]~14 .lut_mask = "88a8";
defparam \inst34|seg_temp6[6]~14 .operation_mode = "normal";
defparam \inst34|seg_temp6[6]~14 .output_mode = "comb_only";
defparam \inst34|seg_temp6[6]~14 .register_cascade_mode = "off";
defparam \inst34|seg_temp6[6]~14 .sum_lutc_input = "datac";
defparam \inst34|seg_temp6[6]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxii_lcell \inst34|seg_temp6[6] (
// Equation(s):
// \inst34|seg_temp6 [6] = DFFEAS((((!\inst34|seg_temp6~12_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp6[6]~14_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp6~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp6[6]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp6 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp6[6] .lut_mask = "00ff";
defparam \inst34|seg_temp6[6] .operation_mode = "normal";
defparam \inst34|seg_temp6[6] .output_mode = "reg_only";
defparam \inst34|seg_temp6[6] .register_cascade_mode = "off";
defparam \inst34|seg_temp6[6] .sum_lutc_input = "datac";
defparam \inst34|seg_temp6[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxii_lcell \inst34|seg[6]~3 (
// Equation(s):
// \inst34|seg[6]~3_combout  = ((\inst14|cur_state [1] & ((!\inst14|cur_state [3]) # (!\inst14|cur_state [0]))) # (!\inst14|cur_state [1] & (\inst14|cur_state [0]))) # (!\inst14|cur_state [2])

	.clk(gnd),
	.dataa(\inst14|cur_state [1]),
	.datab(\inst14|cur_state [0]),
	.datac(\inst14|cur_state [3]),
	.datad(\inst14|cur_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg[6]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg[6]~3 .lut_mask = "6eff";
defparam \inst34|seg[6]~3 .operation_mode = "normal";
defparam \inst34|seg[6]~3 .output_mode = "comb_only";
defparam \inst34|seg[6]~3 .register_cascade_mode = "off";
defparam \inst34|seg[6]~3 .sum_lutc_input = "datac";
defparam \inst34|seg[6]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N2
maxii_lcell \inst34|seg_temp8[6] (
// Equation(s):
// \inst34|seg_temp8 [6] = DFFEAS((((!\inst34|Mux127~0_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp8[6]~5_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Mux127~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp8[6]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp8 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp8[6] .lut_mask = "0f0f";
defparam \inst34|seg_temp8[6] .operation_mode = "normal";
defparam \inst34|seg_temp8[6] .output_mode = "reg_only";
defparam \inst34|seg_temp8[6] .register_cascade_mode = "off";
defparam \inst34|seg_temp8[6] .sum_lutc_input = "datac";
defparam \inst34|seg_temp8[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N0
maxii_lcell \inst34|seg_temp12[6]~0 (
// Equation(s):
// \inst34|seg_temp12[6]~0_combout  = (\inst30|Equal0~7_combout  & (\inst34|Equal14~2  & (!\inst30|Equal0~1_combout  & !\inst34|seg_temp6[6]~13_combout )))

	.clk(gnd),
	.dataa(\inst30|Equal0~7_combout ),
	.datab(\inst34|Equal14~2 ),
	.datac(\inst30|Equal0~1_combout ),
	.datad(\inst34|seg_temp6[6]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp12[6]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp12[6]~0 .lut_mask = "0008";
defparam \inst34|seg_temp12[6]~0 .operation_mode = "normal";
defparam \inst34|seg_temp12[6]~0 .output_mode = "comb_only";
defparam \inst34|seg_temp12[6]~0 .register_cascade_mode = "off";
defparam \inst34|seg_temp12[6]~0 .sum_lutc_input = "datac";
defparam \inst34|seg_temp12[6]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxii_lcell \inst34|seg_temp12[6] (
// Equation(s):
// \inst34|seg_temp12 [6] = DFFEAS((((!\inst34|seg_temp6~21_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp12[6]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|seg_temp6~21_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp12[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp12 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp12[6] .lut_mask = "0f0f";
defparam \inst34|seg_temp12[6] .operation_mode = "normal";
defparam \inst34|seg_temp12[6] .output_mode = "reg_only";
defparam \inst34|seg_temp12[6] .register_cascade_mode = "off";
defparam \inst34|seg_temp12[6] .sum_lutc_input = "datac";
defparam \inst34|seg_temp12[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxii_lcell \inst34|seg_temp4[6]~0 (
// Equation(s):
// \inst34|seg_temp4[6]~0_combout  = (\inst34|Equal14~2  & ((\inst30|Equal0~1_combout ) # ((!\inst34|seg_temp6[6]~13_combout  & \inst30|Equal0~4_combout ))))

	.clk(gnd),
	.dataa(\inst30|Equal0~1_combout ),
	.datab(\inst34|seg_temp6[6]~13_combout ),
	.datac(\inst34|Equal14~2 ),
	.datad(\inst30|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp4[6]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp4[6]~0 .lut_mask = "b0a0";
defparam \inst34|seg_temp4[6]~0 .operation_mode = "normal";
defparam \inst34|seg_temp4[6]~0 .output_mode = "comb_only";
defparam \inst34|seg_temp4[6]~0 .register_cascade_mode = "off";
defparam \inst34|seg_temp4[6]~0 .sum_lutc_input = "datac";
defparam \inst34|seg_temp4[6]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N9
maxii_lcell \inst34|seg_temp4[6] (
// Equation(s):
// \inst34|seg_temp4 [6] = DFFEAS((((!\inst34|seg_temp6~12_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp4[6]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|seg_temp6~12_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp4[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp4 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp4[6] .lut_mask = "0f0f";
defparam \inst34|seg_temp4[6] .operation_mode = "normal";
defparam \inst34|seg_temp4[6] .output_mode = "reg_only";
defparam \inst34|seg_temp4[6] .register_cascade_mode = "off";
defparam \inst34|seg_temp4[6] .sum_lutc_input = "datac";
defparam \inst34|seg_temp4[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N7
maxii_lcell \inst34|seg_temp10[6]~0 (
// Equation(s):
// \inst34|seg_temp10[6]~0_combout  = (\inst34|Equal14~2  & (!\inst34|seg_temp6[6]~13_combout  & (!\inst30|Equal0~1_combout  & \inst30|Equal0~5_combout )))

	.clk(gnd),
	.dataa(\inst34|Equal14~2 ),
	.datab(\inst34|seg_temp6[6]~13_combout ),
	.datac(\inst30|Equal0~1_combout ),
	.datad(\inst30|Equal0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp10[6]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp10[6]~0 .lut_mask = "0200";
defparam \inst34|seg_temp10[6]~0 .operation_mode = "normal";
defparam \inst34|seg_temp10[6]~0 .output_mode = "comb_only";
defparam \inst34|seg_temp10[6]~0 .register_cascade_mode = "off";
defparam \inst34|seg_temp10[6]~0 .sum_lutc_input = "datac";
defparam \inst34|seg_temp10[6]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N0
maxii_lcell \inst34|seg_temp10[6] (
// Equation(s):
// \inst34|seg_temp10 [6] = DFFEAS((((!\inst34|seg_temp6~21_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp10[6]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp6~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp10[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp10 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp10[6] .lut_mask = "00ff";
defparam \inst34|seg_temp10[6] .operation_mode = "normal";
defparam \inst34|seg_temp10[6] .output_mode = "reg_only";
defparam \inst34|seg_temp10[6] .register_cascade_mode = "off";
defparam \inst34|seg_temp10[6] .sum_lutc_input = "datac";
defparam \inst34|seg_temp10[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N6
maxii_lcell \inst34|seg_temp2[6]~6 (
// Equation(s):
// \inst34|seg_temp2[6]~6_combout  = (\inst34|Equal14~2  & ((\inst30|Equal0~1_combout ) # ((!\inst34|seg_temp6[6]~13_combout  & \inst30|Equal0~6_combout ))))

	.clk(gnd),
	.dataa(\inst34|Equal14~2 ),
	.datab(\inst34|seg_temp6[6]~13_combout ),
	.datac(\inst30|Equal0~1_combout ),
	.datad(\inst30|Equal0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp2[6]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp2[6]~6 .lut_mask = "a2a0";
defparam \inst34|seg_temp2[6]~6 .operation_mode = "normal";
defparam \inst34|seg_temp2[6]~6 .output_mode = "comb_only";
defparam \inst34|seg_temp2[6]~6 .register_cascade_mode = "off";
defparam \inst34|seg_temp2[6]~6 .sum_lutc_input = "datac";
defparam \inst34|seg_temp2[6]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N3
maxii_lcell \inst34|seg_temp2[6] (
// Equation(s):
// \inst34|seg_temp2 [6] = DFFEAS((((!\inst34|seg_temp6~12_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp2[6]~6_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|seg_temp6~12_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp2[6]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp2 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp2[6] .lut_mask = "0f0f";
defparam \inst34|seg_temp2[6] .operation_mode = "normal";
defparam \inst34|seg_temp2[6] .output_mode = "reg_only";
defparam \inst34|seg_temp2[6] .register_cascade_mode = "off";
defparam \inst34|seg_temp2[6] .sum_lutc_input = "datac";
defparam \inst34|seg_temp2[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N1
maxii_lcell \inst34|Mux113~0 (
// Equation(s):
// \inst34|Mux113~0_combout  = (\inst14|cur_state [3] & (((\inst14|cur_state [0])) # (!\inst34|seg_temp10 [6]))) # (!\inst14|cur_state [3] & (((!\inst14|cur_state [0] & !\inst34|seg_temp2 [6]))))

	.clk(gnd),
	.dataa(\inst34|seg_temp10 [6]),
	.datab(\inst14|cur_state [3]),
	.datac(\inst14|cur_state [0]),
	.datad(\inst34|seg_temp2 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux113~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux113~0 .lut_mask = "c4c7";
defparam \inst34|Mux113~0 .operation_mode = "normal";
defparam \inst34|Mux113~0 .output_mode = "comb_only";
defparam \inst34|Mux113~0 .register_cascade_mode = "off";
defparam \inst34|Mux113~0 .sum_lutc_input = "datac";
defparam \inst34|Mux113~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxii_lcell \inst34|Mux113~1 (
// Equation(s):
// \inst34|Mux113~1_combout  = (\inst14|cur_state [0] & ((\inst34|Mux113~0_combout  & (!\inst34|seg_temp12 [6])) # (!\inst34|Mux113~0_combout  & ((!\inst34|seg_temp4 [6]))))) # (!\inst14|cur_state [0] & (((\inst34|Mux113~0_combout ))))

	.clk(gnd),
	.dataa(\inst34|seg_temp12 [6]),
	.datab(\inst34|seg_temp4 [6]),
	.datac(\inst14|cur_state [0]),
	.datad(\inst34|Mux113~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux113~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux113~1 .lut_mask = "5f30";
defparam \inst34|Mux113~1 .operation_mode = "normal";
defparam \inst34|Mux113~1 .output_mode = "comb_only";
defparam \inst34|Mux113~1 .register_cascade_mode = "off";
defparam \inst34|Mux113~1 .sum_lutc_input = "datac";
defparam \inst34|Mux113~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxii_lcell \inst34|seg[6]~4 (
// Equation(s):
// \inst34|seg[6]~4_combout  = (\inst14|cur_state [1] & (\inst14|cur_state [2] & ((!\inst14|cur_state [3]) # (!\inst14|cur_state [0])))) # (!\inst14|cur_state [1] & ((\inst14|cur_state [0]) # ((\inst14|cur_state [3]) # (!\inst14|cur_state [2]))))

	.clk(gnd),
	.dataa(\inst14|cur_state [1]),
	.datab(\inst14|cur_state [0]),
	.datac(\inst14|cur_state [3]),
	.datad(\inst14|cur_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg[6]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg[6]~4 .lut_mask = "7e55";
defparam \inst34|seg[6]~4 .operation_mode = "normal";
defparam \inst34|seg[6]~4 .output_mode = "comb_only";
defparam \inst34|seg[6]~4 .register_cascade_mode = "off";
defparam \inst34|seg[6]~4 .sum_lutc_input = "datac";
defparam \inst34|seg[6]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N7
maxii_lcell \inst34|Mux113~2 (
// Equation(s):
// \inst34|Mux113~2_combout  = (\inst34|seg[6]~3_combout  & ((\inst34|seg[6]~4_combout  & (!\inst34|seg_temp8 [6])) # (!\inst34|seg[6]~4_combout  & ((\inst34|Mux113~1_combout ))))) # (!\inst34|seg[6]~3_combout  & (((!\inst34|seg[6]~4_combout ))))

	.clk(gnd),
	.dataa(\inst34|seg[6]~3_combout ),
	.datab(\inst34|seg_temp8 [6]),
	.datac(\inst34|Mux113~1_combout ),
	.datad(\inst34|seg[6]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux113~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux113~2 .lut_mask = "22f5";
defparam \inst34|Mux113~2 .operation_mode = "normal";
defparam \inst34|Mux113~2 .output_mode = "comb_only";
defparam \inst34|Mux113~2 .register_cascade_mode = "off";
defparam \inst34|Mux113~2 .sum_lutc_input = "datac";
defparam \inst34|Mux113~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxii_lcell \inst34|Mux113~3 (
// Equation(s):
// \inst34|Mux113~3_combout  = (\inst30|p6~2_combout  & ((\inst34|Mux113~2_combout  & ((!\inst34|seg_temp6 [6]))) # (!\inst34|Mux113~2_combout  & (!\inst34|seg_temp14 [6])))) # (!\inst30|p6~2_combout  & (((\inst34|Mux113~2_combout ))))

	.clk(gnd),
	.dataa(\inst34|seg_temp14 [6]),
	.datab(\inst30|p6~2_combout ),
	.datac(\inst34|seg_temp6 [6]),
	.datad(\inst34|Mux113~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux113~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux113~3 .lut_mask = "3f44";
defparam \inst34|Mux113~3 .operation_mode = "normal";
defparam \inst34|Mux113~3 .output_mode = "comb_only";
defparam \inst34|Mux113~3 .register_cascade_mode = "off";
defparam \inst34|Mux113~3 .sum_lutc_input = "datac";
defparam \inst34|Mux113~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxii_lcell \inst34|seg[6]~9 (
// Equation(s):
// \inst34|seg[6]~9_combout  = ((\inst14|cur_state [1] & (!\inst14|cur_state [0] & \inst14|cur_state [2])) # (!\inst14|cur_state [1] & (\inst14|cur_state [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|cur_state [1]),
	.datac(\inst14|cur_state [0]),
	.datad(\inst14|cur_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg[6]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg[6]~9 .lut_mask = "3c30";
defparam \inst34|seg[6]~9 .operation_mode = "normal";
defparam \inst34|seg[6]~9 .output_mode = "comb_only";
defparam \inst34|seg[6]~9 .register_cascade_mode = "off";
defparam \inst34|seg[6]~9 .sum_lutc_input = "datac";
defparam \inst34|seg[6]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \inst34|seg[6]~10 (
// Equation(s):
// \inst34|seg[6]~10_combout  = (!\inst34|p2~0_combout  & (((!\inst34|seg[6]~9_combout ) # (!\inst34|seg[6]~2_combout )) # (!\inst14|cur_state [3])))

	.clk(gnd),
	.dataa(\inst34|p2~0_combout ),
	.datab(\inst14|cur_state [3]),
	.datac(\inst34|seg[6]~2_combout ),
	.datad(\inst34|seg[6]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg[6]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg[6]~10 .lut_mask = "1555";
defparam \inst34|seg[6]~10 .operation_mode = "normal";
defparam \inst34|seg[6]~10 .output_mode = "comb_only";
defparam \inst34|seg[6]~10 .register_cascade_mode = "off";
defparam \inst34|seg[6]~10 .sum_lutc_input = "datac";
defparam \inst34|seg[6]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N9
maxii_lcell \inst34|seg[6] (
// Equation(s):
// \inst34|seg [6] = DFFEAS((\inst34|Mux113~8_combout  & (((!\inst34|seg[6]~5_combout )) # (!\inst34|seg_tempnb [6]))) # (!\inst34|Mux113~8_combout  & (((\inst34|seg[6]~5_combout  & \inst34|Mux113~3_combout )))), GLOBAL(\clock~combout ), VCC, , 
// \inst34|seg[6]~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|seg_tempnb [6]),
	.datab(\inst34|Mux113~8_combout ),
	.datac(\inst34|seg[6]~5_combout ),
	.datad(\inst34|Mux113~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg[6]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg[6] .lut_mask = "7c4c";
defparam \inst34|seg[6] .operation_mode = "normal";
defparam \inst34|seg[6] .output_mode = "reg_only";
defparam \inst34|seg[6] .register_cascade_mode = "off";
defparam \inst34|seg[6] .sum_lutc_input = "datac";
defparam \inst34|seg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N7
maxii_lcell \inst34|seg_tempnb[5] (
// Equation(s):
// \inst34|seg_tempnb [5] = DFFEAS((!\inst34|seg_tempnb[6]~24_combout  & (\inst34|seg_tempnb[6]~25_combout  & (\inst34|seg_tempnb[6]~10_combout  $ (\inst34|seg_tempnb[6]~23_combout )))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_tempnb[6]~14_combout , , , 
// , )

	.clk(\clock~combout ),
	.dataa(\inst34|seg_tempnb[6]~24_combout ),
	.datab(\inst34|seg_tempnb[6]~10_combout ),
	.datac(\inst34|seg_tempnb[6]~23_combout ),
	.datad(\inst34|seg_tempnb[6]~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_tempnb[6]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_tempnb [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempnb[5] .lut_mask = "1400";
defparam \inst34|seg_tempnb[5] .operation_mode = "normal";
defparam \inst34|seg_tempnb[5] .output_mode = "reg_only";
defparam \inst34|seg_tempnb[5] .register_cascade_mode = "off";
defparam \inst34|seg_tempnb[5] .sum_lutc_input = "datac";
defparam \inst34|seg_tempnb[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxii_lcell \inst34|Mux114~10 (
// Equation(s):
// \inst34|Mux114~10_combout  = (\inst34|p2:count[0]~regout  & ((\inst34|p2:count[1]~regout ) # ((\inst34|p2:count[2]~regout )))) # (!\inst34|p2:count[0]~regout  & (((!\inst34|p2:count[1]~regout  & !\inst34|p2:count[2]~regout )) # (!\inst34|seg_tempnb [5])))

	.clk(gnd),
	.dataa(\inst34|p2:count[1]~regout ),
	.datab(\inst34|p2:count[2]~regout ),
	.datac(\inst34|p2:count[0]~regout ),
	.datad(\inst34|seg_tempnb [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux114~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux114~10 .lut_mask = "e1ef";
defparam \inst34|Mux114~10 .operation_mode = "normal";
defparam \inst34|Mux114~10 .output_mode = "comb_only";
defparam \inst34|Mux114~10 .register_cascade_mode = "off";
defparam \inst34|Mux114~10 .sum_lutc_input = "datac";
defparam \inst34|Mux114~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \inst34|seg[4]~12 (
// Equation(s):
// \inst34|seg[4]~12_combout  = (\inst14|cur_state [2] & ((\inst14|cur_state [1] & (\inst14|cur_state [3] & \inst14|cur_state [0])) # (!\inst14|cur_state [1] & ((!\inst14|cur_state [0])))))

	.clk(gnd),
	.dataa(\inst14|cur_state [3]),
	.datab(\inst14|cur_state [2]),
	.datac(\inst14|cur_state [1]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg[4]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg[4]~12 .lut_mask = "800c";
defparam \inst34|seg[4]~12 .operation_mode = "normal";
defparam \inst34|seg[4]~12 .output_mode = "comb_only";
defparam \inst34|seg[4]~12 .register_cascade_mode = "off";
defparam \inst34|seg[4]~12 .sum_lutc_input = "datac";
defparam \inst34|seg[4]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N9
maxii_lcell \inst34|seg[4]~15 (
// Equation(s):
// \inst34|seg[4]~15_combout  = (\inst34|seg[6]~2_combout  & ((\inst34|p2:count[0]~regout ) # ((!\inst34|seg[4]~12_combout ) # (!\inst14|cur_state [1]))))

	.clk(gnd),
	.dataa(\inst34|seg[6]~2_combout ),
	.datab(\inst34|p2:count[0]~regout ),
	.datac(\inst14|cur_state [1]),
	.datad(\inst34|seg[4]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg[4]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg[4]~15 .lut_mask = "8aaa";
defparam \inst34|seg[4]~15 .operation_mode = "normal";
defparam \inst34|seg[4]~15 .output_mode = "comb_only";
defparam \inst34|seg[4]~15 .register_cascade_mode = "off";
defparam \inst34|seg[4]~15 .sum_lutc_input = "datac";
defparam \inst34|seg[4]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N7
maxii_lcell \inst34|seg_temp7[5] (
// Equation(s):
// \inst34|seg_temp7 [5] = DFFEAS(((\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ) # 
// (\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp7[3]~4_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp7[3]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp7 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp7[5] .lut_mask = "ccc0";
defparam \inst34|seg_temp7[5] .operation_mode = "normal";
defparam \inst34|seg_temp7[5] .output_mode = "reg_only";
defparam \inst34|seg_temp7[5] .register_cascade_mode = "off";
defparam \inst34|seg_temp7[5] .sum_lutc_input = "datac";
defparam \inst34|seg_temp7[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \inst34|seg[4]~11 (
// Equation(s):
// \inst34|seg[4]~11_combout  = (\inst14|cur_state [2] & ((\inst14|cur_state [3]) # ((\inst14|cur_state [1]) # (\inst14|cur_state [0])))) # (!\inst14|cur_state [2] & (((!\inst14|cur_state [1]))))

	.clk(gnd),
	.dataa(\inst14|cur_state [3]),
	.datab(\inst14|cur_state [2]),
	.datac(\inst14|cur_state [1]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg[4]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg[4]~11 .lut_mask = "cfcb";
defparam \inst34|seg[4]~11 .operation_mode = "normal";
defparam \inst34|seg[4]~11 .output_mode = "comb_only";
defparam \inst34|seg[4]~11 .register_cascade_mode = "off";
defparam \inst34|seg[4]~11 .sum_lutc_input = "datac";
defparam \inst34|seg[4]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \inst34|seg_temp1~14 (
// Equation(s):
// \inst34|seg_temp1~14_combout  = (((\inst30|Equal0~1_combout )) # (!\inst34|C [1])) # (!\inst34|C [2])

	.clk(gnd),
	.dataa(\inst34|C [2]),
	.datab(\inst34|C [1]),
	.datac(vcc),
	.datad(\inst30|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp1~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp1~14 .lut_mask = "ff77";
defparam \inst34|seg_temp1~14 .operation_mode = "normal";
defparam \inst34|seg_temp1~14 .output_mode = "comb_only";
defparam \inst34|seg_temp1~14 .register_cascade_mode = "off";
defparam \inst34|seg_temp1~14 .sum_lutc_input = "datac";
defparam \inst34|seg_temp1~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxii_lcell \inst34|seg_temp5[5] (
// Equation(s):
// \inst34|seg_temp5 [5] = DFFEAS((((!\inst34|seg_temp1~14_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp5[3]~4_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp1~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp5[3]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp5 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp5[5] .lut_mask = "00ff";
defparam \inst34|seg_temp5[5] .operation_mode = "normal";
defparam \inst34|seg_temp5[5] .output_mode = "reg_only";
defparam \inst34|seg_temp5[5] .register_cascade_mode = "off";
defparam \inst34|seg_temp5[5] .sum_lutc_input = "datac";
defparam \inst34|seg_temp5[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxii_lcell \inst34|seg_temp3[5] (
// Equation(s):
// \inst34|seg_temp3 [5] = DFFEAS((((!\inst34|seg_temp1~14_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp3[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp1~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp3[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp3 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp3[5] .lut_mask = "00ff";
defparam \inst34|seg_temp3[5] .operation_mode = "normal";
defparam \inst34|seg_temp3[5] .output_mode = "reg_only";
defparam \inst34|seg_temp3[5] .register_cascade_mode = "off";
defparam \inst34|seg_temp3[5] .sum_lutc_input = "datac";
defparam \inst34|seg_temp3[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \inst34|seg_temp1[5] (
// Equation(s):
// \inst34|seg_temp1 [5] = DFFEAS((((!\inst34|seg_temp1~14_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp1[3]~8_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp1~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp1[3]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp1 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp1[5] .lut_mask = "00ff";
defparam \inst34|seg_temp1[5] .operation_mode = "normal";
defparam \inst34|seg_temp1[5] .output_mode = "reg_only";
defparam \inst34|seg_temp1[5] .register_cascade_mode = "off";
defparam \inst34|seg_temp1[5] .sum_lutc_input = "datac";
defparam \inst34|seg_temp1[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N5
maxii_lcell \inst34|seg_temp9[5] (
// Equation(s):
// \inst34|Mux114~2  = (\inst14|cur_state [3] & (((\inst14|cur_state [0]) # (!M1_seg_temp9[5])))) # (!\inst14|cur_state [3] & (!\inst34|seg_temp1 [5] & ((!\inst14|cur_state [0]))))

	.clk(\clock~combout ),
	.dataa(\inst14|cur_state [3]),
	.datab(\inst34|seg_temp1 [5]),
	.datac(\inst34|seg_temp6[6]~16_combout ),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst34|seg_temp9[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux114~2 ),
	.regout(\inst34|seg_temp9 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp9[5] .lut_mask = "aa1b";
defparam \inst34|seg_temp9[5] .operation_mode = "normal";
defparam \inst34|seg_temp9[5] .output_mode = "comb_only";
defparam \inst34|seg_temp9[5] .register_cascade_mode = "off";
defparam \inst34|seg_temp9[5] .sum_lutc_input = "qfbk";
defparam \inst34|seg_temp9[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N6
maxii_lcell \inst34|seg_temp11[5] (
// Equation(s):
// \inst34|Mux114~3  = (\inst14|cur_state [0] & ((\inst34|Mux114~2  & ((!M1_seg_temp11[5]))) # (!\inst34|Mux114~2  & (!\inst34|seg_temp3 [5])))) # (!\inst14|cur_state [0] & (((\inst34|Mux114~2 ))))

	.clk(\clock~combout ),
	.dataa(\inst34|seg_temp3 [5]),
	.datab(\inst14|cur_state [0]),
	.datac(\inst34|seg_temp6[6]~16_combout ),
	.datad(\inst34|Mux114~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst34|seg_temp11[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux114~3 ),
	.regout(\inst34|seg_temp11 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp11[5] .lut_mask = "3f44";
defparam \inst34|seg_temp11[5] .operation_mode = "normal";
defparam \inst34|seg_temp11[5] .output_mode = "comb_only";
defparam \inst34|seg_temp11[5] .register_cascade_mode = "off";
defparam \inst34|seg_temp11[5] .sum_lutc_input = "qfbk";
defparam \inst34|seg_temp11[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y10_N8
maxii_lcell \inst34|Mux114~4 (
// Equation(s):
// \inst34|Mux114~4_combout  = (\inst34|seg[4]~11_combout  & (((\inst34|seg[4]~12_combout )))) # (!\inst34|seg[4]~11_combout  & ((\inst34|seg[4]~12_combout  & (!\inst34|seg_temp5 [5])) # (!\inst34|seg[4]~12_combout  & ((\inst34|Mux114~3 )))))

	.clk(gnd),
	.dataa(\inst34|seg_temp5 [5]),
	.datab(\inst34|seg[4]~11_combout ),
	.datac(\inst34|Mux114~3 ),
	.datad(\inst34|seg[4]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux114~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux114~4 .lut_mask = "dd30";
defparam \inst34|Mux114~4 .operation_mode = "normal";
defparam \inst34|Mux114~4 .output_mode = "comb_only";
defparam \inst34|Mux114~4 .register_cascade_mode = "off";
defparam \inst34|Mux114~4 .sum_lutc_input = "datac";
defparam \inst34|Mux114~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N9
maxii_lcell \inst34|seg_temp13[5] (
// Equation(s):
// \inst34|Mux114~5  = (\inst34|seg[4]~11_combout  & ((\inst34|Mux114~4_combout  & ((!M1_seg_temp13[5]))) # (!\inst34|Mux114~4_combout  & (!\inst34|seg_temp7 [5])))) # (!\inst34|seg[4]~11_combout  & (((\inst34|Mux114~4_combout ))))

	.clk(\clock~combout ),
	.dataa(\inst34|seg_temp7 [5]),
	.datab(\inst34|seg[4]~11_combout ),
	.datac(\inst34|seg_temp6[6]~16_combout ),
	.datad(\inst34|Mux114~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst34|seg_temp13[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux114~5 ),
	.regout(\inst34|seg_temp13 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp13[5] .lut_mask = "3f44";
defparam \inst34|seg_temp13[5] .operation_mode = "normal";
defparam \inst34|seg_temp13[5] .output_mode = "comb_only";
defparam \inst34|seg_temp13[5] .register_cascade_mode = "off";
defparam \inst34|seg_temp13[5] .sum_lutc_input = "qfbk";
defparam \inst34|seg_temp13[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N9
maxii_lcell \inst34|seg[4]~13 (
// Equation(s):
// \inst34|seg[4]~13_combout  = ((\inst14|cur_state [1] & ((!\inst14|cur_state [0]) # (!\inst14|cur_state [3]))) # (!\inst14|cur_state [1] & ((\inst14|cur_state [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|cur_state [1]),
	.datac(\inst14|cur_state [3]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg[4]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg[4]~13 .lut_mask = "3fcc";
defparam \inst34|seg[4]~13 .operation_mode = "normal";
defparam \inst34|seg[4]~13 .output_mode = "comb_only";
defparam \inst34|seg[4]~13 .register_cascade_mode = "off";
defparam \inst34|seg[4]~13 .sum_lutc_input = "datac";
defparam \inst34|seg[4]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxii_lcell \inst34|seg_temp2~7 (
// Equation(s):
// \inst34|seg_temp2~7_combout  = ((\inst34|C [1]) # ((\inst30|Equal0~1_combout ) # (!\inst34|seg_temp6~11_combout ))) # (!\inst34|C [2])

	.clk(gnd),
	.dataa(\inst34|C [2]),
	.datab(\inst34|C [1]),
	.datac(\inst34|seg_temp6~11_combout ),
	.datad(\inst30|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp2~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp2~7 .lut_mask = "ffdf";
defparam \inst34|seg_temp2~7 .operation_mode = "normal";
defparam \inst34|seg_temp2~7 .output_mode = "comb_only";
defparam \inst34|seg_temp2~7 .register_cascade_mode = "off";
defparam \inst34|seg_temp2~7 .sum_lutc_input = "datac";
defparam \inst34|seg_temp2~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxii_lcell \inst34|seg_temp6[5] (
// Equation(s):
// \inst34|seg_temp6 [5] = DFFEAS((((!\inst34|seg_temp2~7_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp6[6]~14_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp2~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp6[6]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp6 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp6[5] .lut_mask = "00ff";
defparam \inst34|seg_temp6[5] .operation_mode = "normal";
defparam \inst34|seg_temp6[5] .output_mode = "reg_only";
defparam \inst34|seg_temp6[5] .register_cascade_mode = "off";
defparam \inst34|seg_temp6[5] .sum_lutc_input = "datac";
defparam \inst34|seg_temp6[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxii_lcell \inst34|seg_temp4[5] (
// Equation(s):
// \inst34|seg_temp4 [5] = DFFEAS((((!\inst34|seg_temp2~7_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp4[6]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp2~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp4[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp4 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp4[5] .lut_mask = "00ff";
defparam \inst34|seg_temp4[5] .operation_mode = "normal";
defparam \inst34|seg_temp4[5] .output_mode = "reg_only";
defparam \inst34|seg_temp4[5] .register_cascade_mode = "off";
defparam \inst34|seg_temp4[5] .sum_lutc_input = "datac";
defparam \inst34|seg_temp4[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N2
maxii_lcell \inst34|seg_temp2[5] (
// Equation(s):
// \inst34|seg_temp2 [5] = DFFEAS((((!\inst34|seg_temp2~7_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp2[6]~6_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp2~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp2[6]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp2 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp2[5] .lut_mask = "00ff";
defparam \inst34|seg_temp2[5] .operation_mode = "normal";
defparam \inst34|seg_temp2[5] .output_mode = "reg_only";
defparam \inst34|seg_temp2[5] .register_cascade_mode = "off";
defparam \inst34|seg_temp2[5] .sum_lutc_input = "datac";
defparam \inst34|seg_temp2[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxii_lcell \inst34|seg_temp10[5] (
// Equation(s):
// \inst34|Mux114~6  = (\inst14|cur_state [3] & (((\inst14|cur_state [0]) # (!M1_seg_temp10[5])))) # (!\inst14|cur_state [3] & (!\inst34|seg_temp2 [5] & ((!\inst14|cur_state [0]))))

	.clk(\clock~combout ),
	.dataa(\inst34|seg_temp2 [5]),
	.datab(\inst14|cur_state [3]),
	.datac(\inst34|seg_temp2~8_combout ),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst34|seg_temp10[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux114~6 ),
	.regout(\inst34|seg_temp10 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp10[5] .lut_mask = "cc1d";
defparam \inst34|seg_temp10[5] .operation_mode = "normal";
defparam \inst34|seg_temp10[5] .output_mode = "comb_only";
defparam \inst34|seg_temp10[5] .register_cascade_mode = "off";
defparam \inst34|seg_temp10[5] .sum_lutc_input = "qfbk";
defparam \inst34|seg_temp10[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxii_lcell \inst34|seg_temp12[5] (
// Equation(s):
// \inst34|Mux114~7  = (\inst14|cur_state [0] & ((\inst34|Mux114~6  & ((!M1_seg_temp12[5]))) # (!\inst34|Mux114~6  & (!\inst34|seg_temp4 [5])))) # (!\inst14|cur_state [0] & (((\inst34|Mux114~6 ))))

	.clk(\clock~combout ),
	.dataa(\inst34|seg_temp4 [5]),
	.datab(\inst14|cur_state [0]),
	.datac(\inst34|seg_temp2~8_combout ),
	.datad(\inst34|Mux114~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst34|seg_temp12[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux114~7 ),
	.regout(\inst34|seg_temp12 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp12[5] .lut_mask = "3f44";
defparam \inst34|seg_temp12[5] .operation_mode = "normal";
defparam \inst34|seg_temp12[5] .output_mode = "comb_only";
defparam \inst34|seg_temp12[5] .register_cascade_mode = "off";
defparam \inst34|seg_temp12[5] .sum_lutc_input = "qfbk";
defparam \inst34|seg_temp12[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y10_N2
maxii_lcell \inst34|Mux114~8 (
// Equation(s):
// \inst34|Mux114~8_combout  = (\inst34|seg[4]~12_combout  & (((\inst34|seg[4]~11_combout )) # (!\inst34|seg_temp6 [5]))) # (!\inst34|seg[4]~12_combout  & (((!\inst34|seg[4]~11_combout  & \inst34|Mux114~7 ))))

	.clk(gnd),
	.dataa(\inst34|seg_temp6 [5]),
	.datab(\inst34|seg[4]~12_combout ),
	.datac(\inst34|seg[4]~11_combout ),
	.datad(\inst34|Mux114~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux114~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux114~8 .lut_mask = "c7c4";
defparam \inst34|Mux114~8 .operation_mode = "normal";
defparam \inst34|Mux114~8 .output_mode = "comb_only";
defparam \inst34|Mux114~8 .register_cascade_mode = "off";
defparam \inst34|Mux114~8 .sum_lutc_input = "datac";
defparam \inst34|Mux114~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N3
maxii_lcell \inst34|seg_temp14[5] (
// Equation(s):
// \inst34|Mux114~9  = (\inst34|seg[4]~11_combout  & ((\inst34|Mux114~8_combout  & ((!M1_seg_temp14[5]))) # (!\inst34|Mux114~8_combout  & (!\inst34|seg_temp8 [5])))) # (!\inst34|seg[4]~11_combout  & (((\inst34|Mux114~8_combout ))))

	.clk(\clock~combout ),
	.dataa(\inst34|seg[4]~11_combout ),
	.datab(\inst34|seg_temp8 [5]),
	.datac(\inst34|seg_temp2~8_combout ),
	.datad(\inst34|Mux114~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst34|seg_temp14[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux114~9 ),
	.regout(\inst34|seg_temp14 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp14[5] .lut_mask = "5f22";
defparam \inst34|seg_temp14[5] .operation_mode = "normal";
defparam \inst34|seg_temp14[5] .output_mode = "comb_only";
defparam \inst34|seg_temp14[5] .register_cascade_mode = "off";
defparam \inst34|seg_temp14[5] .sum_lutc_input = "qfbk";
defparam \inst34|seg_temp14[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y10_N4
maxii_lcell \inst34|Mux114~12 (
// Equation(s):
// \inst34|Mux114~12_combout  = (\inst34|Mux114~9  & (((\inst34|seg[4]~13_combout ) # (!\inst14|cur_state [2])) # (!\inst14|cur_state [1])))

	.clk(gnd),
	.dataa(\inst14|cur_state [1]),
	.datab(\inst14|cur_state [2]),
	.datac(\inst34|seg[4]~13_combout ),
	.datad(\inst34|Mux114~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux114~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux114~12 .lut_mask = "f700";
defparam \inst34|Mux114~12 .operation_mode = "normal";
defparam \inst34|Mux114~12 .output_mode = "comb_only";
defparam \inst34|Mux114~12 .register_cascade_mode = "off";
defparam \inst34|Mux114~12 .sum_lutc_input = "datac";
defparam \inst34|Mux114~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \inst34|seg[5]~16 (
// Equation(s):
// \inst34|seg[5]~16_combout  = (\inst14|cur_state [1] & (\inst14|cur_state [2] & (\inst14|cur_state [3] & !\inst14|cur_state [0]))) # (!\inst14|cur_state [1] & ((\inst14|cur_state [3] & ((\inst14|cur_state [0]))) # (!\inst14|cur_state [3] & 
// (!\inst14|cur_state [2]))))

	.clk(gnd),
	.dataa(\inst14|cur_state [1]),
	.datab(\inst14|cur_state [2]),
	.datac(\inst14|cur_state [3]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg[5]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg[5]~16 .lut_mask = "5181";
defparam \inst34|seg[5]~16 .operation_mode = "normal";
defparam \inst34|seg[5]~16 .output_mode = "comb_only";
defparam \inst34|seg[5]~16 .register_cascade_mode = "off";
defparam \inst34|seg[5]~16 .sum_lutc_input = "datac";
defparam \inst34|seg[5]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \inst34|seg[5]~17 (
// Equation(s):
// \inst34|seg[5]~17_combout  = (!\inst34|p2~0_combout  & ((\inst34|p2:count[2]~regout ) # ((\inst34|p2:count[1]~regout ) # (!\inst34|seg[5]~16_combout ))))

	.clk(gnd),
	.dataa(\inst34|p2:count[2]~regout ),
	.datab(\inst34|p2~0_combout ),
	.datac(\inst34|p2:count[1]~regout ),
	.datad(\inst34|seg[5]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg[5]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg[5]~17 .lut_mask = "3233";
defparam \inst34|seg[5]~17 .operation_mode = "normal";
defparam \inst34|seg[5]~17 .output_mode = "comb_only";
defparam \inst34|seg[5]~17 .register_cascade_mode = "off";
defparam \inst34|seg[5]~17 .sum_lutc_input = "datac";
defparam \inst34|seg[5]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N5
maxii_lcell \inst34|seg[5] (
// Equation(s):
// \inst34|seg [5] = DFFEAS((\inst34|Mux114~10_combout  & (((\inst34|Mux114~5 )) # (!\inst34|seg[4]~15_combout ))) # (!\inst34|Mux114~10_combout  & (\inst34|seg[4]~15_combout  & ((\inst34|Mux114~12_combout )))), GLOBAL(\clock~combout ), VCC, , 
// \inst34|seg[5]~17_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|Mux114~10_combout ),
	.datab(\inst34|seg[4]~15_combout ),
	.datac(\inst34|Mux114~5 ),
	.datad(\inst34|Mux114~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg[5]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg[5] .lut_mask = "e6a2";
defparam \inst34|seg[5] .operation_mode = "normal";
defparam \inst34|seg[5] .output_mode = "reg_only";
defparam \inst34|seg[5] .register_cascade_mode = "off";
defparam \inst34|seg[5] .sum_lutc_input = "datac";
defparam \inst34|seg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N4
maxii_lcell \inst34|seg_tempna[4] (
// Equation(s):
// \inst34|seg_tempna [4] = DFFEAS((!\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~6  & ((\inst34|seg_tempna[6]~4_combout ) # ((!\inst34|p2:count[2]~regout  & 
// \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_tempna[6]~6_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|p2:count[2]~regout ),
	.datab(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(\inst34|seg_tempna[6]~4_combout ),
	.datad(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_tempna[6]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_tempna [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempna[4] .lut_mask = "00f4";
defparam \inst34|seg_tempna[4] .operation_mode = "normal";
defparam \inst34|seg_tempna[4] .output_mode = "reg_only";
defparam \inst34|seg_tempna[4] .register_cascade_mode = "off";
defparam \inst34|seg_tempna[4] .sum_lutc_input = "datac";
defparam \inst34|seg_tempna[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N6
maxii_lcell \inst34|seg_tempnb[4] (
// Equation(s):
// \inst34|seg_tempnb [4] = DFFEAS((!\inst34|seg_tempnb[6]~24_combout  & (!\inst34|seg_tempnb[6]~10_combout  & (\inst34|seg_tempnb[6]~23_combout  & !\inst34|seg_tempnb[6]~25_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_tempnb[6]~14_combout , , , 
// , )

	.clk(\clock~combout ),
	.dataa(\inst34|seg_tempnb[6]~24_combout ),
	.datab(\inst34|seg_tempnb[6]~10_combout ),
	.datac(\inst34|seg_tempnb[6]~23_combout ),
	.datad(\inst34|seg_tempnb[6]~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_tempnb[6]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_tempnb [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempnb[4] .lut_mask = "0010";
defparam \inst34|seg_tempnb[4] .operation_mode = "normal";
defparam \inst34|seg_tempnb[4] .output_mode = "reg_only";
defparam \inst34|seg_tempnb[4] .register_cascade_mode = "off";
defparam \inst34|seg_tempnb[4] .sum_lutc_input = "datac";
defparam \inst34|seg_tempnb[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxii_lcell \inst34|Mux115~9 (
// Equation(s):
// \inst34|Mux115~9_combout  = (\inst34|seg[6]~2_combout  & (((!\inst34|p2:count[0]~regout )))) # (!\inst34|seg[6]~2_combout  & ((\inst34|p2:count[0]~regout  & (!\inst34|seg_tempna [4])) # (!\inst34|p2:count[0]~regout  & ((!\inst34|seg_tempnb [4])))))

	.clk(gnd),
	.dataa(\inst34|seg[6]~2_combout ),
	.datab(\inst34|seg_tempna [4]),
	.datac(\inst34|p2:count[0]~regout ),
	.datad(\inst34|seg_tempnb [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux115~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux115~9 .lut_mask = "1a1f";
defparam \inst34|Mux115~9 .operation_mode = "normal";
defparam \inst34|Mux115~9 .output_mode = "comb_only";
defparam \inst34|Mux115~9 .register_cascade_mode = "off";
defparam \inst34|Mux115~9 .sum_lutc_input = "datac";
defparam \inst34|Mux115~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N8
maxii_lcell \inst34|seg_temp14[4] (
// Equation(s):
// \inst34|seg_temp14 [4] = DFFEAS((((!\inst34|seg_temp2~10_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp14[6]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp2~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp14[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp14 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp14[4] .lut_mask = "00ff";
defparam \inst34|seg_temp14[4] .operation_mode = "normal";
defparam \inst34|seg_temp14[4] .output_mode = "reg_only";
defparam \inst34|seg_temp14[4] .register_cascade_mode = "off";
defparam \inst34|seg_temp14[4] .sum_lutc_input = "datac";
defparam \inst34|seg_temp14[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N4
maxii_lcell \inst34|Mux161~1 (
// Equation(s):
// \inst34|Mux161~1_combout  = ((!\inst34|C [1] & ((!\inst34|C [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|C [1]),
	.datac(vcc),
	.datad(\inst34|C [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux161~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux161~1 .lut_mask = "0033";
defparam \inst34|Mux161~1 .operation_mode = "normal";
defparam \inst34|Mux161~1 .output_mode = "comb_only";
defparam \inst34|Mux161~1 .register_cascade_mode = "off";
defparam \inst34|Mux161~1 .sum_lutc_input = "datac";
defparam \inst34|Mux161~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N2
maxii_lcell \inst34|seg_temp2~9 (
// Equation(s):
// \inst34|seg_temp2~9_combout  = ((\inst30|Equal0~1_combout ) # ((!\inst34|seg_temp6~11_combout ) # (!\inst34|Mux161~1_combout ))) # (!\inst34|C [0])

	.clk(gnd),
	.dataa(\inst34|C [0]),
	.datab(\inst30|Equal0~1_combout ),
	.datac(\inst34|Mux161~1_combout ),
	.datad(\inst34|seg_temp6~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp2~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp2~9 .lut_mask = "dfff";
defparam \inst34|seg_temp2~9 .operation_mode = "normal";
defparam \inst34|seg_temp2~9 .output_mode = "comb_only";
defparam \inst34|seg_temp2~9 .register_cascade_mode = "off";
defparam \inst34|seg_temp2~9 .sum_lutc_input = "datac";
defparam \inst34|seg_temp2~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxii_lcell \inst34|seg_temp6[4] (
// Equation(s):
// \inst34|seg_temp6 [4] = DFFEAS((((!\inst34|seg_temp2~9_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp6[6]~14_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp2~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp6[6]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp6 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp6[4] .lut_mask = "00ff";
defparam \inst34|seg_temp6[4] .operation_mode = "normal";
defparam \inst34|seg_temp6[4] .output_mode = "reg_only";
defparam \inst34|seg_temp6[4] .register_cascade_mode = "off";
defparam \inst34|seg_temp6[4] .sum_lutc_input = "datac";
defparam \inst34|seg_temp6[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N1
maxii_lcell \inst34|seg_temp12[4] (
// Equation(s):
// \inst34|seg_temp12 [4] = DFFEAS((((!\inst34|seg_temp2~10_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp12[6]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp2~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp12[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp12 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp12[4] .lut_mask = "00ff";
defparam \inst34|seg_temp12[4] .operation_mode = "normal";
defparam \inst34|seg_temp12[4] .output_mode = "reg_only";
defparam \inst34|seg_temp12[4] .register_cascade_mode = "off";
defparam \inst34|seg_temp12[4] .sum_lutc_input = "datac";
defparam \inst34|seg_temp12[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxii_lcell \inst34|seg_temp4[4] (
// Equation(s):
// \inst34|seg_temp4 [4] = DFFEAS((((!\inst34|seg_temp2~9_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp4[6]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp2~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp4[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp4 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp4[4] .lut_mask = "00ff";
defparam \inst34|seg_temp4[4] .operation_mode = "normal";
defparam \inst34|seg_temp4[4] .output_mode = "reg_only";
defparam \inst34|seg_temp4[4] .register_cascade_mode = "off";
defparam \inst34|seg_temp4[4] .sum_lutc_input = "datac";
defparam \inst34|seg_temp4[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N3
maxii_lcell \inst34|seg_temp10[4] (
// Equation(s):
// \inst34|seg_temp10 [4] = DFFEAS((((!\inst34|seg_temp2~10_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp10[6]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp2~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp10[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp10 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp10[4] .lut_mask = "00ff";
defparam \inst34|seg_temp10[4] .operation_mode = "normal";
defparam \inst34|seg_temp10[4] .output_mode = "reg_only";
defparam \inst34|seg_temp10[4] .register_cascade_mode = "off";
defparam \inst34|seg_temp10[4] .sum_lutc_input = "datac";
defparam \inst34|seg_temp10[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N5
maxii_lcell \inst34|seg_temp2[4] (
// Equation(s):
// \inst34|seg_temp2 [4] = DFFEAS((((!\inst34|seg_temp2~9_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp2[6]~6_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp2~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp2[6]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp2 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp2[4] .lut_mask = "00ff";
defparam \inst34|seg_temp2[4] .operation_mode = "normal";
defparam \inst34|seg_temp2[4] .output_mode = "reg_only";
defparam \inst34|seg_temp2[4] .register_cascade_mode = "off";
defparam \inst34|seg_temp2[4] .sum_lutc_input = "datac";
defparam \inst34|seg_temp2[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell \inst34|Mux115~4 (
// Equation(s):
// \inst34|Mux115~4_combout  = (\inst14|cur_state [3] & (((\inst14|cur_state [0])) # (!\inst34|seg_temp10 [4]))) # (!\inst14|cur_state [3] & (((!\inst34|seg_temp2 [4] & !\inst14|cur_state [0]))))

	.clk(gnd),
	.dataa(\inst34|seg_temp10 [4]),
	.datab(\inst14|cur_state [3]),
	.datac(\inst34|seg_temp2 [4]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux115~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux115~4 .lut_mask = "cc47";
defparam \inst34|Mux115~4 .operation_mode = "normal";
defparam \inst34|Mux115~4 .output_mode = "comb_only";
defparam \inst34|Mux115~4 .register_cascade_mode = "off";
defparam \inst34|Mux115~4 .sum_lutc_input = "datac";
defparam \inst34|Mux115~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxii_lcell \inst34|Mux115~5 (
// Equation(s):
// \inst34|Mux115~5_combout  = (\inst14|cur_state [0] & ((\inst34|Mux115~4_combout  & (!\inst34|seg_temp12 [4])) # (!\inst34|Mux115~4_combout  & ((!\inst34|seg_temp4 [4]))))) # (!\inst14|cur_state [0] & (((\inst34|Mux115~4_combout ))))

	.clk(gnd),
	.dataa(\inst34|seg_temp12 [4]),
	.datab(\inst14|cur_state [0]),
	.datac(\inst34|seg_temp4 [4]),
	.datad(\inst34|Mux115~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux115~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux115~5 .lut_mask = "770c";
defparam \inst34|Mux115~5 .operation_mode = "normal";
defparam \inst34|Mux115~5 .output_mode = "comb_only";
defparam \inst34|Mux115~5 .register_cascade_mode = "off";
defparam \inst34|Mux115~5 .sum_lutc_input = "datac";
defparam \inst34|Mux115~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxii_lcell \inst34|Mux115~6 (
// Equation(s):
// \inst34|Mux115~6_combout  = (\inst34|seg[4]~12_combout  & ((\inst34|seg[4]~11_combout ) # ((!\inst34|seg_temp6 [4])))) # (!\inst34|seg[4]~12_combout  & (!\inst34|seg[4]~11_combout  & ((\inst34|Mux115~5_combout ))))

	.clk(gnd),
	.dataa(\inst34|seg[4]~12_combout ),
	.datab(\inst34|seg[4]~11_combout ),
	.datac(\inst34|seg_temp6 [4]),
	.datad(\inst34|Mux115~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux115~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux115~6 .lut_mask = "9b8a";
defparam \inst34|Mux115~6 .operation_mode = "normal";
defparam \inst34|Mux115~6 .output_mode = "comb_only";
defparam \inst34|Mux115~6 .register_cascade_mode = "off";
defparam \inst34|Mux115~6 .sum_lutc_input = "datac";
defparam \inst34|Mux115~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxii_lcell \inst34|Mux115~7 (
// Equation(s):
// \inst34|Mux115~7_combout  = (\inst34|seg[4]~11_combout  & ((\inst34|Mux115~6_combout  & ((!\inst34|seg_temp14 [4]))) # (!\inst34|Mux115~6_combout  & (!\inst34|seg_temp8 [4])))) # (!\inst34|seg[4]~11_combout  & (((\inst34|Mux115~6_combout ))))

	.clk(gnd),
	.dataa(\inst34|seg_temp8 [4]),
	.datab(\inst34|seg[4]~11_combout ),
	.datac(\inst34|seg_temp14 [4]),
	.datad(\inst34|Mux115~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux115~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux115~7 .lut_mask = "3f44";
defparam \inst34|Mux115~7 .operation_mode = "normal";
defparam \inst34|Mux115~7 .output_mode = "comb_only";
defparam \inst34|Mux115~7 .register_cascade_mode = "off";
defparam \inst34|Mux115~7 .sum_lutc_input = "datac";
defparam \inst34|Mux115~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell \inst34|Mux115~8 (
// Equation(s):
// \inst34|Mux115~8_combout  = ((\inst34|Mux115~7_combout ) # ((\inst34|seg[4]~12_combout  & \inst14|cur_state [1])))

	.clk(gnd),
	.dataa(\inst34|seg[4]~12_combout ),
	.datab(vcc),
	.datac(\inst14|cur_state [1]),
	.datad(\inst34|Mux115~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux115~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux115~8 .lut_mask = "ffa0";
defparam \inst34|Mux115~8 .operation_mode = "normal";
defparam \inst34|Mux115~8 .output_mode = "comb_only";
defparam \inst34|Mux115~8 .register_cascade_mode = "off";
defparam \inst34|Mux115~8 .sum_lutc_input = "datac";
defparam \inst34|Mux115~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \inst34|seg_temp1~15 (
// Equation(s):
// \inst34|seg_temp1~15_combout  = (\inst34|C [2]) # (((\inst30|Equal0~1_combout ) # (!\inst34|C [0])) # (!\inst34|C [1]))

	.clk(gnd),
	.dataa(\inst34|C [2]),
	.datab(\inst34|C [1]),
	.datac(\inst34|C [0]),
	.datad(\inst30|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp1~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp1~15 .lut_mask = "ffbf";
defparam \inst34|seg_temp1~15 .operation_mode = "normal";
defparam \inst34|seg_temp1~15 .output_mode = "comb_only";
defparam \inst34|seg_temp1~15 .register_cascade_mode = "off";
defparam \inst34|seg_temp1~15 .sum_lutc_input = "datac";
defparam \inst34|seg_temp1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxii_lcell \inst34|seg_temp5[4] (
// Equation(s):
// \inst34|seg_temp5 [4] = DFFEAS((((!\inst34|seg_temp1~15_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp5[3]~4_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp1~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp5[3]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp5 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp5[4] .lut_mask = "00ff";
defparam \inst34|seg_temp5[4] .operation_mode = "normal";
defparam \inst34|seg_temp5[4] .output_mode = "reg_only";
defparam \inst34|seg_temp5[4] .register_cascade_mode = "off";
defparam \inst34|seg_temp5[4] .sum_lutc_input = "datac";
defparam \inst34|seg_temp5[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxii_lcell \inst34|seg_temp3[4] (
// Equation(s):
// \inst34|seg_temp3 [4] = DFFEAS((((!\inst34|seg_temp1~15_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp3[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|seg_temp1~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp3[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp3 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp3[4] .lut_mask = "0f0f";
defparam \inst34|seg_temp3[4] .operation_mode = "normal";
defparam \inst34|seg_temp3[4] .output_mode = "reg_only";
defparam \inst34|seg_temp3[4] .register_cascade_mode = "off";
defparam \inst34|seg_temp3[4] .sum_lutc_input = "datac";
defparam \inst34|seg_temp3[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxii_lcell \inst34|seg_temp1[4] (
// Equation(s):
// \inst34|seg_temp1 [4] = DFFEAS((((!\inst34|seg_temp1~15_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp1[3]~8_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|seg_temp1~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp1[3]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp1 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp1[4] .lut_mask = "0f0f";
defparam \inst34|seg_temp1[4] .operation_mode = "normal";
defparam \inst34|seg_temp1[4] .output_mode = "reg_only";
defparam \inst34|seg_temp1[4] .register_cascade_mode = "off";
defparam \inst34|seg_temp1[4] .sum_lutc_input = "datac";
defparam \inst34|seg_temp1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N7
maxii_lcell \inst34|seg_temp9[4] (
// Equation(s):
// \inst34|Mux115~0  = (\inst14|cur_state [3] & (((\inst14|cur_state [0]) # (!M1_seg_temp9[4])))) # (!\inst14|cur_state [3] & (!\inst34|seg_temp1 [4] & ((!\inst14|cur_state [0]))))

	.clk(\clock~combout ),
	.dataa(\inst14|cur_state [3]),
	.datab(\inst34|seg_temp1 [4]),
	.datac(\inst34|seg_temp1~9_combout ),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst34|seg_temp9[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux115~0 ),
	.regout(\inst34|seg_temp9 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp9[4] .lut_mask = "aa1b";
defparam \inst34|seg_temp9[4] .operation_mode = "normal";
defparam \inst34|seg_temp9[4] .output_mode = "comb_only";
defparam \inst34|seg_temp9[4] .register_cascade_mode = "off";
defparam \inst34|seg_temp9[4] .sum_lutc_input = "qfbk";
defparam \inst34|seg_temp9[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N6
maxii_lcell \inst34|seg_temp11[4] (
// Equation(s):
// \inst34|Mux115~1  = (\inst14|cur_state [0] & ((\inst34|Mux115~0  & ((!M1_seg_temp11[4]))) # (!\inst34|Mux115~0  & (!\inst34|seg_temp3 [4])))) # (!\inst14|cur_state [0] & (((\inst34|Mux115~0 ))))

	.clk(\clock~combout ),
	.dataa(\inst34|seg_temp3 [4]),
	.datab(\inst14|cur_state [0]),
	.datac(\inst34|seg_temp1~9_combout ),
	.datad(\inst34|Mux115~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst34|seg_temp11[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux115~1 ),
	.regout(\inst34|seg_temp11 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp11[4] .lut_mask = "3f44";
defparam \inst34|seg_temp11[4] .operation_mode = "normal";
defparam \inst34|seg_temp11[4] .output_mode = "comb_only";
defparam \inst34|seg_temp11[4] .register_cascade_mode = "off";
defparam \inst34|seg_temp11[4] .sum_lutc_input = "qfbk";
defparam \inst34|seg_temp11[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxii_lcell \inst34|Mux115~2 (
// Equation(s):
// \inst34|Mux115~2_combout  = (\inst34|seg[4]~12_combout  & (\inst34|seg[4]~11_combout )) # (!\inst34|seg[4]~12_combout  & ((\inst34|seg[4]~11_combout  & (!\inst34|seg_temp7 [4])) # (!\inst34|seg[4]~11_combout  & ((\inst34|Mux115~1 )))))

	.clk(gnd),
	.dataa(\inst34|seg[4]~12_combout ),
	.datab(\inst34|seg[4]~11_combout ),
	.datac(\inst34|seg_temp7 [4]),
	.datad(\inst34|Mux115~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux115~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux115~2 .lut_mask = "9d8c";
defparam \inst34|Mux115~2 .operation_mode = "normal";
defparam \inst34|Mux115~2 .output_mode = "comb_only";
defparam \inst34|Mux115~2 .register_cascade_mode = "off";
defparam \inst34|Mux115~2 .sum_lutc_input = "datac";
defparam \inst34|Mux115~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxii_lcell \inst34|seg_temp13[4] (
// Equation(s):
// \inst34|Mux115~3  = (\inst34|seg[4]~12_combout  & ((\inst34|Mux115~2_combout  & ((!M1_seg_temp13[4]))) # (!\inst34|Mux115~2_combout  & (!\inst34|seg_temp5 [4])))) # (!\inst34|seg[4]~12_combout  & (((\inst34|Mux115~2_combout ))))

	.clk(\clock~combout ),
	.dataa(\inst34|seg[4]~12_combout ),
	.datab(\inst34|seg_temp5 [4]),
	.datac(\inst34|seg_temp1~9_combout ),
	.datad(\inst34|Mux115~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst34|seg_temp13[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux115~3 ),
	.regout(\inst34|seg_temp13 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp13[4] .lut_mask = "5f22";
defparam \inst34|seg_temp13[4] .operation_mode = "normal";
defparam \inst34|seg_temp13[4] .output_mode = "comb_only";
defparam \inst34|seg_temp13[4] .register_cascade_mode = "off";
defparam \inst34|seg_temp13[4] .sum_lutc_input = "qfbk";
defparam \inst34|seg_temp13[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxii_lcell \inst34|seg[4] (
// Equation(s):
// \inst34|seg [4] = DFFEAS((\inst34|seg[4]~15_combout  & ((\inst34|Mux115~9_combout  & ((\inst34|Mux115~3 ))) # (!\inst34|Mux115~9_combout  & (\inst34|Mux115~8_combout )))) # (!\inst34|seg[4]~15_combout  & (\inst34|Mux115~9_combout )), GLOBAL(\clock~combout 
// ), VCC, , \inst34|seg[5]~17_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|seg[4]~15_combout ),
	.datab(\inst34|Mux115~9_combout ),
	.datac(\inst34|Mux115~8_combout ),
	.datad(\inst34|Mux115~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg[5]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg[4] .lut_mask = "ec64";
defparam \inst34|seg[4] .operation_mode = "normal";
defparam \inst34|seg[4] .output_mode = "reg_only";
defparam \inst34|seg[4] .register_cascade_mode = "off";
defparam \inst34|seg[4] .sum_lutc_input = "datac";
defparam \inst34|seg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N1
maxii_lcell \inst34|seg_tempnb[3] (
// Equation(s):
// \inst34|seg_tempnb [3] = DFFEAS((!\inst34|seg_tempnb[6]~24_combout  & ((\inst34|seg_tempnb[6]~10_combout  & (\inst34|seg_tempnb[6]~23_combout  $ (!\inst34|seg_tempnb[6]~25_combout ))) # (!\inst34|seg_tempnb[6]~10_combout  & 
// (!\inst34|seg_tempnb[6]~23_combout  & \inst34|seg_tempnb[6]~25_combout )))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_tempnb[6]~14_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|seg_tempnb[6]~24_combout ),
	.datab(\inst34|seg_tempnb[6]~10_combout ),
	.datac(\inst34|seg_tempnb[6]~23_combout ),
	.datad(\inst34|seg_tempnb[6]~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_tempnb[6]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_tempnb [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempnb[3] .lut_mask = "4104";
defparam \inst34|seg_tempnb[3] .operation_mode = "normal";
defparam \inst34|seg_tempnb[3] .output_mode = "reg_only";
defparam \inst34|seg_tempnb[3] .register_cascade_mode = "off";
defparam \inst34|seg_tempnb[3] .sum_lutc_input = "datac";
defparam \inst34|seg_tempnb[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxii_lcell \inst34|seg_temp6~22 (
// Equation(s):
// \inst34|seg_temp6~22_combout  = ((\inst34|C [4]) # ((\inst34|seg_temp6~17_combout ) # (\inst30|Equal0~1_combout ))) # (!\inst34|C [3])

	.clk(gnd),
	.dataa(\inst34|C [3]),
	.datab(\inst34|C [4]),
	.datac(\inst34|seg_temp6~17_combout ),
	.datad(\inst30|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp6~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp6~22 .lut_mask = "fffd";
defparam \inst34|seg_temp6~22 .operation_mode = "normal";
defparam \inst34|seg_temp6~22 .output_mode = "comb_only";
defparam \inst34|seg_temp6~22 .register_cascade_mode = "off";
defparam \inst34|seg_temp6~22 .sum_lutc_input = "datac";
defparam \inst34|seg_temp6~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxii_lcell \inst34|seg_temp6[3] (
// Equation(s):
// \inst34|seg_temp6 [3] = DFFEAS((((!\inst34|seg_temp6~22_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp6[6]~14_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|seg_temp6~22_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp6[6]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp6 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp6[3] .lut_mask = "0f0f";
defparam \inst34|seg_temp6[3] .operation_mode = "normal";
defparam \inst34|seg_temp6[3] .output_mode = "reg_only";
defparam \inst34|seg_temp6[3] .register_cascade_mode = "off";
defparam \inst34|seg_temp6[3] .sum_lutc_input = "datac";
defparam \inst34|seg_temp6[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N6
maxii_lcell \inst34|seg_temp6~23 (
// Equation(s):
// \inst34|seg_temp6~23_combout  = ((\inst34|C [0] & ((\inst34|C [2]) # (!\inst34|C [1]))) # (!\inst34|C [0] & (\inst34|C [1] $ (\inst34|C [2])))) # (!\inst34|seg_temp6~11_combout )

	.clk(gnd),
	.dataa(\inst34|C [0]),
	.datab(\inst34|C [1]),
	.datac(\inst34|seg_temp6~11_combout ),
	.datad(\inst34|C [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp6~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp6~23 .lut_mask = "bf6f";
defparam \inst34|seg_temp6~23 .operation_mode = "normal";
defparam \inst34|seg_temp6~23 .output_mode = "comb_only";
defparam \inst34|seg_temp6~23 .register_cascade_mode = "off";
defparam \inst34|seg_temp6~23 .sum_lutc_input = "datac";
defparam \inst34|seg_temp6~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N5
maxii_lcell \inst34|seg_temp14[3] (
// Equation(s):
// \inst34|seg_temp14 [3] = DFFEAS((((!\inst34|seg_temp6~23_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp14[6]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|seg_temp6~23_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp14[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp14 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp14[3] .lut_mask = "0f0f";
defparam \inst34|seg_temp14[3] .operation_mode = "normal";
defparam \inst34|seg_temp14[3] .output_mode = "reg_only";
defparam \inst34|seg_temp14[3] .register_cascade_mode = "off";
defparam \inst34|seg_temp14[3] .sum_lutc_input = "datac";
defparam \inst34|seg_temp14[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N7
maxii_lcell \inst34|seg_temp8[3] (
// Equation(s):
// \inst34|seg_temp8 [3] = DFFEAS((((!\inst34|Mux130~0_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp8[6]~5_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|Mux130~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp8[6]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp8 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp8[3] .lut_mask = "00ff";
defparam \inst34|seg_temp8[3] .operation_mode = "normal";
defparam \inst34|seg_temp8[3] .output_mode = "reg_only";
defparam \inst34|seg_temp8[3] .register_cascade_mode = "off";
defparam \inst34|seg_temp8[3] .sum_lutc_input = "datac";
defparam \inst34|seg_temp8[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N6
maxii_lcell \inst34|seg_temp10[3] (
// Equation(s):
// \inst34|seg_temp10 [3] = DFFEAS((((!\inst34|seg_temp6~23_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp10[6]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|seg_temp6~23_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp10[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp10 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp10[3] .lut_mask = "0f0f";
defparam \inst34|seg_temp10[3] .operation_mode = "normal";
defparam \inst34|seg_temp10[3] .output_mode = "reg_only";
defparam \inst34|seg_temp10[3] .register_cascade_mode = "off";
defparam \inst34|seg_temp10[3] .sum_lutc_input = "datac";
defparam \inst34|seg_temp10[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxii_lcell \inst34|seg_temp12[3] (
// Equation(s):
// \inst34|seg_temp12 [3] = DFFEAS((((!\inst34|seg_temp6~23_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp12[6]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|seg_temp6~23_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp12[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp12 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp12[3] .lut_mask = "0f0f";
defparam \inst34|seg_temp12[3] .operation_mode = "normal";
defparam \inst34|seg_temp12[3] .output_mode = "reg_only";
defparam \inst34|seg_temp12[3] .register_cascade_mode = "off";
defparam \inst34|seg_temp12[3] .sum_lutc_input = "datac";
defparam \inst34|seg_temp12[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N0
maxii_lcell \inst34|seg_temp2[3] (
// Equation(s):
// \inst34|seg_temp2 [3] = DFFEAS((((!\inst34|seg_temp6~22_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp2[6]~6_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|seg_temp6~22_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp2[6]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp2 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp2[3] .lut_mask = "0f0f";
defparam \inst34|seg_temp2[3] .operation_mode = "normal";
defparam \inst34|seg_temp2[3] .output_mode = "reg_only";
defparam \inst34|seg_temp2[3] .register_cascade_mode = "off";
defparam \inst34|seg_temp2[3] .sum_lutc_input = "datac";
defparam \inst34|seg_temp2[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxii_lcell \inst34|seg_temp4[3] (
// Equation(s):
// \inst34|seg_temp4 [3] = DFFEAS((((!\inst34|seg_temp6~22_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp4[6]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|seg_temp6~22_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp4[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp4 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp4[3] .lut_mask = "0f0f";
defparam \inst34|seg_temp4[3] .operation_mode = "normal";
defparam \inst34|seg_temp4[3] .output_mode = "reg_only";
defparam \inst34|seg_temp4[3] .register_cascade_mode = "off";
defparam \inst34|seg_temp4[3] .sum_lutc_input = "datac";
defparam \inst34|seg_temp4[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N0
maxii_lcell \inst34|Mux116~0 (
// Equation(s):
// \inst34|Mux116~0_combout  = (\inst14|cur_state [3] & (((\inst14|cur_state [0])))) # (!\inst14|cur_state [3] & ((\inst14|cur_state [0] & ((!\inst34|seg_temp4 [3]))) # (!\inst14|cur_state [0] & (!\inst34|seg_temp2 [3]))))

	.clk(gnd),
	.dataa(\inst34|seg_temp2 [3]),
	.datab(\inst14|cur_state [3]),
	.datac(\inst34|seg_temp4 [3]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux116~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux116~0 .lut_mask = "cf11";
defparam \inst34|Mux116~0 .operation_mode = "normal";
defparam \inst34|Mux116~0 .output_mode = "comb_only";
defparam \inst34|Mux116~0 .register_cascade_mode = "off";
defparam \inst34|Mux116~0 .sum_lutc_input = "datac";
defparam \inst34|Mux116~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N1
maxii_lcell \inst34|Mux116~1 (
// Equation(s):
// \inst34|Mux116~1_combout  = (\inst14|cur_state [3] & ((\inst34|Mux116~0_combout  & ((!\inst34|seg_temp12 [3]))) # (!\inst34|Mux116~0_combout  & (!\inst34|seg_temp10 [3])))) # (!\inst14|cur_state [3] & (((\inst34|Mux116~0_combout ))))

	.clk(gnd),
	.dataa(\inst34|seg_temp10 [3]),
	.datab(\inst14|cur_state [3]),
	.datac(\inst34|seg_temp12 [3]),
	.datad(\inst34|Mux116~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux116~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux116~1 .lut_mask = "3f44";
defparam \inst34|Mux116~1 .operation_mode = "normal";
defparam \inst34|Mux116~1 .output_mode = "comb_only";
defparam \inst34|Mux116~1 .register_cascade_mode = "off";
defparam \inst34|Mux116~1 .sum_lutc_input = "datac";
defparam \inst34|Mux116~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N2
maxii_lcell \inst34|Mux116~2 (
// Equation(s):
// \inst34|Mux116~2_combout  = (\inst34|seg[6]~4_combout  & (((!\inst34|seg[6]~3_combout )) # (!\inst34|seg_temp8 [3]))) # (!\inst34|seg[6]~4_combout  & (((\inst34|seg[6]~3_combout  & \inst34|Mux116~1_combout ))))

	.clk(gnd),
	.dataa(\inst34|seg[6]~4_combout ),
	.datab(\inst34|seg_temp8 [3]),
	.datac(\inst34|seg[6]~3_combout ),
	.datad(\inst34|Mux116~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux116~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux116~2 .lut_mask = "7a2a";
defparam \inst34|Mux116~2 .operation_mode = "normal";
defparam \inst34|Mux116~2 .output_mode = "comb_only";
defparam \inst34|Mux116~2 .register_cascade_mode = "off";
defparam \inst34|Mux116~2 .sum_lutc_input = "datac";
defparam \inst34|Mux116~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N3
maxii_lcell \inst34|Mux116~3 (
// Equation(s):
// \inst34|Mux116~3_combout  = (\inst30|p6~2_combout  & ((\inst34|Mux116~2_combout  & ((!\inst34|seg_temp14 [3]))) # (!\inst34|Mux116~2_combout  & (!\inst34|seg_temp6 [3])))) # (!\inst30|p6~2_combout  & (((\inst34|Mux116~2_combout ))))

	.clk(gnd),
	.dataa(\inst34|seg_temp6 [3]),
	.datab(\inst30|p6~2_combout ),
	.datac(\inst34|seg_temp14 [3]),
	.datad(\inst34|Mux116~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux116~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux116~3 .lut_mask = "3f44";
defparam \inst34|Mux116~3 .operation_mode = "normal";
defparam \inst34|Mux116~3 .output_mode = "comb_only";
defparam \inst34|Mux116~3 .register_cascade_mode = "off";
defparam \inst34|Mux116~3 .sum_lutc_input = "datac";
defparam \inst34|Mux116~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxii_lcell \inst34|seg[3] (
// Equation(s):
// \inst34|seg [3] = DFFEAS((\inst34|Mux113~8_combout  & (((!\inst34|seg[6]~5_combout )) # (!\inst34|seg_tempnb [3]))) # (!\inst34|Mux113~8_combout  & (((\inst34|seg[6]~5_combout  & \inst34|Mux116~3_combout )))), GLOBAL(\clock~combout ), VCC, , 
// \inst34|seg[6]~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|seg_tempnb [3]),
	.datab(\inst34|Mux113~8_combout ),
	.datac(\inst34|seg[6]~5_combout ),
	.datad(\inst34|Mux116~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg[6]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg[3] .lut_mask = "7c4c";
defparam \inst34|seg[3] .operation_mode = "normal";
defparam \inst34|seg[3] .output_mode = "reg_only";
defparam \inst34|seg[3] .register_cascade_mode = "off";
defparam \inst34|seg[3] .sum_lutc_input = "datac";
defparam \inst34|seg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N8
maxii_lcell \inst34|seg_tempnb[2] (
// Equation(s):
// \inst34|seg_tempnb [2] = DFFEAS((\inst34|seg_tempnb[6]~10_combout ) # ((!\inst34|seg_tempnb[6]~24_combout  & (!\inst34|seg_tempnb[6]~23_combout  & \inst34|seg_tempnb[6]~25_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_tempnb[6]~14_combout , , , 
// , )

	.clk(\clock~combout ),
	.dataa(\inst34|seg_tempnb[6]~24_combout ),
	.datab(\inst34|seg_tempnb[6]~10_combout ),
	.datac(\inst34|seg_tempnb[6]~23_combout ),
	.datad(\inst34|seg_tempnb[6]~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_tempnb[6]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_tempnb [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempnb[2] .lut_mask = "cdcc";
defparam \inst34|seg_tempnb[2] .operation_mode = "normal";
defparam \inst34|seg_tempnb[2] .output_mode = "reg_only";
defparam \inst34|seg_tempnb[2] .register_cascade_mode = "off";
defparam \inst34|seg_tempnb[2] .sum_lutc_input = "datac";
defparam \inst34|seg_tempnb[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \inst34|Mux117~9 (
// Equation(s):
// \inst34|Mux117~9_combout  = (\inst34|seg[6]~2_combout  & (((!\inst34|p2:count[0]~regout )))) # (!\inst34|seg[6]~2_combout  & ((\inst34|p2:count[0]~regout  & ((!\inst34|seg_tempna [2]))) # (!\inst34|p2:count[0]~regout  & (!\inst34|seg_tempnb [2]))))

	.clk(gnd),
	.dataa(\inst34|seg[6]~2_combout ),
	.datab(\inst34|seg_tempnb [2]),
	.datac(\inst34|p2:count[0]~regout ),
	.datad(\inst34|seg_tempna [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux117~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux117~9 .lut_mask = "0b5b";
defparam \inst34|Mux117~9 .operation_mode = "normal";
defparam \inst34|Mux117~9 .output_mode = "comb_only";
defparam \inst34|Mux117~9 .register_cascade_mode = "off";
defparam \inst34|Mux117~9 .sum_lutc_input = "datac";
defparam \inst34|Mux117~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N9
maxii_lcell \inst34|seg_temp1~16 (
// Equation(s):
// \inst34|seg_temp1~16_combout  = (\inst30|Equal0~1_combout ) # ((!\inst34|C [2] & ((\inst34|C [0]) # (!\inst34|C [1]))))

	.clk(gnd),
	.dataa(\inst34|C [2]),
	.datab(\inst34|C [1]),
	.datac(\inst34|C [0]),
	.datad(\inst30|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp1~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp1~16 .lut_mask = "ff51";
defparam \inst34|seg_temp1~16 .operation_mode = "normal";
defparam \inst34|seg_temp1~16 .output_mode = "comb_only";
defparam \inst34|seg_temp1~16 .register_cascade_mode = "off";
defparam \inst34|seg_temp1~16 .sum_lutc_input = "datac";
defparam \inst34|seg_temp1~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxii_lcell \inst34|seg_temp5[2] (
// Equation(s):
// \inst34|seg_temp5 [2] = DFFEAS((((!\inst34|seg_temp1~16_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp5[3]~4_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|seg_temp1~16_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp5[3]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp5 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp5[2] .lut_mask = "0f0f";
defparam \inst34|seg_temp5[2] .operation_mode = "normal";
defparam \inst34|seg_temp5[2] .output_mode = "reg_only";
defparam \inst34|seg_temp5[2] .register_cascade_mode = "off";
defparam \inst34|seg_temp5[2] .sum_lutc_input = "datac";
defparam \inst34|seg_temp5[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N7
maxii_lcell \inst34|seg_temp13[2] (
// Equation(s):
// \inst34|seg_temp13 [2] = DFFEAS((((!\inst34|seg_temp1~10_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp13[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp1~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp13[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp13 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp13[2] .lut_mask = "00ff";
defparam \inst34|seg_temp13[2] .operation_mode = "normal";
defparam \inst34|seg_temp13[2] .output_mode = "reg_only";
defparam \inst34|seg_temp13[2] .register_cascade_mode = "off";
defparam \inst34|seg_temp13[2] .sum_lutc_input = "datac";
defparam \inst34|seg_temp13[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N0
maxii_lcell \inst34|seg_temp11[2] (
// Equation(s):
// \inst34|seg_temp11 [2] = DFFEAS((((!\inst34|seg_temp1~10_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp11[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp1~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp11[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp11 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp11[2] .lut_mask = "00ff";
defparam \inst34|seg_temp11[2] .operation_mode = "normal";
defparam \inst34|seg_temp11[2] .output_mode = "reg_only";
defparam \inst34|seg_temp11[2] .register_cascade_mode = "off";
defparam \inst34|seg_temp11[2] .sum_lutc_input = "datac";
defparam \inst34|seg_temp11[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxii_lcell \inst34|seg_temp3[2] (
// Equation(s):
// \inst34|seg_temp3 [2] = DFFEAS((((!\inst34|seg_temp1~16_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp3[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp1~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp3[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp3 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp3[2] .lut_mask = "00ff";
defparam \inst34|seg_temp3[2] .operation_mode = "normal";
defparam \inst34|seg_temp3[2] .output_mode = "reg_only";
defparam \inst34|seg_temp3[2] .register_cascade_mode = "off";
defparam \inst34|seg_temp3[2] .sum_lutc_input = "datac";
defparam \inst34|seg_temp3[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxii_lcell \inst34|seg_temp1[2] (
// Equation(s):
// \inst34|seg_temp1 [2] = DFFEAS((((!\inst34|seg_temp1~16_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp1[3]~8_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp1~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp1[3]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp1[2] .lut_mask = "00ff";
defparam \inst34|seg_temp1[2] .operation_mode = "normal";
defparam \inst34|seg_temp1[2] .output_mode = "reg_only";
defparam \inst34|seg_temp1[2] .register_cascade_mode = "off";
defparam \inst34|seg_temp1[2] .sum_lutc_input = "datac";
defparam \inst34|seg_temp1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N5
maxii_lcell \inst34|seg_temp9[2] (
// Equation(s):
// \inst34|seg_temp9 [2] = DFFEAS((((!\inst34|seg_temp1~10_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp9[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp1~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp9[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp9 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp9[2] .lut_mask = "00ff";
defparam \inst34|seg_temp9[2] .operation_mode = "normal";
defparam \inst34|seg_temp9[2] .output_mode = "reg_only";
defparam \inst34|seg_temp9[2] .register_cascade_mode = "off";
defparam \inst34|seg_temp9[2] .sum_lutc_input = "datac";
defparam \inst34|seg_temp9[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N8
maxii_lcell \inst34|Mux117~0 (
// Equation(s):
// \inst34|Mux117~0_combout  = (\inst14|cur_state [0] & (((\inst14|cur_state [3])))) # (!\inst14|cur_state [0] & ((\inst14|cur_state [3] & ((!\inst34|seg_temp9 [2]))) # (!\inst14|cur_state [3] & (!\inst34|seg_temp1 [2]))))

	.clk(gnd),
	.dataa(\inst34|seg_temp1 [2]),
	.datab(\inst34|seg_temp9 [2]),
	.datac(\inst14|cur_state [0]),
	.datad(\inst14|cur_state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux117~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux117~0 .lut_mask = "f305";
defparam \inst34|Mux117~0 .operation_mode = "normal";
defparam \inst34|Mux117~0 .output_mode = "comb_only";
defparam \inst34|Mux117~0 .register_cascade_mode = "off";
defparam \inst34|Mux117~0 .sum_lutc_input = "datac";
defparam \inst34|Mux117~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N0
maxii_lcell \inst34|Mux117~1 (
// Equation(s):
// \inst34|Mux117~1_combout  = (\inst14|cur_state [0] & ((\inst34|Mux117~0_combout  & (!\inst34|seg_temp11 [2])) # (!\inst34|Mux117~0_combout  & ((!\inst34|seg_temp3 [2]))))) # (!\inst14|cur_state [0] & (((\inst34|Mux117~0_combout ))))

	.clk(gnd),
	.dataa(\inst34|seg_temp11 [2]),
	.datab(\inst14|cur_state [0]),
	.datac(\inst34|seg_temp3 [2]),
	.datad(\inst34|Mux117~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux117~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux117~1 .lut_mask = "770c";
defparam \inst34|Mux117~1 .operation_mode = "normal";
defparam \inst34|Mux117~1 .output_mode = "comb_only";
defparam \inst34|Mux117~1 .register_cascade_mode = "off";
defparam \inst34|Mux117~1 .sum_lutc_input = "datac";
defparam \inst34|Mux117~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N1
maxii_lcell \inst34|seg_temp7[2] (
// Equation(s):
// \inst34|seg_temp7 [2] = DFFEAS((((!\inst34|Mux124~0_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp7[3]~4_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|Mux124~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp7[3]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp7 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp7[2] .lut_mask = "00ff";
defparam \inst34|seg_temp7[2] .operation_mode = "normal";
defparam \inst34|seg_temp7[2] .output_mode = "reg_only";
defparam \inst34|seg_temp7[2] .register_cascade_mode = "off";
defparam \inst34|seg_temp7[2] .sum_lutc_input = "datac";
defparam \inst34|seg_temp7[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N5
maxii_lcell \inst34|Mux117~2 (
// Equation(s):
// \inst34|Mux117~2_combout  = (\inst34|seg[4]~11_combout  & ((\inst34|seg[4]~12_combout ) # ((!\inst34|seg_temp7 [2])))) # (!\inst34|seg[4]~11_combout  & (!\inst34|seg[4]~12_combout  & (\inst34|Mux117~1_combout )))

	.clk(gnd),
	.dataa(\inst34|seg[4]~11_combout ),
	.datab(\inst34|seg[4]~12_combout ),
	.datac(\inst34|Mux117~1_combout ),
	.datad(\inst34|seg_temp7 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux117~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux117~2 .lut_mask = "98ba";
defparam \inst34|Mux117~2 .operation_mode = "normal";
defparam \inst34|Mux117~2 .output_mode = "comb_only";
defparam \inst34|Mux117~2 .register_cascade_mode = "off";
defparam \inst34|Mux117~2 .sum_lutc_input = "datac";
defparam \inst34|Mux117~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N7
maxii_lcell \inst34|Mux117~3 (
// Equation(s):
// \inst34|Mux117~3_combout  = (\inst34|seg[4]~12_combout  & ((\inst34|Mux117~2_combout  & ((!\inst34|seg_temp13 [2]))) # (!\inst34|Mux117~2_combout  & (!\inst34|seg_temp5 [2])))) # (!\inst34|seg[4]~12_combout  & (((\inst34|Mux117~2_combout ))))

	.clk(gnd),
	.dataa(\inst34|seg_temp5 [2]),
	.datab(\inst34|seg_temp13 [2]),
	.datac(\inst34|seg[4]~12_combout ),
	.datad(\inst34|Mux117~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux117~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux117~3 .lut_mask = "3f50";
defparam \inst34|Mux117~3 .operation_mode = "normal";
defparam \inst34|Mux117~3 .output_mode = "comb_only";
defparam \inst34|Mux117~3 .register_cascade_mode = "off";
defparam \inst34|Mux117~3 .sum_lutc_input = "datac";
defparam \inst34|Mux117~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N4
maxii_lcell \inst34|seg_temp14[2] (
// Equation(s):
// \inst34|seg_temp14 [2] = DFFEAS((((!\inst34|seg_temp2~11_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp14[6]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|seg_temp2~11_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp14[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp14 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp14[2] .lut_mask = "0f0f";
defparam \inst34|seg_temp14[2] .operation_mode = "normal";
defparam \inst34|seg_temp14[2] .output_mode = "reg_only";
defparam \inst34|seg_temp14[2] .register_cascade_mode = "off";
defparam \inst34|seg_temp14[2] .sum_lutc_input = "datac";
defparam \inst34|seg_temp14[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxii_lcell \inst34|seg_temp2~12 (
// Equation(s):
// \inst34|seg_temp2~12_combout  = (((\inst34|seg_temp2~11_combout ) # (\inst30|Equal0~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|seg_temp2~11_combout ),
	.datad(\inst30|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp2~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp2~12 .lut_mask = "fff0";
defparam \inst34|seg_temp2~12 .operation_mode = "normal";
defparam \inst34|seg_temp2~12 .output_mode = "comb_only";
defparam \inst34|seg_temp2~12 .register_cascade_mode = "off";
defparam \inst34|seg_temp2~12 .sum_lutc_input = "datac";
defparam \inst34|seg_temp2~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxii_lcell \inst34|seg_temp6[2] (
// Equation(s):
// \inst34|seg_temp6 [2] = DFFEAS((((!\inst34|seg_temp2~12_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp6[6]~14_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|seg_temp2~12_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp6[6]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp6 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp6[2] .lut_mask = "0f0f";
defparam \inst34|seg_temp6[2] .operation_mode = "normal";
defparam \inst34|seg_temp6[2] .output_mode = "reg_only";
defparam \inst34|seg_temp6[2] .register_cascade_mode = "off";
defparam \inst34|seg_temp6[2] .sum_lutc_input = "datac";
defparam \inst34|seg_temp6[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell \inst34|seg_temp12[2] (
// Equation(s):
// \inst34|seg_temp12 [2] = DFFEAS((((!\inst34|seg_temp2~11_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp12[6]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp2~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp12[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp12 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp12[2] .lut_mask = "00ff";
defparam \inst34|seg_temp12[2] .operation_mode = "normal";
defparam \inst34|seg_temp12[2] .output_mode = "reg_only";
defparam \inst34|seg_temp12[2] .register_cascade_mode = "off";
defparam \inst34|seg_temp12[2] .sum_lutc_input = "datac";
defparam \inst34|seg_temp12[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N9
maxii_lcell \inst34|seg_temp10[2] (
// Equation(s):
// \inst34|seg_temp10 [2] = DFFEAS((((!\inst34|seg_temp2~11_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp10[6]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|seg_temp2~11_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp10[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp10 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp10[2] .lut_mask = "0f0f";
defparam \inst34|seg_temp10[2] .operation_mode = "normal";
defparam \inst34|seg_temp10[2] .output_mode = "reg_only";
defparam \inst34|seg_temp10[2] .register_cascade_mode = "off";
defparam \inst34|seg_temp10[2] .sum_lutc_input = "datac";
defparam \inst34|seg_temp10[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N4
maxii_lcell \inst34|seg_temp2[2] (
// Equation(s):
// \inst34|seg_temp2 [2] = DFFEAS((((!\inst34|seg_temp2~12_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp2[6]~6_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp2~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp2[6]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp2 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp2[2] .lut_mask = "00ff";
defparam \inst34|seg_temp2[2] .operation_mode = "normal";
defparam \inst34|seg_temp2[2] .output_mode = "reg_only";
defparam \inst34|seg_temp2[2] .register_cascade_mode = "off";
defparam \inst34|seg_temp2[2] .sum_lutc_input = "datac";
defparam \inst34|seg_temp2[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \inst34|seg_temp4[2] (
// Equation(s):
// \inst34|seg_temp4 [2] = DFFEAS((((!\inst34|seg_temp2~12_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp4[6]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|seg_temp2~12_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp4[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp4 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp4[2] .lut_mask = "0f0f";
defparam \inst34|seg_temp4[2] .operation_mode = "normal";
defparam \inst34|seg_temp4[2] .output_mode = "reg_only";
defparam \inst34|seg_temp4[2] .register_cascade_mode = "off";
defparam \inst34|seg_temp4[2] .sum_lutc_input = "datac";
defparam \inst34|seg_temp4[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N0
maxii_lcell \inst34|Mux117~4 (
// Equation(s):
// \inst34|Mux117~4_combout  = (\inst14|cur_state [3] & (((\inst14|cur_state [0])))) # (!\inst14|cur_state [3] & ((\inst14|cur_state [0] & ((!\inst34|seg_temp4 [2]))) # (!\inst14|cur_state [0] & (!\inst34|seg_temp2 [2]))))

	.clk(gnd),
	.dataa(\inst14|cur_state [3]),
	.datab(\inst34|seg_temp2 [2]),
	.datac(\inst34|seg_temp4 [2]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux117~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux117~4 .lut_mask = "af11";
defparam \inst34|Mux117~4 .operation_mode = "normal";
defparam \inst34|Mux117~4 .output_mode = "comb_only";
defparam \inst34|Mux117~4 .register_cascade_mode = "off";
defparam \inst34|Mux117~4 .sum_lutc_input = "datac";
defparam \inst34|Mux117~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N1
maxii_lcell \inst34|Mux117~5 (
// Equation(s):
// \inst34|Mux117~5_combout  = (\inst14|cur_state [3] & ((\inst34|Mux117~4_combout  & (!\inst34|seg_temp12 [2])) # (!\inst34|Mux117~4_combout  & ((!\inst34|seg_temp10 [2]))))) # (!\inst14|cur_state [3] & (((\inst34|Mux117~4_combout ))))

	.clk(gnd),
	.dataa(\inst14|cur_state [3]),
	.datab(\inst34|seg_temp12 [2]),
	.datac(\inst34|seg_temp10 [2]),
	.datad(\inst34|Mux117~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux117~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux117~5 .lut_mask = "770a";
defparam \inst34|Mux117~5 .operation_mode = "normal";
defparam \inst34|Mux117~5 .output_mode = "comb_only";
defparam \inst34|Mux117~5 .register_cascade_mode = "off";
defparam \inst34|Mux117~5 .sum_lutc_input = "datac";
defparam \inst34|Mux117~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N2
maxii_lcell \inst34|Mux117~6 (
// Equation(s):
// \inst34|Mux117~6_combout  = (\inst34|seg[4]~11_combout  & (((\inst34|seg[4]~12_combout )))) # (!\inst34|seg[4]~11_combout  & ((\inst34|seg[4]~12_combout  & (!\inst34|seg_temp6 [2])) # (!\inst34|seg[4]~12_combout  & ((\inst34|Mux117~5_combout )))))

	.clk(gnd),
	.dataa(\inst34|seg_temp6 [2]),
	.datab(\inst34|seg[4]~11_combout ),
	.datac(\inst34|seg[4]~12_combout ),
	.datad(\inst34|Mux117~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux117~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux117~6 .lut_mask = "d3d0";
defparam \inst34|Mux117~6 .operation_mode = "normal";
defparam \inst34|Mux117~6 .output_mode = "comb_only";
defparam \inst34|Mux117~6 .register_cascade_mode = "off";
defparam \inst34|Mux117~6 .sum_lutc_input = "datac";
defparam \inst34|Mux117~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N3
maxii_lcell \inst34|Mux117~7 (
// Equation(s):
// \inst34|Mux117~7_combout  = (\inst34|seg[4]~11_combout  & ((\inst34|Mux117~6_combout  & ((!\inst34|seg_temp14 [2]))) # (!\inst34|Mux117~6_combout  & (!\inst34|seg_temp8 [2])))) # (!\inst34|seg[4]~11_combout  & (((\inst34|Mux117~6_combout ))))

	.clk(gnd),
	.dataa(\inst34|seg_temp8 [2]),
	.datab(\inst34|seg[4]~11_combout ),
	.datac(\inst34|seg_temp14 [2]),
	.datad(\inst34|Mux117~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux117~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux117~7 .lut_mask = "3f44";
defparam \inst34|Mux117~7 .operation_mode = "normal";
defparam \inst34|Mux117~7 .output_mode = "comb_only";
defparam \inst34|Mux117~7 .register_cascade_mode = "off";
defparam \inst34|Mux117~7 .sum_lutc_input = "datac";
defparam \inst34|Mux117~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N4
maxii_lcell \inst34|Mux117~8 (
// Equation(s):
// \inst34|Mux117~8_combout  = ((\inst34|Mux117~7_combout ) # ((\inst14|cur_state [1] & \inst34|seg[4]~12_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|cur_state [1]),
	.datac(\inst34|seg[4]~12_combout ),
	.datad(\inst34|Mux117~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux117~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux117~8 .lut_mask = "ffc0";
defparam \inst34|Mux117~8 .operation_mode = "normal";
defparam \inst34|Mux117~8 .output_mode = "comb_only";
defparam \inst34|Mux117~8 .register_cascade_mode = "off";
defparam \inst34|Mux117~8 .sum_lutc_input = "datac";
defparam \inst34|Mux117~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N5
maxii_lcell \inst34|seg[2] (
// Equation(s):
// \inst34|seg [2] = DFFEAS((\inst34|seg[4]~15_combout  & ((\inst34|Mux117~9_combout  & (\inst34|Mux117~3_combout )) # (!\inst34|Mux117~9_combout  & ((\inst34|Mux117~8_combout ))))) # (!\inst34|seg[4]~15_combout  & (\inst34|Mux117~9_combout )), 
// GLOBAL(\clock~combout ), VCC, , \inst34|seg[5]~17_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|seg[4]~15_combout ),
	.datab(\inst34|Mux117~9_combout ),
	.datac(\inst34|Mux117~3_combout ),
	.datad(\inst34|Mux117~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg[5]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg[2] .lut_mask = "e6c4";
defparam \inst34|seg[2] .operation_mode = "normal";
defparam \inst34|seg[2] .output_mode = "reg_only";
defparam \inst34|seg[2] .register_cascade_mode = "off";
defparam \inst34|seg[2] .sum_lutc_input = "datac";
defparam \inst34|seg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N0
maxii_lcell \inst34|seg_tempnb[1] (
// Equation(s):
// \inst34|seg_tempnb [1] = DFFEAS((!\inst34|seg_tempnb[6]~24_combout  & ((\inst34|seg_tempnb[6]~25_combout  & (\inst34|seg_tempnb[6]~10_combout  & \inst34|seg_tempnb[6]~23_combout )) # (!\inst34|seg_tempnb[6]~25_combout  & ((\inst34|seg_tempnb[6]~10_combout 
// ) # (\inst34|seg_tempnb[6]~23_combout ))))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_tempnb[6]~14_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|seg_tempnb[6]~25_combout ),
	.datab(\inst34|seg_tempnb[6]~10_combout ),
	.datac(\inst34|seg_tempnb[6]~23_combout ),
	.datad(\inst34|seg_tempnb[6]~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_tempnb[6]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_tempnb [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempnb[1] .lut_mask = "00d4";
defparam \inst34|seg_tempnb[1] .operation_mode = "normal";
defparam \inst34|seg_tempnb[1] .output_mode = "reg_only";
defparam \inst34|seg_tempnb[1] .register_cascade_mode = "off";
defparam \inst34|seg_tempnb[1] .sum_lutc_input = "datac";
defparam \inst34|seg_tempnb[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N3
maxii_lcell \inst34|seg_tempna[1] (
// Equation(s):
// \inst34|seg_tempna [1] = DFFEAS((\inst34|seg_tempna[6]~4_combout ) # ((\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~6 ) # ((!\inst34|p2:count[2]~regout  & 
// \inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_tempna[6]~6_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|p2:count[2]~regout ),
	.datab(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(\inst34|seg_tempna[6]~4_combout ),
	.datad(\inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_tempna[6]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_tempna [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempna[1] .lut_mask = "fff4";
defparam \inst34|seg_tempna[1] .operation_mode = "normal";
defparam \inst34|seg_tempna[1] .output_mode = "reg_only";
defparam \inst34|seg_tempna[1] .register_cascade_mode = "off";
defparam \inst34|seg_tempna[1] .sum_lutc_input = "datac";
defparam \inst34|seg_tempna[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \inst34|Mux118~9 (
// Equation(s):
// \inst34|Mux118~9_combout  = (\inst34|seg[6]~2_combout  & (((!\inst34|p2:count[0]~regout )))) # (!\inst34|seg[6]~2_combout  & ((\inst34|p2:count[0]~regout  & ((!\inst34|seg_tempna [1]))) # (!\inst34|p2:count[0]~regout  & (!\inst34|seg_tempnb [1]))))

	.clk(gnd),
	.dataa(\inst34|seg[6]~2_combout ),
	.datab(\inst34|seg_tempnb [1]),
	.datac(\inst34|p2:count[0]~regout ),
	.datad(\inst34|seg_tempna [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux118~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux118~9 .lut_mask = "0b5b";
defparam \inst34|Mux118~9 .operation_mode = "normal";
defparam \inst34|Mux118~9 .output_mode = "comb_only";
defparam \inst34|Mux118~9 .register_cascade_mode = "off";
defparam \inst34|Mux118~9 .sum_lutc_input = "datac";
defparam \inst34|Mux118~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N1
maxii_lcell \inst34|seg_temp13[1] (
// Equation(s):
// \inst34|seg_temp13 [1] = DFFEAS((((!\inst34|seg_temp1~11_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp13[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp1~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp13[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp13 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp13[1] .lut_mask = "00ff";
defparam \inst34|seg_temp13[1] .operation_mode = "normal";
defparam \inst34|seg_temp13[1] .output_mode = "reg_only";
defparam \inst34|seg_temp13[1] .register_cascade_mode = "off";
defparam \inst34|seg_temp13[1] .sum_lutc_input = "datac";
defparam \inst34|seg_temp13[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \inst34|seg_temp1~17 (
// Equation(s):
// \inst34|seg_temp1~17_combout  = (\inst30|Equal0~1_combout ) # ((\inst34|C [2] & ((\inst34|C [1]) # (\inst34|C [0]))) # (!\inst34|C [2] & (!\inst34|C [1])))

	.clk(gnd),
	.dataa(\inst34|C [2]),
	.datab(\inst34|C [1]),
	.datac(\inst34|C [0]),
	.datad(\inst30|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp1~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp1~17 .lut_mask = "ffb9";
defparam \inst34|seg_temp1~17 .operation_mode = "normal";
defparam \inst34|seg_temp1~17 .output_mode = "comb_only";
defparam \inst34|seg_temp1~17 .register_cascade_mode = "off";
defparam \inst34|seg_temp1~17 .sum_lutc_input = "datac";
defparam \inst34|seg_temp1~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxii_lcell \inst34|seg_temp5[1] (
// Equation(s):
// \inst34|seg_temp5 [1] = DFFEAS((((!\inst34|seg_temp1~17_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp5[3]~4_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|seg_temp1~17_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp5[3]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp5 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp5[1] .lut_mask = "0f0f";
defparam \inst34|seg_temp5[1] .operation_mode = "normal";
defparam \inst34|seg_temp5[1] .output_mode = "reg_only";
defparam \inst34|seg_temp5[1] .register_cascade_mode = "off";
defparam \inst34|seg_temp5[1] .sum_lutc_input = "datac";
defparam \inst34|seg_temp5[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N8
maxii_lcell \inst34|seg_temp7[1] (
// Equation(s):
// \inst34|seg_temp7 [1] = DFFEAS(((!\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ) # 
// (\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp7[3]~4_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp7[3]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp7 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp7[1] .lut_mask = "3330";
defparam \inst34|seg_temp7[1] .operation_mode = "normal";
defparam \inst34|seg_temp7[1] .output_mode = "reg_only";
defparam \inst34|seg_temp7[1] .register_cascade_mode = "off";
defparam \inst34|seg_temp7[1] .sum_lutc_input = "datac";
defparam \inst34|seg_temp7[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \inst34|seg_temp3[1] (
// Equation(s):
// \inst34|seg_temp3 [1] = DFFEAS((((!\inst34|seg_temp1~17_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp3[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp1~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp3[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp3 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp3[1] .lut_mask = "00ff";
defparam \inst34|seg_temp3[1] .operation_mode = "normal";
defparam \inst34|seg_temp3[1] .output_mode = "reg_only";
defparam \inst34|seg_temp3[1] .register_cascade_mode = "off";
defparam \inst34|seg_temp3[1] .sum_lutc_input = "datac";
defparam \inst34|seg_temp3[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxii_lcell \inst34|seg_temp11[1] (
// Equation(s):
// \inst34|seg_temp11 [1] = DFFEAS((((!\inst34|seg_temp1~11_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp11[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp1~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp11[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp11 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp11[1] .lut_mask = "00ff";
defparam \inst34|seg_temp11[1] .operation_mode = "normal";
defparam \inst34|seg_temp11[1] .output_mode = "reg_only";
defparam \inst34|seg_temp11[1] .register_cascade_mode = "off";
defparam \inst34|seg_temp11[1] .sum_lutc_input = "datac";
defparam \inst34|seg_temp11[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N3
maxii_lcell \inst34|seg_temp9[1] (
// Equation(s):
// \inst34|seg_temp9 [1] = DFFEAS((((!\inst34|seg_temp1~11_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp9[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp1~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp9[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp9 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp9[1] .lut_mask = "00ff";
defparam \inst34|seg_temp9[1] .operation_mode = "normal";
defparam \inst34|seg_temp9[1] .output_mode = "reg_only";
defparam \inst34|seg_temp9[1] .register_cascade_mode = "off";
defparam \inst34|seg_temp9[1] .sum_lutc_input = "datac";
defparam \inst34|seg_temp9[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxii_lcell \inst34|seg_temp1[1] (
// Equation(s):
// \inst34|seg_temp1 [1] = DFFEAS((((!\inst34|seg_temp1~17_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp1[3]~8_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp1~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp1[3]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp1[1] .lut_mask = "00ff";
defparam \inst34|seg_temp1[1] .operation_mode = "normal";
defparam \inst34|seg_temp1[1] .output_mode = "reg_only";
defparam \inst34|seg_temp1[1] .register_cascade_mode = "off";
defparam \inst34|seg_temp1[1] .sum_lutc_input = "datac";
defparam \inst34|seg_temp1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \inst34|Mux118~0 (
// Equation(s):
// \inst34|Mux118~0_combout  = (\inst14|cur_state [3] & (((\inst14|cur_state [0])) # (!\inst34|seg_temp9 [1]))) # (!\inst14|cur_state [3] & (((!\inst34|seg_temp1 [1] & !\inst14|cur_state [0]))))

	.clk(gnd),
	.dataa(\inst34|seg_temp9 [1]),
	.datab(\inst34|seg_temp1 [1]),
	.datac(\inst14|cur_state [3]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux118~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux118~0 .lut_mask = "f053";
defparam \inst34|Mux118~0 .operation_mode = "normal";
defparam \inst34|Mux118~0 .output_mode = "comb_only";
defparam \inst34|Mux118~0 .register_cascade_mode = "off";
defparam \inst34|Mux118~0 .sum_lutc_input = "datac";
defparam \inst34|Mux118~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \inst34|Mux118~1 (
// Equation(s):
// \inst34|Mux118~1_combout  = (\inst14|cur_state [0] & ((\inst34|Mux118~0_combout  & ((!\inst34|seg_temp11 [1]))) # (!\inst34|Mux118~0_combout  & (!\inst34|seg_temp3 [1])))) # (!\inst14|cur_state [0] & (((\inst34|Mux118~0_combout ))))

	.clk(gnd),
	.dataa(\inst34|seg_temp3 [1]),
	.datab(\inst14|cur_state [0]),
	.datac(\inst34|seg_temp11 [1]),
	.datad(\inst34|Mux118~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux118~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux118~1 .lut_mask = "3f44";
defparam \inst34|Mux118~1 .operation_mode = "normal";
defparam \inst34|Mux118~1 .output_mode = "comb_only";
defparam \inst34|Mux118~1 .register_cascade_mode = "off";
defparam \inst34|Mux118~1 .sum_lutc_input = "datac";
defparam \inst34|Mux118~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N1
maxii_lcell \inst34|Mux118~2 (
// Equation(s):
// \inst34|Mux118~2_combout  = (\inst34|seg[4]~12_combout  & (((\inst34|seg[4]~11_combout )))) # (!\inst34|seg[4]~12_combout  & ((\inst34|seg[4]~11_combout  & (!\inst34|seg_temp7 [1])) # (!\inst34|seg[4]~11_combout  & ((\inst34|Mux118~1_combout )))))

	.clk(gnd),
	.dataa(\inst34|seg_temp7 [1]),
	.datab(\inst34|seg[4]~12_combout ),
	.datac(\inst34|seg[4]~11_combout ),
	.datad(\inst34|Mux118~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux118~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux118~2 .lut_mask = "d3d0";
defparam \inst34|Mux118~2 .operation_mode = "normal";
defparam \inst34|Mux118~2 .output_mode = "comb_only";
defparam \inst34|Mux118~2 .register_cascade_mode = "off";
defparam \inst34|Mux118~2 .sum_lutc_input = "datac";
defparam \inst34|Mux118~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N0
maxii_lcell \inst34|Mux118~3 (
// Equation(s):
// \inst34|Mux118~3_combout  = (\inst34|seg[4]~12_combout  & ((\inst34|Mux118~2_combout  & (!\inst34|seg_temp13 [1])) # (!\inst34|Mux118~2_combout  & ((!\inst34|seg_temp5 [1]))))) # (!\inst34|seg[4]~12_combout  & (((\inst34|Mux118~2_combout ))))

	.clk(gnd),
	.dataa(\inst34|seg_temp13 [1]),
	.datab(\inst34|seg[4]~12_combout ),
	.datac(\inst34|seg_temp5 [1]),
	.datad(\inst34|Mux118~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux118~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux118~3 .lut_mask = "770c";
defparam \inst34|Mux118~3 .operation_mode = "normal";
defparam \inst34|Mux118~3 .output_mode = "comb_only";
defparam \inst34|Mux118~3 .register_cascade_mode = "off";
defparam \inst34|Mux118~3 .sum_lutc_input = "datac";
defparam \inst34|Mux118~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N3
maxii_lcell \inst34|seg_temp8[1] (
// Equation(s):
// \inst34|seg_temp8 [1] = DFFEAS((((!\inst34|Mux132~0_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp8[6]~5_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Mux132~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp8[6]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp8 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp8[1] .lut_mask = "0f0f";
defparam \inst34|seg_temp8[1] .operation_mode = "normal";
defparam \inst34|seg_temp8[1] .output_mode = "reg_only";
defparam \inst34|seg_temp8[1] .register_cascade_mode = "off";
defparam \inst34|seg_temp8[1] .sum_lutc_input = "datac";
defparam \inst34|seg_temp8[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell \inst34|seg_temp12[1] (
// Equation(s):
// \inst34|seg_temp2~17  = (\inst34|C [3] & (!\inst34|C [4] & (\inst34|seg_temp2~13_combout )))
// \inst34|seg_temp12 [1] = DFFEAS(\inst34|seg_temp2~17 , GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp12[6]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|C [3]),
	.datab(\inst34|C [4]),
	.datac(\inst34|seg_temp2~13_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp12[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp2~17 ),
	.regout(\inst34|seg_temp12 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp12[1] .lut_mask = "2020";
defparam \inst34|seg_temp12[1] .operation_mode = "normal";
defparam \inst34|seg_temp12[1] .output_mode = "reg_and_comb";
defparam \inst34|seg_temp12[1] .register_cascade_mode = "off";
defparam \inst34|seg_temp12[1] .sum_lutc_input = "datac";
defparam \inst34|seg_temp12[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N5
maxii_lcell \inst34|seg_temp2~16 (
// Equation(s):
// \inst34|seg_temp2~16_combout  = ((\inst30|Equal0~1_combout ) # ((\inst34|C [4]) # (!\inst34|seg_temp2~13_combout ))) # (!\inst34|C [3])

	.clk(gnd),
	.dataa(\inst34|C [3]),
	.datab(\inst30|Equal0~1_combout ),
	.datac(\inst34|C [4]),
	.datad(\inst34|seg_temp2~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp2~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp2~16 .lut_mask = "fdff";
defparam \inst34|seg_temp2~16 .operation_mode = "normal";
defparam \inst34|seg_temp2~16 .output_mode = "comb_only";
defparam \inst34|seg_temp2~16 .register_cascade_mode = "off";
defparam \inst34|seg_temp2~16 .sum_lutc_input = "datac";
defparam \inst34|seg_temp2~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxii_lcell \inst34|seg_temp4[1] (
// Equation(s):
// \inst34|seg_temp4 [1] = DFFEAS((((!\inst34|seg_temp2~16_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp4[6]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp2~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp4[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp4 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp4[1] .lut_mask = "00ff";
defparam \inst34|seg_temp4[1] .operation_mode = "normal";
defparam \inst34|seg_temp4[1] .output_mode = "reg_only";
defparam \inst34|seg_temp4[1] .register_cascade_mode = "off";
defparam \inst34|seg_temp4[1] .sum_lutc_input = "datac";
defparam \inst34|seg_temp4[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N1
maxii_lcell \inst34|seg_temp2[1] (
// Equation(s):
// \inst34|seg_temp2 [1] = DFFEAS((((!\inst34|seg_temp2~16_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp2[6]~6_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp2~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp2[6]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp2 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp2[1] .lut_mask = "00ff";
defparam \inst34|seg_temp2[1] .operation_mode = "normal";
defparam \inst34|seg_temp2[1] .output_mode = "reg_only";
defparam \inst34|seg_temp2[1] .register_cascade_mode = "off";
defparam \inst34|seg_temp2[1] .sum_lutc_input = "datac";
defparam \inst34|seg_temp2[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \inst34|Mux118~4 (
// Equation(s):
// \inst34|Mux118~4_combout  = (\inst14|cur_state [3] & (((\inst14|cur_state [0])))) # (!\inst14|cur_state [3] & ((\inst14|cur_state [0] & (!\inst34|seg_temp4 [1])) # (!\inst14|cur_state [0] & ((!\inst34|seg_temp2 [1])))))

	.clk(gnd),
	.dataa(\inst34|seg_temp4 [1]),
	.datab(\inst14|cur_state [3]),
	.datac(\inst34|seg_temp2 [1]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux118~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux118~4 .lut_mask = "dd03";
defparam \inst34|Mux118~4 .operation_mode = "normal";
defparam \inst34|Mux118~4 .output_mode = "comb_only";
defparam \inst34|Mux118~4 .register_cascade_mode = "off";
defparam \inst34|Mux118~4 .sum_lutc_input = "datac";
defparam \inst34|Mux118~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \inst34|seg_temp10[1] (
// Equation(s):
// \inst34|Mux118~5  = (\inst14|cur_state [3] & ((\inst34|Mux118~4_combout  & (!\inst34|seg_temp12 [1])) # (!\inst34|Mux118~4_combout  & ((!M1_seg_temp10[1]))))) # (!\inst14|cur_state [3] & (((\inst34|Mux118~4_combout ))))

	.clk(\clock~combout ),
	.dataa(\inst34|seg_temp12 [1]),
	.datab(\inst14|cur_state [3]),
	.datac(\inst34|seg_temp2~17 ),
	.datad(\inst34|Mux118~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst34|seg_temp10[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux118~5 ),
	.regout(\inst34|seg_temp10 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp10[1] .lut_mask = "770c";
defparam \inst34|seg_temp10[1] .operation_mode = "normal";
defparam \inst34|seg_temp10[1] .output_mode = "comb_only";
defparam \inst34|seg_temp10[1] .register_cascade_mode = "off";
defparam \inst34|seg_temp10[1] .sum_lutc_input = "qfbk";
defparam \inst34|seg_temp10[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxii_lcell \inst34|seg_temp6[1] (
// Equation(s):
// \inst34|seg_temp6 [1] = DFFEAS((((!\inst34|seg_temp2~16_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp6[6]~14_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|seg_temp2~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp6[6]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp6 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp6[1] .lut_mask = "00ff";
defparam \inst34|seg_temp6[1] .operation_mode = "normal";
defparam \inst34|seg_temp6[1] .output_mode = "reg_only";
defparam \inst34|seg_temp6[1] .register_cascade_mode = "off";
defparam \inst34|seg_temp6[1] .sum_lutc_input = "datac";
defparam \inst34|seg_temp6[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N6
maxii_lcell \inst34|Mux118~6 (
// Equation(s):
// \inst34|Mux118~6_combout  = (\inst34|seg[4]~11_combout  & (\inst34|seg[4]~12_combout )) # (!\inst34|seg[4]~11_combout  & ((\inst34|seg[4]~12_combout  & ((!\inst34|seg_temp6 [1]))) # (!\inst34|seg[4]~12_combout  & (\inst34|Mux118~5 ))))

	.clk(gnd),
	.dataa(\inst34|seg[4]~11_combout ),
	.datab(\inst34|seg[4]~12_combout ),
	.datac(\inst34|Mux118~5 ),
	.datad(\inst34|seg_temp6 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux118~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux118~6 .lut_mask = "98dc";
defparam \inst34|Mux118~6 .operation_mode = "normal";
defparam \inst34|Mux118~6 .output_mode = "comb_only";
defparam \inst34|Mux118~6 .register_cascade_mode = "off";
defparam \inst34|Mux118~6 .sum_lutc_input = "datac";
defparam \inst34|Mux118~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N7
maxii_lcell \inst34|seg_temp14[1] (
// Equation(s):
// \inst34|Mux118~7  = (\inst34|seg[4]~11_combout  & ((\inst34|Mux118~6_combout  & ((!M1_seg_temp14[1]))) # (!\inst34|Mux118~6_combout  & (!\inst34|seg_temp8 [1])))) # (!\inst34|seg[4]~11_combout  & (((\inst34|Mux118~6_combout ))))

	.clk(\clock~combout ),
	.dataa(\inst34|seg[4]~11_combout ),
	.datab(\inst34|seg_temp8 [1]),
	.datac(\inst34|seg_temp2~17 ),
	.datad(\inst34|Mux118~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst34|seg_temp14[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux118~7 ),
	.regout(\inst34|seg_temp14 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp14[1] .lut_mask = "5f22";
defparam \inst34|seg_temp14[1] .operation_mode = "normal";
defparam \inst34|seg_temp14[1] .output_mode = "comb_only";
defparam \inst34|seg_temp14[1] .register_cascade_mode = "off";
defparam \inst34|seg_temp14[1] .sum_lutc_input = "qfbk";
defparam \inst34|seg_temp14[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y10_N8
maxii_lcell \inst34|Mux118~8 (
// Equation(s):
// \inst34|Mux118~8_combout  = ((\inst34|Mux118~7 ) # ((\inst14|cur_state [1] & \inst34|seg[4]~12_combout )))

	.clk(gnd),
	.dataa(\inst14|cur_state [1]),
	.datab(\inst34|seg[4]~12_combout ),
	.datac(vcc),
	.datad(\inst34|Mux118~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux118~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux118~8 .lut_mask = "ff88";
defparam \inst34|Mux118~8 .operation_mode = "normal";
defparam \inst34|Mux118~8 .output_mode = "comb_only";
defparam \inst34|Mux118~8 .register_cascade_mode = "off";
defparam \inst34|Mux118~8 .sum_lutc_input = "datac";
defparam \inst34|Mux118~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N9
maxii_lcell \inst34|seg[1] (
// Equation(s):
// \inst34|seg [1] = DFFEAS((\inst34|Mux118~9_combout  & (((\inst34|Mux118~3_combout )) # (!\inst34|seg[4]~15_combout ))) # (!\inst34|Mux118~9_combout  & (\inst34|seg[4]~15_combout  & ((\inst34|Mux118~8_combout )))), GLOBAL(\clock~combout ), VCC, , 
// \inst34|seg[5]~17_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|Mux118~9_combout ),
	.datab(\inst34|seg[4]~15_combout ),
	.datac(\inst34|Mux118~3_combout ),
	.datad(\inst34|Mux118~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg[5]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg[1] .lut_mask = "e6a2";
defparam \inst34|seg[1] .operation_mode = "normal";
defparam \inst34|seg[1] .output_mode = "reg_only";
defparam \inst34|seg[1] .register_cascade_mode = "off";
defparam \inst34|seg[1] .sum_lutc_input = "datac";
defparam \inst34|seg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxii_lcell \inst34|seg_tempna[0]~3 (
// Equation(s):
// \inst34|seg_tempna[0]~3_combout  = (!\inst34|p2:count[2]~regout  & (((\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\inst34|p2:count[2]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_tempna[0]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempna[0]~3 .lut_mask = "5500";
defparam \inst34|seg_tempna[0]~3 .operation_mode = "normal";
defparam \inst34|seg_tempna[0]~3 .output_mode = "comb_only";
defparam \inst34|seg_tempna[0]~3 .register_cascade_mode = "off";
defparam \inst34|seg_tempna[0]~3 .sum_lutc_input = "datac";
defparam \inst34|seg_tempna[0]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxii_lcell \inst34|seg_tempna[0] (
// Equation(s):
// \inst34|seg_tempna [0] = DFFEAS((\inst34|seg_tempna[6]~6_combout  & (((\inst34|seg_tempna[0]~3_combout ) # (\inst34|seg_tempna[6]~4_combout )))) # (!\inst34|seg_tempna[6]~6_combout  & (\inst34|seg_tempna [0])), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|seg_tempna [0]),
	.datab(\inst34|seg_tempna[6]~6_combout ),
	.datac(\inst34|seg_tempna[0]~3_combout ),
	.datad(\inst34|seg_tempna[6]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_tempna [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempna[0] .lut_mask = "eee2";
defparam \inst34|seg_tempna[0] .operation_mode = "normal";
defparam \inst34|seg_tempna[0] .output_mode = "reg_only";
defparam \inst34|seg_tempna[0] .register_cascade_mode = "off";
defparam \inst34|seg_tempna[0] .sum_lutc_input = "datac";
defparam \inst34|seg_tempna[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N3
maxii_lcell \inst34|seg_tempnb[0]~20 (
// Equation(s):
// \inst34|seg_tempnb[0]~20_combout  = ((!\inst34|p2:count[1]~regout  & ((\inst34|Mod3|auto_generated|divider|divider|StageOut[24]~9_combout ) # (!\inst34|p2:count[2]~regout ))))

	.clk(gnd),
	.dataa(\inst34|p2:count[2]~regout ),
	.datab(\inst34|Mod3|auto_generated|divider|divider|StageOut[24]~9_combout ),
	.datac(vcc),
	.datad(\inst34|p2:count[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_tempnb[0]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempnb[0]~20 .lut_mask = "00dd";
defparam \inst34|seg_tempnb[0]~20 .operation_mode = "normal";
defparam \inst34|seg_tempnb[0]~20 .output_mode = "comb_only";
defparam \inst34|seg_tempnb[0]~20 .register_cascade_mode = "off";
defparam \inst34|seg_tempnb[0]~20 .sum_lutc_input = "datac";
defparam \inst34|seg_tempnb[0]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N4
maxii_lcell \inst34|seg_tempnb[0]~21 (
// Equation(s):
// \inst34|seg_tempnb[0]~21_combout  = (((!\inst34|p2:count[2]~regout  & \inst34|Mod1|auto_generated|divider|divider|StageOut[24]~9_combout )) # (!\inst34|seg_tempnb[6]~13_combout ))

	.clk(gnd),
	.dataa(\inst34|p2:count[2]~regout ),
	.datab(vcc),
	.datac(\inst34|Mod1|auto_generated|divider|divider|StageOut[24]~9_combout ),
	.datad(\inst34|seg_tempnb[6]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_tempnb[0]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempnb[0]~21 .lut_mask = "50ff";
defparam \inst34|seg_tempnb[0]~21 .operation_mode = "normal";
defparam \inst34|seg_tempnb[0]~21 .output_mode = "comb_only";
defparam \inst34|seg_tempnb[0]~21 .register_cascade_mode = "off";
defparam \inst34|seg_tempnb[0]~21 .sum_lutc_input = "datac";
defparam \inst34|seg_tempnb[0]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N4
maxii_lcell \inst34|Mux67~0 (
// Equation(s):
// \inst34|Mux67~0_combout  = (\inst34|Mod1|auto_generated|divider|divider|StageOut[22]~6_combout  & (((\inst34|Mod1|auto_generated|divider|divider|StageOut[23]~3_combout ) # (!\inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout )) # 
// (!\inst14|count_u2 [0]))) # (!\inst34|Mod1|auto_generated|divider|divider|StageOut[22]~6_combout  & (((\inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout  & !\inst34|Mod1|auto_generated|divider|divider|StageOut[23]~3_combout ))))

	.clk(gnd),
	.dataa(\inst14|count_u2 [0]),
	.datab(\inst34|Mod1|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.datac(\inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datad(\inst34|Mod1|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux67~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux67~0 .lut_mask = "cc7c";
defparam \inst34|Mux67~0 .operation_mode = "normal";
defparam \inst34|Mux67~0 .output_mode = "comb_only";
defparam \inst34|Mux67~0 .register_cascade_mode = "off";
defparam \inst34|Mux67~0 .sum_lutc_input = "datac";
defparam \inst34|Mux67~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N1
maxii_lcell \inst34|Mux67~1 (
// Equation(s):
// \inst34|Mux67~1_combout  = (\inst34|Mod1|auto_generated|divider|divider|StageOut[23]~3_combout  & ((\inst34|seg_tempnb [0]) # ((!\inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout  & !\inst34|Mux67~0_combout )))) # 
// (!\inst34|Mod1|auto_generated|divider|divider|StageOut[23]~3_combout  & (((\inst34|Mux67~0_combout ))))

	.clk(gnd),
	.dataa(\inst34|Mod1|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.datab(\inst34|seg_tempnb [0]),
	.datac(\inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datad(\inst34|Mux67~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux67~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux67~1 .lut_mask = "dd8a";
defparam \inst34|Mux67~1 .operation_mode = "normal";
defparam \inst34|Mux67~1 .output_mode = "comb_only";
defparam \inst34|Mux67~1 .register_cascade_mode = "off";
defparam \inst34|Mux67~1 .sum_lutc_input = "datac";
defparam \inst34|Mux67~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N1
maxii_lcell \inst34|seg_tempnb[0]~16 (
// Equation(s):
// \inst34|seg_tempnb[0]~16_combout  = (\inst34|Mod3|auto_generated|divider|divider|StageOut[22]~6_combout  & (((\inst34|Mod3|auto_generated|divider|divider|StageOut[23]~3_combout ) # (!\inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout )) # 
// (!\inst14|count_u3 [0]))) # (!\inst34|Mod3|auto_generated|divider|divider|StageOut[22]~6_combout  & (((\inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout ))))

	.clk(gnd),
	.dataa(\inst14|count_u3 [0]),
	.datab(\inst34|Mod3|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.datac(\inst34|Mod3|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.datad(\inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_tempnb[0]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempnb[0]~16 .lut_mask = "f7cc";
defparam \inst34|seg_tempnb[0]~16 .operation_mode = "normal";
defparam \inst34|seg_tempnb[0]~16 .output_mode = "comb_only";
defparam \inst34|seg_tempnb[0]~16 .register_cascade_mode = "off";
defparam \inst34|seg_tempnb[0]~16 .sum_lutc_input = "datac";
defparam \inst34|seg_tempnb[0]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N0
maxii_lcell \inst34|seg_tempnb[0]~17 (
// Equation(s):
// \inst34|seg_tempnb[0]~17_combout  = (\inst34|p2:count[1]~regout  & (\inst34|seg_tempnb [0])) # (!\inst34|p2:count[1]~regout  & ((\inst34|Mod3|auto_generated|divider|divider|StageOut[23]~3_combout  & ((\inst34|seg_tempnb [0]) # 
// (!\inst34|seg_tempnb[0]~16_combout ))) # (!\inst34|Mod3|auto_generated|divider|divider|StageOut[23]~3_combout  & ((\inst34|seg_tempnb[0]~16_combout )))))

	.clk(gnd),
	.dataa(\inst34|p2:count[1]~regout ),
	.datab(\inst34|seg_tempnb [0]),
	.datac(\inst34|Mod3|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.datad(\inst34|seg_tempnb[0]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_tempnb[0]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempnb[0]~17 .lut_mask = "cdd8";
defparam \inst34|seg_tempnb[0]~17 .operation_mode = "normal";
defparam \inst34|seg_tempnb[0]~17 .output_mode = "comb_only";
defparam \inst34|seg_tempnb[0]~17 .register_cascade_mode = "off";
defparam \inst34|seg_tempnb[0]~17 .sum_lutc_input = "datac";
defparam \inst34|seg_tempnb[0]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N2
maxii_lcell \inst34|seg_tempnb[0]~15 (
// Equation(s):
// \inst34|seg_tempnb[0]~15_combout  = (\inst34|Mod5|auto_generated|divider|divider|StageOut[22]~6_combout  & (((\inst34|Mod5|auto_generated|divider|divider|StageOut[23]~3_combout ) # (!\inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout )) # 
// (!\inst14|count_u1 [0]))) # (!\inst34|Mod5|auto_generated|divider|divider|StageOut[22]~6_combout  & (((\inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ))))

	.clk(gnd),
	.dataa(\inst34|Mod5|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.datab(\inst14|count_u1 [0]),
	.datac(\inst34|Mod5|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.datad(\inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_tempnb[0]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempnb[0]~15 .lut_mask = "f7aa";
defparam \inst34|seg_tempnb[0]~15 .operation_mode = "normal";
defparam \inst34|seg_tempnb[0]~15 .output_mode = "comb_only";
defparam \inst34|seg_tempnb[0]~15 .register_cascade_mode = "off";
defparam \inst34|seg_tempnb[0]~15 .sum_lutc_input = "datac";
defparam \inst34|seg_tempnb[0]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N5
maxii_lcell \inst34|seg_tempnb[0]~18 (
// Equation(s):
// \inst34|seg_tempnb[0]~18_combout  = (\inst34|p2:count[1]~regout  & ((\inst34|Mod5|auto_generated|divider|divider|StageOut[23]~3_combout  & ((\inst34|seg_tempnb[0]~17_combout ) # (!\inst34|seg_tempnb[0]~15_combout ))) # 
// (!\inst34|Mod5|auto_generated|divider|divider|StageOut[23]~3_combout  & ((\inst34|seg_tempnb[0]~15_combout ))))) # (!\inst34|p2:count[1]~regout  & (((\inst34|seg_tempnb[0]~17_combout ))))

	.clk(gnd),
	.dataa(\inst34|Mod5|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.datab(\inst34|p2:count[1]~regout ),
	.datac(\inst34|seg_tempnb[0]~17_combout ),
	.datad(\inst34|seg_tempnb[0]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_tempnb[0]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempnb[0]~18 .lut_mask = "f4b8";
defparam \inst34|seg_tempnb[0]~18 .operation_mode = "normal";
defparam \inst34|seg_tempnb[0]~18 .output_mode = "comb_only";
defparam \inst34|seg_tempnb[0]~18 .register_cascade_mode = "off";
defparam \inst34|seg_tempnb[0]~18 .sum_lutc_input = "datac";
defparam \inst34|seg_tempnb[0]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N6
maxii_lcell \inst34|seg_tempnb[0]~19 (
// Equation(s):
// \inst34|seg_tempnb[0]~19_combout  = (\inst34|p2:count[2]~regout  & (((\inst34|seg_tempnb[0]~18_combout )))) # (!\inst34|p2:count[2]~regout  & (((\inst34|Mux67~1_combout ))))

	.clk(gnd),
	.dataa(\inst34|p2:count[2]~regout ),
	.datab(vcc),
	.datac(\inst34|Mux67~1_combout ),
	.datad(\inst34|seg_tempnb[0]~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_tempnb[0]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempnb[0]~19 .lut_mask = "fa50";
defparam \inst34|seg_tempnb[0]~19 .operation_mode = "normal";
defparam \inst34|seg_tempnb[0]~19 .output_mode = "comb_only";
defparam \inst34|seg_tempnb[0]~19 .register_cascade_mode = "off";
defparam \inst34|seg_tempnb[0]~19 .sum_lutc_input = "datac";
defparam \inst34|seg_tempnb[0]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N7
maxii_lcell \inst34|seg_tempnb[0] (
// Equation(s):
// \inst34|seg_tempnb [0] = DFFEAS((\inst34|seg_tempnb[0]~20_combout  & (\inst34|seg_tempnb [0])) # (!\inst34|seg_tempnb[0]~20_combout  & ((\inst34|seg_tempnb[0]~21_combout  & (\inst34|seg_tempnb [0])) # (!\inst34|seg_tempnb[0]~21_combout  & 
// ((\inst34|seg_tempnb[0]~19_combout ))))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|seg_tempnb[0]~20_combout ),
	.datab(\inst34|seg_tempnb [0]),
	.datac(\inst34|seg_tempnb[0]~21_combout ),
	.datad(\inst34|seg_tempnb[0]~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_tempnb [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_tempnb[0] .lut_mask = "cdc8";
defparam \inst34|seg_tempnb[0] .operation_mode = "normal";
defparam \inst34|seg_tempnb[0] .output_mode = "reg_only";
defparam \inst34|seg_tempnb[0] .register_cascade_mode = "off";
defparam \inst34|seg_tempnb[0] .sum_lutc_input = "datac";
defparam \inst34|seg_tempnb[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \inst34|Mux119~9 (
// Equation(s):
// \inst34|Mux119~9_combout  = (\inst34|seg[6]~2_combout  & (((\inst34|p2:count[0]~regout )))) # (!\inst34|seg[6]~2_combout  & ((\inst34|p2:count[0]~regout  & (\inst34|seg_tempna [0])) # (!\inst34|p2:count[0]~regout  & ((\inst34|seg_tempnb [0])))))

	.clk(gnd),
	.dataa(\inst34|seg[6]~2_combout ),
	.datab(\inst34|seg_tempna [0]),
	.datac(\inst34|p2:count[0]~regout ),
	.datad(\inst34|seg_tempnb [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux119~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux119~9 .lut_mask = "e5e0";
defparam \inst34|Mux119~9 .operation_mode = "normal";
defparam \inst34|Mux119~9 .output_mode = "comb_only";
defparam \inst34|Mux119~9 .register_cascade_mode = "off";
defparam \inst34|Mux119~9 .sum_lutc_input = "datac";
defparam \inst34|Mux119~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N6
maxii_lcell \inst34|seg_temp3~1 (
// Equation(s):
// \inst34|seg_temp3~1_combout  = (\inst34|seg_temp6[6]~15_combout  & (\inst34|C [2] $ (((\inst34|C [0] & \inst34|C [1])))))

	.clk(gnd),
	.dataa(\inst34|C [0]),
	.datab(\inst34|C [2]),
	.datac(\inst34|seg_temp6[6]~15_combout ),
	.datad(\inst34|C [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp3~1 .lut_mask = "60c0";
defparam \inst34|seg_temp3~1 .operation_mode = "normal";
defparam \inst34|seg_temp3~1 .output_mode = "comb_only";
defparam \inst34|seg_temp3~1 .register_cascade_mode = "off";
defparam \inst34|seg_temp3~1 .sum_lutc_input = "datac";
defparam \inst34|seg_temp3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N7
maxii_lcell \inst34|seg_temp5~6 (
// Equation(s):
// \inst34|seg_temp5~6_combout  = (!\inst34|C [2] & (\inst34|seg_temp6[6]~15_combout  & (\inst34|C [0] $ (\inst34|C [1]))))

	.clk(gnd),
	.dataa(\inst34|C [0]),
	.datab(\inst34|C [2]),
	.datac(\inst34|seg_temp6[6]~15_combout ),
	.datad(\inst34|C [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp5~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp5~6 .lut_mask = "1020";
defparam \inst34|seg_temp5~6 .operation_mode = "normal";
defparam \inst34|seg_temp5~6 .output_mode = "comb_only";
defparam \inst34|seg_temp5~6 .register_cascade_mode = "off";
defparam \inst34|seg_temp5~6 .sum_lutc_input = "datac";
defparam \inst34|seg_temp5~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N1
maxii_lcell \inst34|seg_temp5~7 (
// Equation(s):
// \inst34|seg_temp5~7_combout  = (\inst30|Equal0~2_combout  & ((\inst34|seg_temp3~1_combout ) # ((\inst34|seg_temp5 [0] & !\inst34|seg_temp5~6_combout )))) # (!\inst30|Equal0~2_combout  & (\inst34|seg_temp5 [0]))

	.clk(gnd),
	.dataa(\inst34|seg_temp5 [0]),
	.datab(\inst34|seg_temp3~1_combout ),
	.datac(\inst30|Equal0~2_combout ),
	.datad(\inst34|seg_temp5~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp5~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp5~7 .lut_mask = "caea";
defparam \inst34|seg_temp5~7 .operation_mode = "normal";
defparam \inst34|seg_temp5~7 .output_mode = "comb_only";
defparam \inst34|seg_temp5~7 .register_cascade_mode = "off";
defparam \inst34|seg_temp5~7 .sum_lutc_input = "datac";
defparam \inst34|seg_temp5~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N0
maxii_lcell \inst34|seg_temp5[0] (
// Equation(s):
// \inst34|seg_temp5 [0] = DFFEAS(((!\inst30|Equal0~1_combout  & ((\inst34|seg_temp5~7_combout )))), GLOBAL(\clock~combout ), VCC, , \inst34|Equal14~2 , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst30|Equal0~1_combout ),
	.datac(vcc),
	.datad(\inst34|seg_temp5~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|Equal14~2 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp5 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp5[0] .lut_mask = "3300";
defparam \inst34|seg_temp5[0] .operation_mode = "normal";
defparam \inst34|seg_temp5[0] .output_mode = "reg_only";
defparam \inst34|seg_temp5[0] .register_cascade_mode = "off";
defparam \inst34|seg_temp5[0] .sum_lutc_input = "datac";
defparam \inst34|seg_temp5[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N9
maxii_lcell \inst34|seg_temp13[0] (
// Equation(s):
// \inst34|seg_temp13 [0] = DFFEAS((\inst34|C [0] & (\inst34|C [1])), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp13[3]~0_combout , VCC, , , \inst34|C [2])

	.clk(\clock~combout ),
	.dataa(\inst34|C [0]),
	.datab(\inst34|C [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst34|C [2]),
	.ena(\inst34|seg_temp13[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp13 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp13[0] .lut_mask = "8888";
defparam \inst34|seg_temp13[0] .operation_mode = "normal";
defparam \inst34|seg_temp13[0] .output_mode = "reg_only";
defparam \inst34|seg_temp13[0] .register_cascade_mode = "off";
defparam \inst34|seg_temp13[0] .sum_lutc_input = "datac";
defparam \inst34|seg_temp13[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y9_N2
maxii_lcell \inst34|seg_temp7[0] (
// Equation(s):
// \inst34|seg_temp7 [0] = DFFEAS((((!\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & !\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))), GLOBAL(\clock~combout ), VCC, , 
// \inst34|seg_temp7[3]~4_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp7[3]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp7 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp7[0] .lut_mask = "000f";
defparam \inst34|seg_temp7[0] .operation_mode = "normal";
defparam \inst34|seg_temp7[0] .output_mode = "reg_only";
defparam \inst34|seg_temp7[0] .register_cascade_mode = "off";
defparam \inst34|seg_temp7[0] .sum_lutc_input = "datac";
defparam \inst34|seg_temp7[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N5
maxii_lcell \inst34|seg_temp3~2 (
// Equation(s):
// \inst34|seg_temp3~2_combout  = (\inst30|Equal0~4_combout  & ((\inst34|seg_temp3~1_combout ) # ((\inst34|seg_temp3 [0] & !\inst34|seg_temp5~6_combout )))) # (!\inst30|Equal0~4_combout  & (\inst34|seg_temp3 [0]))

	.clk(gnd),
	.dataa(\inst34|seg_temp3 [0]),
	.datab(\inst34|seg_temp5~6_combout ),
	.datac(\inst30|Equal0~4_combout ),
	.datad(\inst34|seg_temp3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp3~2 .lut_mask = "fa2a";
defparam \inst34|seg_temp3~2 .operation_mode = "normal";
defparam \inst34|seg_temp3~2 .output_mode = "comb_only";
defparam \inst34|seg_temp3~2 .register_cascade_mode = "off";
defparam \inst34|seg_temp3~2 .sum_lutc_input = "datac";
defparam \inst34|seg_temp3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N6
maxii_lcell \inst34|seg_temp3[0] (
// Equation(s):
// \inst34|seg_temp3 [0] = DFFEAS(((!\inst30|Equal0~1_combout  & ((\inst34|seg_temp3~2_combout )))), GLOBAL(\clock~combout ), VCC, , \inst34|Equal14~2 , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst30|Equal0~1_combout ),
	.datac(vcc),
	.datad(\inst34|seg_temp3~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|Equal14~2 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp3 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp3[0] .lut_mask = "3300";
defparam \inst34|seg_temp3[0] .operation_mode = "normal";
defparam \inst34|seg_temp3[0] .output_mode = "reg_only";
defparam \inst34|seg_temp3[0] .register_cascade_mode = "off";
defparam \inst34|seg_temp3[0] .sum_lutc_input = "datac";
defparam \inst34|seg_temp3[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N7
maxii_lcell \inst34|seg_temp1~12 (
// Equation(s):
// \inst34|seg_temp1~12_combout  = (\inst30|Equal0~6_combout  & ((\inst34|seg_temp3~1_combout ) # ((\inst34|seg_temp1 [0] & !\inst34|seg_temp5~6_combout )))) # (!\inst30|Equal0~6_combout  & (\inst34|seg_temp1 [0]))

	.clk(gnd),
	.dataa(\inst34|seg_temp1 [0]),
	.datab(\inst34|seg_temp5~6_combout ),
	.datac(\inst34|seg_temp3~1_combout ),
	.datad(\inst30|Equal0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp1~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp1~12 .lut_mask = "f2aa";
defparam \inst34|seg_temp1~12 .operation_mode = "normal";
defparam \inst34|seg_temp1~12 .output_mode = "comb_only";
defparam \inst34|seg_temp1~12 .register_cascade_mode = "off";
defparam \inst34|seg_temp1~12 .sum_lutc_input = "datac";
defparam \inst34|seg_temp1~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N8
maxii_lcell \inst34|seg_temp1[0] (
// Equation(s):
// \inst34|seg_temp1 [0] = DFFEAS((((!\inst30|Equal0~1_combout  & \inst34|seg_temp1~12_combout ))), GLOBAL(\clock~combout ), VCC, , \inst34|Equal14~2 , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst30|Equal0~1_combout ),
	.datad(\inst34|seg_temp1~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|Equal14~2 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp1[0] .lut_mask = "0f00";
defparam \inst34|seg_temp1[0] .operation_mode = "normal";
defparam \inst34|seg_temp1[0] .output_mode = "reg_only";
defparam \inst34|seg_temp1[0] .register_cascade_mode = "off";
defparam \inst34|seg_temp1[0] .sum_lutc_input = "datac";
defparam \inst34|seg_temp1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N5
maxii_lcell \inst34|seg_temp9[0] (
// Equation(s):
// \inst34|seg_temp9 [0] = DFFEAS(((\inst34|C [0] & ((\inst34|C [1])))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp9[3]~0_combout , VCC, , , \inst34|C [2])

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\inst34|C [0]),
	.datac(vcc),
	.datad(\inst34|C [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst34|C [2]),
	.ena(\inst34|seg_temp9[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp9 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp9[0] .lut_mask = "cc00";
defparam \inst34|seg_temp9[0] .operation_mode = "normal";
defparam \inst34|seg_temp9[0] .output_mode = "reg_only";
defparam \inst34|seg_temp9[0] .register_cascade_mode = "off";
defparam \inst34|seg_temp9[0] .sum_lutc_input = "datac";
defparam \inst34|seg_temp9[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxii_lcell \inst34|Mux119~0 (
// Equation(s):
// \inst34|Mux119~0_combout  = (\inst14|cur_state [3] & (((\inst34|seg_temp9 [0]) # (\inst14|cur_state [0])))) # (!\inst14|cur_state [3] & (\inst34|seg_temp1 [0] & ((!\inst14|cur_state [0]))))

	.clk(gnd),
	.dataa(\inst14|cur_state [3]),
	.datab(\inst34|seg_temp1 [0]),
	.datac(\inst34|seg_temp9 [0]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux119~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux119~0 .lut_mask = "aae4";
defparam \inst34|Mux119~0 .operation_mode = "normal";
defparam \inst34|Mux119~0 .output_mode = "comb_only";
defparam \inst34|Mux119~0 .register_cascade_mode = "off";
defparam \inst34|Mux119~0 .sum_lutc_input = "datac";
defparam \inst34|Mux119~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N4
maxii_lcell \inst34|seg_temp11[0] (
// Equation(s):
// \inst34|seg_temp11 [0] = DFFEAS((\inst34|C [0] & (((\inst34|C [1])))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp11[3]~0_combout , VCC, , , \inst34|C [2])

	.clk(\clock~combout ),
	.dataa(\inst34|C [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst34|C [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst34|C [2]),
	.ena(\inst34|seg_temp11[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp11 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp11[0] .lut_mask = "aa00";
defparam \inst34|seg_temp11[0] .operation_mode = "normal";
defparam \inst34|seg_temp11[0] .output_mode = "reg_only";
defparam \inst34|seg_temp11[0] .register_cascade_mode = "off";
defparam \inst34|seg_temp11[0] .sum_lutc_input = "datac";
defparam \inst34|seg_temp11[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxii_lcell \inst34|Mux119~1 (
// Equation(s):
// \inst34|Mux119~1_combout  = (\inst14|cur_state [0] & ((\inst34|Mux119~0_combout  & ((\inst34|seg_temp11 [0]))) # (!\inst34|Mux119~0_combout  & (\inst34|seg_temp3 [0])))) # (!\inst14|cur_state [0] & (((\inst34|Mux119~0_combout ))))

	.clk(gnd),
	.dataa(\inst14|cur_state [0]),
	.datab(\inst34|seg_temp3 [0]),
	.datac(\inst34|Mux119~0_combout ),
	.datad(\inst34|seg_temp11 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux119~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux119~1 .lut_mask = "f858";
defparam \inst34|Mux119~1 .operation_mode = "normal";
defparam \inst34|Mux119~1 .output_mode = "comb_only";
defparam \inst34|Mux119~1 .register_cascade_mode = "off";
defparam \inst34|Mux119~1 .sum_lutc_input = "datac";
defparam \inst34|Mux119~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxii_lcell \inst34|Mux119~2 (
// Equation(s):
// \inst34|Mux119~2_combout  = (\inst34|seg[4]~11_combout  & (((\inst34|seg[4]~12_combout )) # (!\inst34|seg_temp7 [0]))) # (!\inst34|seg[4]~11_combout  & (((!\inst34|seg[4]~12_combout  & \inst34|Mux119~1_combout ))))

	.clk(gnd),
	.dataa(\inst34|seg_temp7 [0]),
	.datab(\inst34|seg[4]~11_combout ),
	.datac(\inst34|seg[4]~12_combout ),
	.datad(\inst34|Mux119~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux119~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux119~2 .lut_mask = "c7c4";
defparam \inst34|Mux119~2 .operation_mode = "normal";
defparam \inst34|Mux119~2 .output_mode = "comb_only";
defparam \inst34|Mux119~2 .register_cascade_mode = "off";
defparam \inst34|Mux119~2 .sum_lutc_input = "datac";
defparam \inst34|Mux119~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxii_lcell \inst34|Mux119~3 (
// Equation(s):
// \inst34|Mux119~3_combout  = (\inst34|seg[4]~12_combout  & ((\inst34|Mux119~2_combout  & ((\inst34|seg_temp13 [0]))) # (!\inst34|Mux119~2_combout  & (\inst34|seg_temp5 [0])))) # (!\inst34|seg[4]~12_combout  & (((\inst34|Mux119~2_combout ))))

	.clk(gnd),
	.dataa(\inst34|seg_temp5 [0]),
	.datab(\inst34|seg_temp13 [0]),
	.datac(\inst34|seg[4]~12_combout ),
	.datad(\inst34|Mux119~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux119~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux119~3 .lut_mask = "cfa0";
defparam \inst34|Mux119~3 .operation_mode = "normal";
defparam \inst34|Mux119~3 .output_mode = "comb_only";
defparam \inst34|Mux119~3 .register_cascade_mode = "off";
defparam \inst34|Mux119~3 .sum_lutc_input = "datac";
defparam \inst34|Mux119~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N4
maxii_lcell \inst34|seg_temp5~9 (
// Equation(s):
// \inst34|seg_temp5~9_combout  = (\inst34|C [1] $ ((\inst34|C [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst34|C [1]),
	.datac(\inst34|C [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp5~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp5~9 .lut_mask = "3c3c";
defparam \inst34|seg_temp5~9 .operation_mode = "normal";
defparam \inst34|seg_temp5~9 .output_mode = "comb_only";
defparam \inst34|seg_temp5~9 .register_cascade_mode = "off";
defparam \inst34|seg_temp5~9 .sum_lutc_input = "datac";
defparam \inst34|seg_temp5~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N4
maxii_lcell \inst34|seg_temp14[0] (
// Equation(s):
// \inst34|seg_temp14 [0] = DFFEAS((\inst34|C [3] & ((\inst34|seg_temp5~9_combout ) # ((\inst34|C [0])))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp14[6]~0_combout , VCC, , , \inst34|C [4])

	.clk(\clock~combout ),
	.dataa(\inst34|seg_temp5~9_combout ),
	.datab(\inst34|C [3]),
	.datac(vcc),
	.datad(\inst34|C [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst34|C [4]),
	.ena(\inst34|seg_temp14[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp14 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp14[0] .lut_mask = "cc88";
defparam \inst34|seg_temp14[0] .operation_mode = "normal";
defparam \inst34|seg_temp14[0] .output_mode = "reg_only";
defparam \inst34|seg_temp14[0] .register_cascade_mode = "off";
defparam \inst34|seg_temp14[0] .sum_lutc_input = "datac";
defparam \inst34|seg_temp14[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y9_N8
maxii_lcell \inst34|seg_temp8[0] (
// Equation(s):
// \inst34|seg_temp8 [0] = DFFEAS((!\inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout  & ((\inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout  & (\inst34|sel61 [0] & 
// \inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6_combout )) # (!\inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout  & ((!\inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6_combout ))))), GLOBAL(\clock~combout ), VCC, , 
// \inst34|seg_temp8[6]~5_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|Mod0|auto_generated|divider|divider|StageOut[31]~0_combout ),
	.datab(\inst34|sel61 [0]),
	.datac(\inst34|Mod0|auto_generated|divider|divider|StageOut[32]~6_combout ),
	.datad(\inst34|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg_temp8[6]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp8 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp8[0] .lut_mask = "0085";
defparam \inst34|seg_temp8[0] .operation_mode = "normal";
defparam \inst34|seg_temp8[0] .output_mode = "reg_only";
defparam \inst34|seg_temp8[0] .register_cascade_mode = "off";
defparam \inst34|seg_temp8[0] .sum_lutc_input = "datac";
defparam \inst34|seg_temp8[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N3
maxii_lcell \inst34|seg_temp4~1 (
// Equation(s):
// \inst34|seg_temp4~1_combout  = (\inst34|C [4] & (((\inst34|Mux161~0_combout )))) # (!\inst34|C [4] & (\inst34|C [3] & ((\inst34|seg_temp6~19_combout ))))

	.clk(gnd),
	.dataa(\inst34|C [3]),
	.datab(\inst34|Mux161~0_combout ),
	.datac(\inst34|C [4]),
	.datad(\inst34|seg_temp6~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp4~1 .lut_mask = "cac0";
defparam \inst34|seg_temp4~1 .operation_mode = "normal";
defparam \inst34|seg_temp4~1 .output_mode = "comb_only";
defparam \inst34|seg_temp4~1 .register_cascade_mode = "off";
defparam \inst34|seg_temp4~1 .sum_lutc_input = "datac";
defparam \inst34|seg_temp4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N6
maxii_lcell \inst34|Mux32~1 (
// Equation(s):
// \inst34|Mux32~1_combout  = (!\inst34|C [3] & (((!\inst34|C [2]) # (!\inst34|C [0])) # (!\inst34|C [1])))

	.clk(gnd),
	.dataa(\inst34|C [3]),
	.datab(\inst34|C [1]),
	.datac(\inst34|C [0]),
	.datad(\inst34|C [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux32~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux32~1 .lut_mask = "1555";
defparam \inst34|Mux32~1 .operation_mode = "normal";
defparam \inst34|Mux32~1 .output_mode = "comb_only";
defparam \inst34|Mux32~1 .register_cascade_mode = "off";
defparam \inst34|Mux32~1 .sum_lutc_input = "datac";
defparam \inst34|Mux32~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N9
maxii_lcell \inst34|seg_temp6~18 (
// Equation(s):
// \inst34|seg_temp6~18_combout  = (\inst34|seg_temp6 [0] & ((\inst34|Mux32~1_combout ) # ((\inst34|C [4]) # (!\inst30|Equal0~2_combout ))))

	.clk(gnd),
	.dataa(\inst34|seg_temp6 [0]),
	.datab(\inst34|Mux32~1_combout ),
	.datac(\inst30|Equal0~2_combout ),
	.datad(\inst34|C [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp6~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp6~18 .lut_mask = "aa8a";
defparam \inst34|seg_temp6~18 .operation_mode = "normal";
defparam \inst34|seg_temp6~18 .output_mode = "comb_only";
defparam \inst34|seg_temp6~18 .register_cascade_mode = "off";
defparam \inst34|seg_temp6~18 .sum_lutc_input = "datac";
defparam \inst34|seg_temp6~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N4
maxii_lcell \inst34|seg_temp6[0] (
// Equation(s):
// \inst34|seg_temp6 [0] = DFFEAS((!\inst30|Equal0~1_combout  & ((\inst34|seg_temp6~18_combout ) # ((\inst34|seg_temp4~1_combout  & \inst30|Equal0~2_combout )))), GLOBAL(\clock~combout ), VCC, , \inst34|Equal14~2 , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|seg_temp4~1_combout ),
	.datab(\inst30|Equal0~1_combout ),
	.datac(\inst30|Equal0~2_combout ),
	.datad(\inst34|seg_temp6~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|Equal14~2 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp6 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp6[0] .lut_mask = "3320";
defparam \inst34|seg_temp6[0] .operation_mode = "normal";
defparam \inst34|seg_temp6[0] .output_mode = "reg_only";
defparam \inst34|seg_temp6[0] .register_cascade_mode = "off";
defparam \inst34|seg_temp6[0] .sum_lutc_input = "datac";
defparam \inst34|seg_temp6[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N9
maxii_lcell \inst34|seg_temp10[0] (
// Equation(s):
// \inst34|seg_temp10 [0] = DFFEAS((\inst34|C [3] & ((\inst34|seg_temp5~9_combout ) # ((\inst34|C [0])))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp10[6]~0_combout , VCC, , , \inst34|C [4])

	.clk(\clock~combout ),
	.dataa(\inst34|C [3]),
	.datab(\inst34|seg_temp5~9_combout ),
	.datac(vcc),
	.datad(\inst34|C [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst34|C [4]),
	.ena(\inst34|seg_temp10[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp10 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp10[0] .lut_mask = "aa88";
defparam \inst34|seg_temp10[0] .operation_mode = "normal";
defparam \inst34|seg_temp10[0] .output_mode = "reg_only";
defparam \inst34|seg_temp10[0] .register_cascade_mode = "off";
defparam \inst34|seg_temp10[0] .sum_lutc_input = "datac";
defparam \inst34|seg_temp10[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N3
maxii_lcell \inst34|seg_temp12[0] (
// Equation(s):
// \inst34|seg_temp12 [0] = DFFEAS((\inst34|C [3] & ((\inst34|C [0]) # ((\inst34|seg_temp5~9_combout )))), GLOBAL(\clock~combout ), VCC, , \inst34|seg_temp12[6]~0_combout , VCC, , , \inst34|C [4])

	.clk(\clock~combout ),
	.dataa(\inst34|C [0]),
	.datab(\inst34|C [3]),
	.datac(vcc),
	.datad(\inst34|seg_temp5~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst34|C [4]),
	.ena(\inst34|seg_temp12[6]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp12 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp12[0] .lut_mask = "cc88";
defparam \inst34|seg_temp12[0] .operation_mode = "normal";
defparam \inst34|seg_temp12[0] .output_mode = "reg_only";
defparam \inst34|seg_temp12[0] .register_cascade_mode = "off";
defparam \inst34|seg_temp12[0] .sum_lutc_input = "datac";
defparam \inst34|seg_temp12[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N7
maxii_lcell \inst34|seg_temp2~14 (
// Equation(s):
// \inst34|seg_temp2~14_combout  = (\inst34|seg_temp2 [0] & ((\inst34|Mux32~1_combout ) # ((\inst34|C [4]) # (!\inst30|Equal0~6_combout ))))

	.clk(gnd),
	.dataa(\inst34|seg_temp2 [0]),
	.datab(\inst34|Mux32~1_combout ),
	.datac(\inst34|C [4]),
	.datad(\inst30|Equal0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp2~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp2~14 .lut_mask = "a8aa";
defparam \inst34|seg_temp2~14 .operation_mode = "normal";
defparam \inst34|seg_temp2~14 .output_mode = "comb_only";
defparam \inst34|seg_temp2~14 .register_cascade_mode = "off";
defparam \inst34|seg_temp2~14 .sum_lutc_input = "datac";
defparam \inst34|seg_temp2~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N8
maxii_lcell \inst34|seg_temp2[0] (
// Equation(s):
// \inst34|seg_temp2 [0] = DFFEAS((!\inst30|Equal0~1_combout  & ((\inst34|seg_temp2~14_combout ) # ((\inst34|seg_temp4~1_combout  & \inst30|Equal0~6_combout )))), GLOBAL(\clock~combout ), VCC, , \inst34|Equal14~2 , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|seg_temp4~1_combout ),
	.datab(\inst30|Equal0~6_combout ),
	.datac(\inst30|Equal0~1_combout ),
	.datad(\inst34|seg_temp2~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|Equal14~2 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp2 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp2[0] .lut_mask = "0f08";
defparam \inst34|seg_temp2[0] .operation_mode = "normal";
defparam \inst34|seg_temp2[0] .output_mode = "reg_only";
defparam \inst34|seg_temp2[0] .register_cascade_mode = "off";
defparam \inst34|seg_temp2[0] .sum_lutc_input = "datac";
defparam \inst34|seg_temp2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N2
maxii_lcell \inst34|seg_temp4~2 (
// Equation(s):
// \inst34|seg_temp4~2_combout  = (\inst34|seg_temp4 [0] & ((\inst34|Mux32~1_combout ) # ((\inst34|C [4]) # (!\inst30|Equal0~4_combout ))))

	.clk(gnd),
	.dataa(\inst34|seg_temp4 [0]),
	.datab(\inst34|Mux32~1_combout ),
	.datac(\inst30|Equal0~4_combout ),
	.datad(\inst34|C [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|seg_temp4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp4~2 .lut_mask = "aa8a";
defparam \inst34|seg_temp4~2 .operation_mode = "normal";
defparam \inst34|seg_temp4~2 .output_mode = "comb_only";
defparam \inst34|seg_temp4~2 .register_cascade_mode = "off";
defparam \inst34|seg_temp4~2 .sum_lutc_input = "datac";
defparam \inst34|seg_temp4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N3
maxii_lcell \inst34|seg_temp4[0] (
// Equation(s):
// \inst34|seg_temp4 [0] = DFFEAS((!\inst30|Equal0~1_combout  & ((\inst34|seg_temp4~2_combout ) # ((\inst34|seg_temp4~1_combout  & \inst30|Equal0~4_combout )))), GLOBAL(\clock~combout ), VCC, , \inst34|Equal14~2 , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|seg_temp4~1_combout ),
	.datab(\inst30|Equal0~1_combout ),
	.datac(\inst30|Equal0~4_combout ),
	.datad(\inst34|seg_temp4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|Equal14~2 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg_temp4 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg_temp4[0] .lut_mask = "3320";
defparam \inst34|seg_temp4[0] .operation_mode = "normal";
defparam \inst34|seg_temp4[0] .output_mode = "reg_only";
defparam \inst34|seg_temp4[0] .register_cascade_mode = "off";
defparam \inst34|seg_temp4[0] .sum_lutc_input = "datac";
defparam \inst34|seg_temp4[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxii_lcell \inst34|Mux119~4 (
// Equation(s):
// \inst34|Mux119~4_combout  = (\inst14|cur_state [3] & (((\inst14|cur_state [0])))) # (!\inst14|cur_state [3] & ((\inst14|cur_state [0] & ((\inst34|seg_temp4 [0]))) # (!\inst14|cur_state [0] & (\inst34|seg_temp2 [0]))))

	.clk(gnd),
	.dataa(\inst14|cur_state [3]),
	.datab(\inst34|seg_temp2 [0]),
	.datac(\inst34|seg_temp4 [0]),
	.datad(\inst14|cur_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux119~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux119~4 .lut_mask = "fa44";
defparam \inst34|Mux119~4 .operation_mode = "normal";
defparam \inst34|Mux119~4 .output_mode = "comb_only";
defparam \inst34|Mux119~4 .register_cascade_mode = "off";
defparam \inst34|Mux119~4 .sum_lutc_input = "datac";
defparam \inst34|Mux119~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxii_lcell \inst34|Mux119~5 (
// Equation(s):
// \inst34|Mux119~5_combout  = (\inst14|cur_state [3] & ((\inst34|Mux119~4_combout  & ((\inst34|seg_temp12 [0]))) # (!\inst34|Mux119~4_combout  & (\inst34|seg_temp10 [0])))) # (!\inst14|cur_state [3] & (((\inst34|Mux119~4_combout ))))

	.clk(gnd),
	.dataa(\inst14|cur_state [3]),
	.datab(\inst34|seg_temp10 [0]),
	.datac(\inst34|seg_temp12 [0]),
	.datad(\inst34|Mux119~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux119~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux119~5 .lut_mask = "f588";
defparam \inst34|Mux119~5 .operation_mode = "normal";
defparam \inst34|Mux119~5 .output_mode = "comb_only";
defparam \inst34|Mux119~5 .register_cascade_mode = "off";
defparam \inst34|Mux119~5 .sum_lutc_input = "datac";
defparam \inst34|Mux119~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxii_lcell \inst34|Mux119~6 (
// Equation(s):
// \inst34|Mux119~6_combout  = (\inst34|seg[4]~12_combout  & ((\inst34|seg_temp6 [0]) # ((\inst34|seg[4]~11_combout )))) # (!\inst34|seg[4]~12_combout  & (((!\inst34|seg[4]~11_combout  & \inst34|Mux119~5_combout ))))

	.clk(gnd),
	.dataa(\inst34|seg_temp6 [0]),
	.datab(\inst34|seg[4]~12_combout ),
	.datac(\inst34|seg[4]~11_combout ),
	.datad(\inst34|Mux119~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux119~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux119~6 .lut_mask = "cbc8";
defparam \inst34|Mux119~6 .operation_mode = "normal";
defparam \inst34|Mux119~6 .output_mode = "comb_only";
defparam \inst34|Mux119~6 .register_cascade_mode = "off";
defparam \inst34|Mux119~6 .sum_lutc_input = "datac";
defparam \inst34|Mux119~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxii_lcell \inst34|Mux119~7 (
// Equation(s):
// \inst34|Mux119~7_combout  = (\inst34|seg[4]~11_combout  & ((\inst34|Mux119~6_combout  & (\inst34|seg_temp14 [0])) # (!\inst34|Mux119~6_combout  & ((!\inst34|seg_temp8 [0]))))) # (!\inst34|seg[4]~11_combout  & (((\inst34|Mux119~6_combout ))))

	.clk(gnd),
	.dataa(\inst34|seg_temp14 [0]),
	.datab(\inst34|seg[4]~11_combout ),
	.datac(\inst34|seg_temp8 [0]),
	.datad(\inst34|Mux119~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux119~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux119~7 .lut_mask = "bb0c";
defparam \inst34|Mux119~7 .operation_mode = "normal";
defparam \inst34|Mux119~7 .output_mode = "comb_only";
defparam \inst34|Mux119~7 .register_cascade_mode = "off";
defparam \inst34|Mux119~7 .sum_lutc_input = "datac";
defparam \inst34|Mux119~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxii_lcell \inst34|Mux119~8 (
// Equation(s):
// \inst34|Mux119~8_combout  = ((\inst34|Mux119~7_combout ) # ((\inst14|cur_state [1] & \inst34|seg[4]~12_combout )))

	.clk(gnd),
	.dataa(\inst14|cur_state [1]),
	.datab(vcc),
	.datac(\inst34|seg[4]~12_combout ),
	.datad(\inst34|Mux119~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst34|Mux119~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|Mux119~8 .lut_mask = "ffa0";
defparam \inst34|Mux119~8 .operation_mode = "normal";
defparam \inst34|Mux119~8 .output_mode = "comb_only";
defparam \inst34|Mux119~8 .register_cascade_mode = "off";
defparam \inst34|Mux119~8 .sum_lutc_input = "datac";
defparam \inst34|Mux119~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxii_lcell \inst34|seg[0] (
// Equation(s):
// \inst34|seg [0] = DFFEAS((\inst34|seg[4]~15_combout  & ((\inst34|Mux119~9_combout  & ((\inst34|Mux119~8_combout ))) # (!\inst34|Mux119~9_combout  & (\inst34|Mux119~3_combout )))) # (!\inst34|seg[4]~15_combout  & (\inst34|Mux119~9_combout )), 
// GLOBAL(\clock~combout ), VCC, , \inst34|seg[5]~17_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\inst34|seg[4]~15_combout ),
	.datab(\inst34|Mux119~9_combout ),
	.datac(\inst34|Mux119~3_combout ),
	.datad(\inst34|Mux119~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst34|seg[5]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst34|seg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst34|seg[0] .lut_mask = "ec64";
defparam \inst34|seg[0] .operation_mode = "normal";
defparam \inst34|seg[0] .output_mode = "reg_only";
defparam \inst34|seg[0] .register_cascade_mode = "off";
defparam \inst34|seg[0] .sum_lutc_input = "datac";
defparam \inst34|seg[0] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \buzz_out~I (
	.datain(\inst31|buzz_out~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(buzz_out));
// synopsys translate_off
defparam \buzz_out~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_RS~I (
	.datain(\inst35|Mux0~1 ),
	.oe(vcc),
	.combout(),
	.padio(LCD_RS));
// synopsys translate_off
defparam \LCD_RS~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_109,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_RW~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(LCD_RW));
// synopsys translate_off
defparam \LCD_RW~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_EN~I (
	.datain(\clock~combout ),
	.oe(vcc),
	.combout(),
	.padio(LCD_EN));
// synopsys translate_off
defparam \LCD_EN~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[7]~I (
	.datain(\inst34|cat [7]),
	.oe(vcc),
	.combout(),
	.padio(cat[7]));
// synopsys translate_off
defparam \cat[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[6]~I (
	.datain(\inst34|cat [6]),
	.oe(vcc),
	.combout(),
	.padio(cat[6]));
// synopsys translate_off
defparam \cat[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[5]~I (
	.datain(\inst34|cat [5]),
	.oe(vcc),
	.combout(),
	.padio(cat[5]));
// synopsys translate_off
defparam \cat[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[4]~I (
	.datain(\inst34|cat [4]),
	.oe(vcc),
	.combout(),
	.padio(cat[4]));
// synopsys translate_off
defparam \cat[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[3]~I (
	.datain(\inst34|cat [3]),
	.oe(vcc),
	.combout(),
	.padio(cat[3]));
// synopsys translate_off
defparam \cat[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[2]~I (
	.datain(\inst34|cat [2]),
	.oe(vcc),
	.combout(),
	.padio(cat[2]));
// synopsys translate_off
defparam \cat[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[1]~I (
	.datain(\inst34|cat [1]),
	.oe(vcc),
	.combout(),
	.padio(cat[1]));
// synopsys translate_off
defparam \cat[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[0]~I (
	.datain(\inst34|cat [0]),
	.oe(vcc),
	.combout(),
	.padio(cat[0]));
// synopsys translate_off
defparam \cat[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_green[7]~I (
	.datain(\inst30|col_g [7]),
	.oe(vcc),
	.combout(),
	.padio(col_green[7]));
// synopsys translate_off
defparam \col_green[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_green[6]~I (
	.datain(\inst30|col_g [7]),
	.oe(vcc),
	.combout(),
	.padio(col_green[6]));
// synopsys translate_off
defparam \col_green[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_green[5]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(col_green[5]));
// synopsys translate_off
defparam \col_green[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_green[4]~I (
	.datain(\inst30|col_g [4]),
	.oe(vcc),
	.combout(),
	.padio(col_green[4]));
// synopsys translate_off
defparam \col_green[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_green[3]~I (
	.datain(\inst30|col_g [4]),
	.oe(vcc),
	.combout(),
	.padio(col_green[3]));
// synopsys translate_off
defparam \col_green[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_green[2]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(col_green[2]));
// synopsys translate_off
defparam \col_green[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_green[1]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(col_green[1]));
// synopsys translate_off
defparam \col_green[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_green[0]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(col_green[0]));
// synopsys translate_off
defparam \col_green[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_red[7]~I (
	.datain(\inst30|col_g [7]),
	.oe(vcc),
	.combout(),
	.padio(col_red[7]));
// synopsys translate_off
defparam \col_red[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_red[6]~I (
	.datain(\inst30|col_g [7]),
	.oe(vcc),
	.combout(),
	.padio(col_red[6]));
// synopsys translate_off
defparam \col_red[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_red[5]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(col_red[5]));
// synopsys translate_off
defparam \col_red[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_red[4]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(col_red[4]));
// synopsys translate_off
defparam \col_red[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_red[3]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(col_red[3]));
// synopsys translate_off
defparam \col_red[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_red[2]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(col_red[2]));
// synopsys translate_off
defparam \col_red[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_red[1]~I (
	.datain(\inst30|col_r [1]),
	.oe(vcc),
	.combout(),
	.padio(col_red[1]));
// synopsys translate_off
defparam \col_red[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_red[0]~I (
	.datain(\inst30|col_r [1]),
	.oe(vcc),
	.combout(),
	.padio(col_red[0]));
// synopsys translate_off
defparam \col_red[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \key_column[3]~I (
	.datain(\inst34|key_c0 [3]),
	.oe(vcc),
	.combout(),
	.padio(key_column[3]));
// synopsys translate_off
defparam \key_column[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \key_column[2]~I (
	.datain(\inst34|key_c0 [2]),
	.oe(vcc),
	.combout(),
	.padio(key_column[2]));
// synopsys translate_off
defparam \key_column[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \key_column[1]~I (
	.datain(\inst34|key_c0 [1]),
	.oe(vcc),
	.combout(),
	.padio(key_column[1]));
// synopsys translate_off
defparam \key_column[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \key_column[0]~I (
	.datain(\inst34|key_c0 [0]),
	.oe(vcc),
	.combout(),
	.padio(key_column[0]));
// synopsys translate_off
defparam \key_column[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[7]~I (
	.datain(\inst35|Mux1~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[7]));
// synopsys translate_off
defparam \LCD_data[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[6]~I (
	.datain(\inst35|Mux2~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[6]));
// synopsys translate_off
defparam \LCD_data[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[5]~I (
	.datain(\inst35|Mux3~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[5]));
// synopsys translate_off
defparam \LCD_data[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[4]~I (
	.datain(\inst35|Mux4~26_combout ),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[4]));
// synopsys translate_off
defparam \LCD_data[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[3]~I (
	.datain(\inst35|Mux5~20_combout ),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[3]));
// synopsys translate_off
defparam \LCD_data[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_102,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[2]~I (
	.datain(\inst35|Mux6~27_combout ),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[2]));
// synopsys translate_off
defparam \LCD_data[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[1]~I (
	.datain(\inst35|Mux7~22_combout ),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[1]));
// synopsys translate_off
defparam \LCD_data[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[0]~I (
	.datain(\inst35|Mux8~20_combout ),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[0]));
// synopsys translate_off
defparam \LCD_data[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[15]~I (
	.datain(\inst32|led [15]),
	.oe(vcc),
	.combout(),
	.padio(led[15]));
// synopsys translate_off
defparam \led[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[14]~I (
	.datain(\inst32|led [14]),
	.oe(vcc),
	.combout(),
	.padio(led[14]));
// synopsys translate_off
defparam \led[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[13]~I (
	.datain(\inst32|led [13]),
	.oe(vcc),
	.combout(),
	.padio(led[13]));
// synopsys translate_off
defparam \led[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[12]~I (
	.datain(\inst32|led [12]),
	.oe(vcc),
	.combout(),
	.padio(led[12]));
// synopsys translate_off
defparam \led[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[11]~I (
	.datain(\inst32|led [11]),
	.oe(vcc),
	.combout(),
	.padio(led[11]));
// synopsys translate_off
defparam \led[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[10]~I (
	.datain(\inst32|led [10]),
	.oe(vcc),
	.combout(),
	.padio(led[10]));
// synopsys translate_off
defparam \led[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[9]~I (
	.datain(\inst32|led [9]),
	.oe(vcc),
	.combout(),
	.padio(led[9]));
// synopsys translate_off
defparam \led[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[8]~I (
	.datain(\inst32|led [8]),
	.oe(vcc),
	.combout(),
	.padio(led[8]));
// synopsys translate_off
defparam \led[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[7]~I (
	.datain(\inst32|led [7]),
	.oe(vcc),
	.combout(),
	.padio(led[7]));
// synopsys translate_off
defparam \led[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[6]~I (
	.datain(\inst32|led [6]),
	.oe(vcc),
	.combout(),
	.padio(led[6]));
// synopsys translate_off
defparam \led[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[5]~I (
	.datain(\inst32|led [5]),
	.oe(vcc),
	.combout(),
	.padio(led[5]));
// synopsys translate_off
defparam \led[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[4]~I (
	.datain(\inst32|led [4]),
	.oe(vcc),
	.combout(),
	.padio(led[4]));
// synopsys translate_off
defparam \led[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[3]~I (
	.datain(\inst32|led [3]),
	.oe(vcc),
	.combout(),
	.padio(led[3]));
// synopsys translate_off
defparam \led[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[2]~I (
	.datain(\inst32|led [2]),
	.oe(vcc),
	.combout(),
	.padio(led[2]));
// synopsys translate_off
defparam \led[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[1]~I (
	.datain(\inst32|led [1]),
	.oe(vcc),
	.combout(),
	.padio(led[1]));
// synopsys translate_off
defparam \led[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[0]~I (
	.datain(\inst32|led [0]),
	.oe(vcc),
	.combout(),
	.padio(led[0]));
// synopsys translate_off
defparam \led[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_control[7]~I (
	.datain(\inst30|row [7]),
	.oe(vcc),
	.combout(),
	.padio(row_control[7]));
// synopsys translate_off
defparam \row_control[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_control[6]~I (
	.datain(\inst30|row [6]),
	.oe(vcc),
	.combout(),
	.padio(row_control[6]));
// synopsys translate_off
defparam \row_control[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_control[5]~I (
	.datain(\inst30|row [5]),
	.oe(vcc),
	.combout(),
	.padio(row_control[5]));
// synopsys translate_off
defparam \row_control[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_control[4]~I (
	.datain(\inst30|row [4]),
	.oe(vcc),
	.combout(),
	.padio(row_control[4]));
// synopsys translate_off
defparam \row_control[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_control[3]~I (
	.datain(\inst30|row [3]),
	.oe(vcc),
	.combout(),
	.padio(row_control[3]));
// synopsys translate_off
defparam \row_control[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_control[2]~I (
	.datain(\inst30|row [2]),
	.oe(vcc),
	.combout(),
	.padio(row_control[2]));
// synopsys translate_off
defparam \row_control[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_control[1]~I (
	.datain(\inst30|row [1]),
	.oe(vcc),
	.combout(),
	.padio(row_control[1]));
// synopsys translate_off
defparam \row_control[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_control[0]~I (
	.datain(\inst30|row [0]),
	.oe(vcc),
	.combout(),
	.padio(row_control[0]));
// synopsys translate_off
defparam \row_control[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[6]~I (
	.datain(\inst34|seg [6]),
	.oe(vcc),
	.combout(),
	.padio(seg[6]));
// synopsys translate_off
defparam \seg[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[5]~I (
	.datain(\inst34|seg [5]),
	.oe(vcc),
	.combout(),
	.padio(seg[5]));
// synopsys translate_off
defparam \seg[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[4]~I (
	.datain(\inst34|seg [4]),
	.oe(vcc),
	.combout(),
	.padio(seg[4]));
// synopsys translate_off
defparam \seg[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[3]~I (
	.datain(\inst34|seg [3]),
	.oe(vcc),
	.combout(),
	.padio(seg[3]));
// synopsys translate_off
defparam \seg[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[2]~I (
	.datain(\inst34|seg [2]),
	.oe(vcc),
	.combout(),
	.padio(seg[2]));
// synopsys translate_off
defparam \seg[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[1]~I (
	.datain(\inst34|seg [1]),
	.oe(vcc),
	.combout(),
	.padio(seg[1]));
// synopsys translate_off
defparam \seg[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[0]~I (
	.datain(\inst34|seg [0]),
	.oe(vcc),
	.combout(),
	.padio(seg[0]));
// synopsys translate_off
defparam \seg[0]~I .operation_mode = "output";
// synopsys translate_on

endmodule
