report_min_pulse_width -nosplit
Scenario: func_fast
Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Information: Corner fast: no PVT mismatches. (PVT-032)
Information: Corner slow: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Information: Design 07_i2c_master_top_place_start has 727 nets, 720 global routed, 5 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 725, routed nets = 725, across physical hierarchy nets = 0, parasitics cached nets = 725, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
****************************************
Report : min_pulse_width
        -path_type summary
        -significant_digits
        -nosplit
        -all_violators
Design : i2c_master_top
Version: U-2022.12
Date   : Wed May 15 20:08:10 2024
****************************************

  Mode: func
  Corner: fast
  Scenario: func_fast

Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Information: Corner fast: no PVT mismatches. (PVT-032)
Information: Corner slow: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Information: Design 07_i2c_master_top_place_start has 727 nets, 720 global routed, 5 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 725, routed nets = 725, across physical hierarchy nets = 0, parasitics cached nets = 725, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
1
Scenario: func_slow
Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Information: Corner fast: no PVT mismatches. (PVT-032)
Information: Corner slow: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Information: Design 07_i2c_master_top_place_start has 727 nets, 720 global routed, 5 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 725, routed nets = 725, across physical hierarchy nets = 0, parasitics cached nets = 725, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
****************************************
Report : min_pulse_width
        -path_type summary
        -significant_digits
        -nosplit
        -all_violators
Design : i2c_master_top
Version: U-2022.12
Date   : Wed May 15 20:08:10 2024
****************************************

  Mode: func
  Corner: slow
  Scenario: func_slow

Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Information: Corner fast: no PVT mismatches. (PVT-032)
Information: Corner slow: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Information: Design 07_i2c_master_top_place_start has 727 nets, 720 global routed, 5 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 725, routed nets = 725, across physical hierarchy nets = 0, parasitics cached nets = 725, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
1
