vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_2/sim/design_1_rst_ps7_0_100M_2.vhd" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/sim/bd_6f02_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_140M_2/sim/design_1_rst_ps7_0_140M_2.vhd" \
"../../../bd/design_1/ip/design_1_axi_cdma_0_6/sim/design_1_axi_cdma_0_6.vhd" \

nosort
