// Seed: 3653822291
module module_0;
  tri0 id_1;
  wire id_2;
  id_3(
      .id_0(1'd0),
      .id_1(id_2),
      .id_2(1),
      .id_3(id_1),
      .id_4(1),
      .id_5(id_1),
      .id_6(1),
      .id_7(id_2),
      .id_8("" & id_1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = id_2 != 1;
  module_0();
endmodule
