##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for JoyStickADC_IntClock
		4.3::Critical Path Report for bleUart1_IntClock
		4.4::Critical Path Report for puttyUart1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. JoyStickADC_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. bleUart1_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. puttyUart1_IntClock:R)
		5.5::Critical Path Report for (JoyStickADC_IntClock:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (JoyStickADC_IntClock:R vs. JoyStickADC_IntClock:R)
		5.7::Critical Path Report for (bleUart1_IntClock:R vs. bleUart1_IntClock:R)
		5.8::Critical Path Report for (puttyUart1_IntClock:R vs. puttyUart1_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: CyBUS_CLK                     | Frequency: 55.03 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                     | N/A                   | Target: 24.00 MHz  | 
Clock: DebClock                      | N/A                   | Target: 0.00 MHz   | 
Clock: JoyStickADC_IntClock          | Frequency: 25.53 MHz  | Target: 1.00 MHz   | 
Clock: JoyStickADC_IntClock(routed)  | N/A                   | Target: 1.00 MHz   | 
Clock: bleUart1_IntClock             | Frequency: 45.18 MHz  | Target: 0.31 MHz   | 
Clock: puttyUart1_IntClock           | Frequency: 36.21 MHz  | Target: 0.31 MHz   | 
Clock: timer_clock                   | N/A                   | Target: 0.08 MHz   | 
Clock: timer_clock(fixed-function)   | N/A                   | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK             CyBUS_CLK             41666.7          30885       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             JoyStickADC_IntClock  41666.7          33493       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             bleUart1_IntClock     41666.7          23496       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             puttyUart1_IntClock   41666.7          23679       N/A              N/A         N/A              N/A         N/A              N/A         
JoyStickADC_IntClock  CyBUS_CLK             41666.7          31106       N/A              N/A         N/A              N/A         N/A              N/A         
JoyStickADC_IntClock  JoyStickADC_IntClock  1e+006           960825      N/A              N/A         N/A              N/A         N/A              N/A         
bleUart1_IntClock     bleUart1_IntClock     3.25e+006        3227866     N/A              N/A         N/A              N/A         N/A              N/A         
puttyUart1_IntClock   puttyUart1_IntClock   3.25e+006        3222380     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  
SW(0)_PAD  16158         DebClock:R        


                       3.2::Clock to Out
                       -----------------

Port Name     Clock to Out  Clock Name:Phase       
------------  ------------  ---------------------  
Tx_1(0)_PAD   32882         puttyUart1_IntClock:R  
bleTx(0)_PAD  29584         bleUart1_IntClock:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 55.03 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23496p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14700
-------------------------------------   ----- 
End-of-path arrival time (ps)           14700
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
bleRx(0)/fb                                 iocell1         2485   2485  23496  RISE       1
\bleUart1:BUART:rx_postpoll\/main_0         macrocell7      6634   9119  23496  RISE       1
\bleUart1:BUART:rx_postpoll\/q              macrocell7      3350  12469  23496  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2231  14700  23496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for JoyStickADC_IntClock
**************************************************
Clock: JoyStickADC_IntClock
Frequency: 25.53 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 960825p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35665
-------------------------------------   ----- 
End-of-path arrival time (ps)           35665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell94  12311  35665  960825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell94         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for bleUart1_IntClock
***********************************************
Clock: bleUart1_IntClock
Frequency: 45.18 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \bleUart1:BUART:sRX:RxBitCounter\/clock
Path slack     : 3227866p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16774
-------------------------------------   ----- 
End-of-path arrival time (ps)           16774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q     macrocell26   1250   1250  3227866  RISE       1
\bleUart1:BUART:rx_counter_load\/main_0  macrocell6    9855  11105  3227866  RISE       1
\bleUart1:BUART:rx_counter_load\/q       macrocell6    3350  14455  3227866  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/load   count7cell    2318  16774  3227866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for puttyUart1_IntClock
*************************************************
Clock: puttyUart1_IntClock
Frequency: 36.21 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3222380p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21430
-------------------------------------   ----- 
End-of-path arrival time (ps)           21430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q                      macrocell38     1250   1250  3222380  RISE       1
\puttyUart1:BUART:counter_load_not\/main_0           macrocell11     9286  10536  3222380  RISE       1
\puttyUart1:BUART:counter_load_not\/q                macrocell11     3350  13886  3222380  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   7544  21430  3222380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:Sync:genblk1[0]:INST\/out
Path End       : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 30885p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7271
-------------------------------------   ---- 
End-of-path arrival time (ps)           7271
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:Sync:genblk1[0]:INST\/clock                    synccell            0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\JoyStickADC:Sync:genblk1[0]:INST\/out         synccell       1020   1020  30885  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell124   6251   7271  30885  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell124        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. JoyStickADC_IntClock:R)
**********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_62/main_0
Capture Clock  : Net_62/clock_0
Path slack     : 33493p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#24 vs. JoyStickADC_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell124        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell124   1250   1250  33493  RISE       1
Net_62/main_0                             macrocell123   3413   4663  33493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_62/clock_0                                             macrocell123        0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. bleUart1_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23496p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14700
-------------------------------------   ----- 
End-of-path arrival time (ps)           14700
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
bleRx(0)/fb                                 iocell1         2485   2485  23496  RISE       1
\bleUart1:BUART:rx_postpoll\/main_0         macrocell7      6634   9119  23496  RISE       1
\bleUart1:BUART:rx_postpoll\/q              macrocell7      3350  12469  23496  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2231  14700  23496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. puttyUart1_IntClock:R)
*********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23679p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14517
-------------------------------------   ----- 
End-of-path arrival time (ps)           14517
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell2         2009   2009  23679  RISE       1
\puttyUart1:BUART:rx_postpoll\/main_1         macrocell15     6281   8290  23679  RISE       1
\puttyUart1:BUART:rx_postpoll\/q              macrocell15     3350  11640  23679  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2877  14517  23679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1


5.5::Critical Path Report for (JoyStickADC_IntClock:R vs. CyBUS_CLK:R)
**********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_62/q
Path End       : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 31106p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7050
-------------------------------------   ---- 
End-of-path arrival time (ps)           7050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_62/clock_0                                             macrocell123        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_62/q                                       macrocell123   1250   1250  31106  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell124   5800   7050  31106  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell124        0      0  RISE       1


5.6::Critical Path Report for (JoyStickADC_IntClock:R vs. JoyStickADC_IntClock:R)
*********************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 960825p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35665
-------------------------------------   ----- 
End-of-path arrival time (ps)           35665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell94  12311  35665  960825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell94         0      0  RISE       1


5.7::Critical Path Report for (bleUart1_IntClock:R vs. bleUart1_IntClock:R)
***************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \bleUart1:BUART:sRX:RxBitCounter\/clock
Path slack     : 3227866p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16774
-------------------------------------   ----- 
End-of-path arrival time (ps)           16774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q     macrocell26   1250   1250  3227866  RISE       1
\bleUart1:BUART:rx_counter_load\/main_0  macrocell6    9855  11105  3227866  RISE       1
\bleUart1:BUART:rx_counter_load\/q       macrocell6    3350  14455  3227866  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/load   count7cell    2318  16774  3227866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.8::Critical Path Report for (puttyUart1_IntClock:R vs. puttyUart1_IntClock:R)
*******************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3222380p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21430
-------------------------------------   ----- 
End-of-path arrival time (ps)           21430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q                      macrocell38     1250   1250  3222380  RISE       1
\puttyUart1:BUART:counter_load_not\/main_0           macrocell11     9286  10536  3222380  RISE       1
\puttyUart1:BUART:counter_load_not\/q                macrocell11     3350  13886  3222380  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   7544  21430  3222380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23496p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14700
-------------------------------------   ----- 
End-of-path arrival time (ps)           14700
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
bleRx(0)/fb                                 iocell1         2485   2485  23496  RISE       1
\bleUart1:BUART:rx_postpoll\/main_0         macrocell7      6634   9119  23496  RISE       1
\bleUart1:BUART:rx_postpoll\/q              macrocell7      3350  12469  23496  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2231  14700  23496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23679p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14517
-------------------------------------   ----- 
End-of-path arrival time (ps)           14517
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell2         2009   2009  23679  RISE       1
\puttyUart1:BUART:rx_postpoll\/main_1         macrocell15     6281   8290  23679  RISE       1
\puttyUart1:BUART:rx_postpoll\/q              macrocell15     3350  11640  23679  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2877  14517  23679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:rx_state_2\/main_8
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 28544p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9613
-------------------------------------   ---- 
End-of-path arrival time (ps)           9613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell2       2009   2009  23679  RISE       1
\puttyUart1:BUART:rx_state_2\/main_8  macrocell46   7604   9613  28544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : MODIN3_0/main_0
Capture Clock  : MODIN3_0/clock_0
Path slack     : 28950p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9207
-------------------------------------   ---- 
End-of-path arrival time (ps)           9207
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb      iocell1       2485   2485  23496  RISE       1
MODIN3_0/main_0  macrocell34   6722   9207  28950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell34         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : MODIN3_1/main_0
Capture Clock  : MODIN3_1/clock_0
Path slack     : 29038p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9119
-------------------------------------   ---- 
End-of-path arrival time (ps)           9119
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb      iocell1       2485   2485  23496  RISE       1
MODIN3_1/main_0  macrocell33   6634   9119  29038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:rx_state_2\/main_0
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 29720p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8436
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb                         iocell1       2485   2485  23496  RISE       1
\bleUart1:BUART:rx_state_2\/main_0  macrocell30   5951   8436  29720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:rx_last\/main_0
Capture Clock  : \bleUart1:BUART:rx_last\/clock_0
Path slack     : 29720p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8436
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb                      iocell1       2485   2485  23496  RISE       1
\bleUart1:BUART:rx_last\/main_0  macrocell36   5951   8436  29720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_last\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:pollcount_1\/main_3
Capture Clock  : \puttyUart1:BUART:pollcount_1\/clock_0
Path slack     : 29867p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8290
-------------------------------------   ---- 
End-of-path arrival time (ps)           8290
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell2       2009   2009  23679  RISE       1
\puttyUart1:BUART:pollcount_1\/main_3  macrocell49   6281   8290  29867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:pollcount_0\/main_2
Capture Clock  : \puttyUart1:BUART:pollcount_0\/clock_0
Path slack     : 29867p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8290
-------------------------------------   ---- 
End-of-path arrival time (ps)           8290
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell2       2009   2009  23679  RISE       1
\puttyUart1:BUART:pollcount_0\/main_2  macrocell50   6281   8290  29867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:rx_state_0\/main_0
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 30540p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7617
-------------------------------------   ---- 
End-of-path arrival time (ps)           7617
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb                         iocell1       2485   2485  23496  RISE       1
\bleUart1:BUART:rx_state_0\/main_0  macrocell27   5132   7617  30540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:rx_status_3\/main_0
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 30540p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7617
-------------------------------------   ---- 
End-of-path arrival time (ps)           7617
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb                          iocell1       2485   2485  23496  RISE       1
\bleUart1:BUART:rx_status_3\/main_0  macrocell35   5132   7617  30540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:Sync:genblk1[0]:INST\/out
Path End       : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 30885p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7271
-------------------------------------   ---- 
End-of-path arrival time (ps)           7271
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:Sync:genblk1[0]:INST\/clock                    synccell            0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\JoyStickADC:Sync:genblk1[0]:INST\/out         synccell       1020   1020  30885  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell124   6251   7271  30885  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell124        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_62/q
Path End       : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 31106p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7050
-------------------------------------   ---- 
End-of-path arrival time (ps)           7050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_62/clock_0                                             macrocell123        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_62/q                                       macrocell123   1250   1250  31106  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell124   5800   7050  31106  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell124        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:rx_state_0\/main_9
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 31170p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6986
-------------------------------------   ---- 
End-of-path arrival time (ps)           6986
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell2       2009   2009  23679  RISE       1
\puttyUart1:BUART:rx_state_0\/main_9  macrocell43   4977   6986  31170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:rx_status_3\/main_6
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 31170p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6986
-------------------------------------   ---- 
End-of-path arrival time (ps)           6986
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell2       2009   2009  23679  RISE       1
\puttyUart1:BUART:rx_status_3\/main_6  macrocell51   4977   6986  31170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:rx_last\/main_0
Capture Clock  : \puttyUart1:BUART:rx_last\/clock_0
Path slack     : 31170p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6986
-------------------------------------   ---- 
End-of-path arrival time (ps)           6986
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell2       2009   2009  23679  RISE       1
\puttyUart1:BUART:rx_last\/main_0  macrocell52   4977   6986  31170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_last\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_62/main_0
Capture Clock  : Net_62/clock_0
Path slack     : 33493p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#24 vs. JoyStickADC_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell124        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell124   1250   1250  33493  RISE       1
Net_62/main_0                             macrocell123   3413   4663  33493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_62/clock_0                                             macrocell123        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \JoyStickADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \JoyStickADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 33493p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#24 vs. JoyStickADC_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell124        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell124   1250   1250  33493  RISE       1
\JoyStickADC:bSAR_SEQ:nrq_reg\/main_0     macrocell125   3413   4663  33493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:nrq_reg\/clock_0                     macrocell125        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34273p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell124        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell124   1250   1250  34273  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell124   2633   3883  34273  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell124        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 960825p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35665
-------------------------------------   ----- 
End-of-path arrival time (ps)           35665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell94  12311  35665  960825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell94         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 960825p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35665
-------------------------------------   ----- 
End-of-path arrival time (ps)           35665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell106  12311  35665  960825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell106        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 962240p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34250
-------------------------------------   ----- 
End-of-path arrival time (ps)           34250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell81  10896  34250  962240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell81         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 962240p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34250
-------------------------------------   ----- 
End-of-path arrival time (ps)           34250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell88  10896  34250  962240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell88         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 962240p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34250
-------------------------------------   ----- 
End-of-path arrival time (ps)           34250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell107  10896  34250  962240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell107        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 962801p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33689
-------------------------------------   ----- 
End-of-path arrival time (ps)           33689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell68  10335  33689  962801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell68         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 962801p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33689
-------------------------------------   ----- 
End-of-path arrival time (ps)           33689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell87  10335  33689  962801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell87         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 963219p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33271
-------------------------------------   ----- 
End-of-path arrival time (ps)           33271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell69   9917  33271  963219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell69         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 963219p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33271
-------------------------------------   ----- 
End-of-path arrival time (ps)           33271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell86   9917  33271  963219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell86         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 963219p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33271
-------------------------------------   ----- 
End-of-path arrival time (ps)           33271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell115   9917  33271  963219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell115        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 963475p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33015
-------------------------------------   ----- 
End-of-path arrival time (ps)           33015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell72   9661  33015  963475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell72         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 963475p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33015
-------------------------------------   ----- 
End-of-path arrival time (ps)           33015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell83   9661  33015  963475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell83         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 963475p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33015
-------------------------------------   ----- 
End-of-path arrival time (ps)           33015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell91   9661  33015  963475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell91         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 963475p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33015
-------------------------------------   ----- 
End-of-path arrival time (ps)           33015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell97   9661  33015  963475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell97         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 963482p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33008
-------------------------------------   ----- 
End-of-path arrival time (ps)           33008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell101   9654  33008  963482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell101        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 963482p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33008
-------------------------------------   ----- 
End-of-path arrival time (ps)           33008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell102   9654  33008  963482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell102        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 963482p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33008
-------------------------------------   ----- 
End-of-path arrival time (ps)           33008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell109   9654  33008  963482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell109        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 963487p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33003
-------------------------------------   ----- 
End-of-path arrival time (ps)           33003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell63   9649  33003  963487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell63         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 963487p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33003
-------------------------------------   ----- 
End-of-path arrival time (ps)           33003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell77   9649  33003  963487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell77         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 963487p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33003
-------------------------------------   ----- 
End-of-path arrival time (ps)           33003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell104   9649  33003  963487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell104        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 963794p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32696
-------------------------------------   ----- 
End-of-path arrival time (ps)           32696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell62   9342  32696  963794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell62         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 963794p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32696
-------------------------------------   ----- 
End-of-path arrival time (ps)           32696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell92   9342  32696  963794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell92         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 963794p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32696
-------------------------------------   ----- 
End-of-path arrival time (ps)           32696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell111   9342  32696  963794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell111        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 963794p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32696
-------------------------------------   ----- 
End-of-path arrival time (ps)           32696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell114   9342  32696  963794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell114        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 965503p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30987
-------------------------------------   ----- 
End-of-path arrival time (ps)           30987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell61   7633  30987  965503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell61         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 965503p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30987
-------------------------------------   ----- 
End-of-path arrival time (ps)           30987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell90   7633  30987  965503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell90         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 965503p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30987
-------------------------------------   ----- 
End-of-path arrival time (ps)           30987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell96   7633  30987  965503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell96         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 965516p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30974
-------------------------------------   ----- 
End-of-path arrival time (ps)           30974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell75   7620  30974  965516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell75         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 965516p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30974
-------------------------------------   ----- 
End-of-path arrival time (ps)           30974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell76   7620  30974  965516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell76         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 965516p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30974
-------------------------------------   ----- 
End-of-path arrival time (ps)           30974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell79   7620  30974  965516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell79         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 965516p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30974
-------------------------------------   ----- 
End-of-path arrival time (ps)           30974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell89   7620  30974  965516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell89         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 966602p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29888
-------------------------------------   ----- 
End-of-path arrival time (ps)           29888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell93   6534  29888  966602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell93         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 966602p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29888
-------------------------------------   ----- 
End-of-path arrival time (ps)           29888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell98   6534  29888  966602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell98         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 966615p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29875
-------------------------------------   ----- 
End-of-path arrival time (ps)           29875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell108   6521  29875  966615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell108        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 966615p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29875
-------------------------------------   ----- 
End-of-path arrival time (ps)           29875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell120   6521  29875  966615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell120        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 967713p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28777
-------------------------------------   ----- 
End-of-path arrival time (ps)           28777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell71   5423  28777  967713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell71         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 967713p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28777
-------------------------------------   ----- 
End-of-path arrival time (ps)           28777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell82   5423  28777  967713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell82         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 967713p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28777
-------------------------------------   ----- 
End-of-path arrival time (ps)           28777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell119   5423  28777  967713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell119        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 967713p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28777
-------------------------------------   ----- 
End-of-path arrival time (ps)           28777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell121   5423  28777  967713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell121        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 967767p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28723
-------------------------------------   ----- 
End-of-path arrival time (ps)           28723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell64   5369  28723  967767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell64         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 967767p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28723
-------------------------------------   ----- 
End-of-path arrival time (ps)           28723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell78   5369  28723  967767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell78         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 967767p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28723
-------------------------------------   ----- 
End-of-path arrival time (ps)           28723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell95   5369  28723  967767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell95         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 967767p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28723
-------------------------------------   ----- 
End-of-path arrival time (ps)           28723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell113   5369  28723  967767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell113        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 968780p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27710
-------------------------------------   ----- 
End-of-path arrival time (ps)           27710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell99   4356  27710  968780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell99         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 968780p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27710
-------------------------------------   ----- 
End-of-path arrival time (ps)           27710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell105   4356  27710  968780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell105        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 968794p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27696
-------------------------------------   ----- 
End-of-path arrival time (ps)           27696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell67   4342  27696  968794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell67         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 968794p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27696
-------------------------------------   ----- 
End-of-path arrival time (ps)           27696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell80   4342  27696  968794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell80         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 968794p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27696
-------------------------------------   ----- 
End-of-path arrival time (ps)           27696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell112   4342  27696  968794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell112        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 968798p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27692
-------------------------------------   ----- 
End-of-path arrival time (ps)           27692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell66   4338  27692  968798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell66         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 968798p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27692
-------------------------------------   ----- 
End-of-path arrival time (ps)           27692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell74   4338  27692  968798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell74         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 968932p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27558
-------------------------------------   ----- 
End-of-path arrival time (ps)           27558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell85   4204  27558  968932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell85         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 968947p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27543
-------------------------------------   ----- 
End-of-path arrival time (ps)           27543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell70   4189  27543  968947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell70         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 968947p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27543
-------------------------------------   ----- 
End-of-path arrival time (ps)           27543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell84   4189  27543  968947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell84         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 968947p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27543
-------------------------------------   ----- 
End-of-path arrival time (ps)           27543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell118   4189  27543  968947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell118        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 969714p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26776
-------------------------------------   ----- 
End-of-path arrival time (ps)           26776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell100   3422  26776  969714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell100        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 969714p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26776
-------------------------------------   ----- 
End-of-path arrival time (ps)           26776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell110   3422  26776  969714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell110        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 969714p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26776
-------------------------------------   ----- 
End-of-path arrival time (ps)           26776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell117   3422  26776  969714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell117        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 969714p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26776
-------------------------------------   ----- 
End-of-path arrival time (ps)           26776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell122   3422  26776  969714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell122        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 969714p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26776
-------------------------------------   ----- 
End-of-path arrival time (ps)           26776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell59   3422  26776  969714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell59         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 969714p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26776
-------------------------------------   ----- 
End-of-path arrival time (ps)           26776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell60   3422  26776  969714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell60         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 969714p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26776
-------------------------------------   ----- 
End-of-path arrival time (ps)           26776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell65   3422  26776  969714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell65         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 969714p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26776
-------------------------------------   ----- 
End-of-path arrival time (ps)           26776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell73   3422  26776  969714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell73         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 969880p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26610
-------------------------------------   ----- 
End-of-path arrival time (ps)           26610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell103   3256  26610  969880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell103        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 969880p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26610
-------------------------------------   ----- 
End-of-path arrival time (ps)           26610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q              macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    12474  13724  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  17074  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2930  20004  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  23354  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell116   3256  26610  969880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell116        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 974948p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21542
-------------------------------------   ----- 
End-of-path arrival time (ps)           21542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell94  20292  21542  974948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell94         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 974948p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21542
-------------------------------------   ----- 
End-of-path arrival time (ps)           21542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell106  20292  21542  974948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell106        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 978399p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18091
-------------------------------------   ----- 
End-of-path arrival time (ps)           18091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell94  16841  18091  978399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell94         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 978399p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18091
-------------------------------------   ----- 
End-of-path arrival time (ps)           18091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell106  16841  18091  978399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell106        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 978625p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17865
-------------------------------------   ----- 
End-of-path arrival time (ps)           17865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell101  16615  17865  978625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell101        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 978625p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17865
-------------------------------------   ----- 
End-of-path arrival time (ps)           17865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell102  16615  17865  978625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell102        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 978625p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17865
-------------------------------------   ----- 
End-of-path arrival time (ps)           17865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell109  16615  17865  978625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell109        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 978777p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17713
-------------------------------------   ----- 
End-of-path arrival time (ps)           17713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell63  16463  17713  978777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell63         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 978777p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17713
-------------------------------------   ----- 
End-of-path arrival time (ps)           17713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell77  16463  17713  978777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell77         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 978777p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17713
-------------------------------------   ----- 
End-of-path arrival time (ps)           17713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell104  16463  17713  978777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell104        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 978811p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17679
-------------------------------------   ----- 
End-of-path arrival time (ps)           17679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell94  16429  17679  978811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell94         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 978811p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17679
-------------------------------------   ----- 
End-of-path arrival time (ps)           17679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell106  16429  17679  978811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell106        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 979148p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17342
-------------------------------------   ----- 
End-of-path arrival time (ps)           17342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell94  16092  17342  979148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell94         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 979148p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17342
-------------------------------------   ----- 
End-of-path arrival time (ps)           17342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell106  16092  17342  979148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell106        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 979158p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17332
-------------------------------------   ----- 
End-of-path arrival time (ps)           17332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell72  16082  17332  979158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell72         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 979158p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17332
-------------------------------------   ----- 
End-of-path arrival time (ps)           17332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell83  16082  17332  979158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell83         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 979158p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17332
-------------------------------------   ----- 
End-of-path arrival time (ps)           17332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell91  16082  17332  979158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell91         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 979158p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17332
-------------------------------------   ----- 
End-of-path arrival time (ps)           17332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell97  16082  17332  979158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell97         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 980662p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15828
-------------------------------------   ----- 
End-of-path arrival time (ps)           15828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell63  14578  15828  980662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell63         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 980662p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15828
-------------------------------------   ----- 
End-of-path arrival time (ps)           15828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell77  14578  15828  980662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell77         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 980662p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15828
-------------------------------------   ----- 
End-of-path arrival time (ps)           15828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell104  14578  15828  980662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell104        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 980745p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15745
-------------------------------------   ----- 
End-of-path arrival time (ps)           15745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell81  14495  15745  980745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell81         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 980745p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15745
-------------------------------------   ----- 
End-of-path arrival time (ps)           15745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell88  14495  15745  980745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell88         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 980745p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15745
-------------------------------------   ----- 
End-of-path arrival time (ps)           15745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell107  14495  15745  980745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell107        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 980980p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15510
-------------------------------------   ----- 
End-of-path arrival time (ps)           15510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell94  14260  15510  980980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell94         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 980980p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15510
-------------------------------------   ----- 
End-of-path arrival time (ps)           15510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell106  14260  15510  980980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell106        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 981028p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15462
-------------------------------------   ----- 
End-of-path arrival time (ps)           15462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell63  14212  15462  981028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell63         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 981028p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15462
-------------------------------------   ----- 
End-of-path arrival time (ps)           15462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell77  14212  15462  981028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell77         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 981028p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15462
-------------------------------------   ----- 
End-of-path arrival time (ps)           15462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell104  14212  15462  981028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell104        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 981033p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15457
-------------------------------------   ----- 
End-of-path arrival time (ps)           15457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell101  14207  15457  981033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell101        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 981033p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15457
-------------------------------------   ----- 
End-of-path arrival time (ps)           15457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell102  14207  15457  981033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell102        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 981033p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15457
-------------------------------------   ----- 
End-of-path arrival time (ps)           15457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell109  14207  15457  981033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell109        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 981298p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15192
-------------------------------------   ----- 
End-of-path arrival time (ps)           15192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell69  13942  15192  981298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell69         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 981298p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15192
-------------------------------------   ----- 
End-of-path arrival time (ps)           15192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell86  13942  15192  981298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell86         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 981298p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15192
-------------------------------------   ----- 
End-of-path arrival time (ps)           15192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell115  13942  15192  981298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell115        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 981776p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14714
-------------------------------------   ----- 
End-of-path arrival time (ps)           14714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell72  13464  14714  981776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell72         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 981776p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14714
-------------------------------------   ----- 
End-of-path arrival time (ps)           14714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell83  13464  14714  981776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell83         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 981776p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14714
-------------------------------------   ----- 
End-of-path arrival time (ps)           14714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell91  13464  14714  981776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell91         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 981776p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14714
-------------------------------------   ----- 
End-of-path arrival time (ps)           14714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell97  13464  14714  981776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell97         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 981783p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14707
-------------------------------------   ----- 
End-of-path arrival time (ps)           14707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell63  13457  14707  981783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell63         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 981783p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14707
-------------------------------------   ----- 
End-of-path arrival time (ps)           14707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell77  13457  14707  981783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell77         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 981783p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14707
-------------------------------------   ----- 
End-of-path arrival time (ps)           14707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell104  13457  14707  981783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell104        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 981786p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14704
-------------------------------------   ----- 
End-of-path arrival time (ps)           14704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell101  13454  14704  981786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell101        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 981786p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14704
-------------------------------------   ----- 
End-of-path arrival time (ps)           14704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell102  13454  14704  981786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell102        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 981786p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14704
-------------------------------------   ----- 
End-of-path arrival time (ps)           14704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell109  13454  14704  981786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell109        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 981964p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14526
-------------------------------------   ----- 
End-of-path arrival time (ps)           14526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell72  13276  14526  981964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell72         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 981964p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14526
-------------------------------------   ----- 
End-of-path arrival time (ps)           14526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell83  13276  14526  981964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell83         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 981964p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14526
-------------------------------------   ----- 
End-of-path arrival time (ps)           14526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell91  13276  14526  981964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell91         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 981964p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14526
-------------------------------------   ----- 
End-of-path arrival time (ps)           14526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell97  13276  14526  981964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell97         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 981973p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14517
-------------------------------------   ----- 
End-of-path arrival time (ps)           14517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell101  13267  14517  981973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell101        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 981973p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14517
-------------------------------------   ----- 
End-of-path arrival time (ps)           14517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell102  13267  14517  981973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell102        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 981973p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14517
-------------------------------------   ----- 
End-of-path arrival time (ps)           14517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell109  13267  14517  981973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell109        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 982048p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14442
-------------------------------------   ----- 
End-of-path arrival time (ps)           14442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell68  13192  14442  982048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell68         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 982048p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14442
-------------------------------------   ----- 
End-of-path arrival time (ps)           14442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell87  13192  14442  982048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell87         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 982057p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14433
-------------------------------------   ----- 
End-of-path arrival time (ps)           14433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell62  13183  14433  982057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell62         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 982057p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14433
-------------------------------------   ----- 
End-of-path arrival time (ps)           14433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell92  13183  14433  982057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell92         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 982057p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14433
-------------------------------------   ----- 
End-of-path arrival time (ps)           14433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell111  13183  14433  982057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell111        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 982057p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14433
-------------------------------------   ----- 
End-of-path arrival time (ps)           14433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell114  13183  14433  982057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell114        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 982112p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14378
-------------------------------------   ----- 
End-of-path arrival time (ps)           14378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell61  13128  14378  982112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell61         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 982112p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14378
-------------------------------------   ----- 
End-of-path arrival time (ps)           14378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell90  13128  14378  982112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell90         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 982112p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14378
-------------------------------------   ----- 
End-of-path arrival time (ps)           14378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell96  13128  14378  982112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell96         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 982121p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14369
-------------------------------------   ----- 
End-of-path arrival time (ps)           14369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell75  13119  14369  982121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell75         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 982121p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14369
-------------------------------------   ----- 
End-of-path arrival time (ps)           14369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell76  13119  14369  982121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell76         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 982121p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14369
-------------------------------------   ----- 
End-of-path arrival time (ps)           14369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell79  13119  14369  982121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell79         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 982121p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14369
-------------------------------------   ----- 
End-of-path arrival time (ps)           14369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell89  13119  14369  982121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell89         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 982186p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14304
-------------------------------------   ----- 
End-of-path arrival time (ps)           14304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell85  13054  14304  982186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell85         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 982194p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14296
-------------------------------------   ----- 
End-of-path arrival time (ps)           14296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell70  13046  14296  982194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell70         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 982194p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14296
-------------------------------------   ----- 
End-of-path arrival time (ps)           14296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell84  13046  14296  982194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell84         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 982194p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14296
-------------------------------------   ----- 
End-of-path arrival time (ps)           14296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell118  13046  14296  982194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell118        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 982226p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14264
-------------------------------------   ----- 
End-of-path arrival time (ps)           14264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell81  13014  14264  982226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell81         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 982226p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14264
-------------------------------------   ----- 
End-of-path arrival time (ps)           14264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell88  13014  14264  982226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell88         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 982226p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14264
-------------------------------------   ----- 
End-of-path arrival time (ps)           14264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell107  13014  14264  982226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell107        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 982240p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14250
-------------------------------------   ----- 
End-of-path arrival time (ps)           14250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell69  13000  14250  982240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell69         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 982240p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14250
-------------------------------------   ----- 
End-of-path arrival time (ps)           14250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell86  13000  14250  982240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell86         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 982240p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14250
-------------------------------------   ----- 
End-of-path arrival time (ps)           14250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell115  13000  14250  982240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell115        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 982242p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14248
-------------------------------------   ----- 
End-of-path arrival time (ps)           14248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell68  12998  14248  982242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell68         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 982242p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14248
-------------------------------------   ----- 
End-of-path arrival time (ps)           14248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell87  12998  14248  982242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell87         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 982270p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14220
-------------------------------------   ----- 
End-of-path arrival time (ps)           14220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell68  12970  14220  982270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell68         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 982270p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14220
-------------------------------------   ----- 
End-of-path arrival time (ps)           14220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell87  12970  14220  982270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell87         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 982271p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14219
-------------------------------------   ----- 
End-of-path arrival time (ps)           14219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell69  12969  14219  982271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell69         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 982271p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14219
-------------------------------------   ----- 
End-of-path arrival time (ps)           14219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell86  12969  14219  982271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell86         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 982271p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14219
-------------------------------------   ----- 
End-of-path arrival time (ps)           14219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell115  12969  14219  982271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell115        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 982300p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14190
-------------------------------------   ----- 
End-of-path arrival time (ps)           14190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell62  12940  14190  982300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell62         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 982300p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14190
-------------------------------------   ----- 
End-of-path arrival time (ps)           14190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell92  12940  14190  982300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell92         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 982300p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14190
-------------------------------------   ----- 
End-of-path arrival time (ps)           14190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell111  12940  14190  982300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell111        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 982300p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14190
-------------------------------------   ----- 
End-of-path arrival time (ps)           14190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell114  12940  14190  982300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell114        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 982484p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14006
-------------------------------------   ----- 
End-of-path arrival time (ps)           14006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell63  12756  14006  982484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell63         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 982484p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14006
-------------------------------------   ----- 
End-of-path arrival time (ps)           14006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell77  12756  14006  982484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell77         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 982484p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14006
-------------------------------------   ----- 
End-of-path arrival time (ps)           14006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell104  12756  14006  982484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell104        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 982488p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14002
-------------------------------------   ----- 
End-of-path arrival time (ps)           14002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell101  12752  14002  982488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell101        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 982488p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14002
-------------------------------------   ----- 
End-of-path arrival time (ps)           14002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell102  12752  14002  982488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell102        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 982488p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14002
-------------------------------------   ----- 
End-of-path arrival time (ps)           14002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell109  12752  14002  982488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell109        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 982519p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13971
-------------------------------------   ----- 
End-of-path arrival time (ps)           13971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell62  12721  13971  982519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell62         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 982519p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13971
-------------------------------------   ----- 
End-of-path arrival time (ps)           13971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell92  12721  13971  982519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell92         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 982519p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13971
-------------------------------------   ----- 
End-of-path arrival time (ps)           13971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell111  12721  13971  982519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell111        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 982519p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13971
-------------------------------------   ----- 
End-of-path arrival time (ps)           13971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell114  12721  13971  982519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell114        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 982582p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13908
-------------------------------------   ----- 
End-of-path arrival time (ps)           13908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell81  12658  13908  982582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell81         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 982582p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13908
-------------------------------------   ----- 
End-of-path arrival time (ps)           13908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell88  12658  13908  982582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell88         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 982582p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13908
-------------------------------------   ----- 
End-of-path arrival time (ps)           13908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell107  12658  13908  982582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell107        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 982647p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13843
-------------------------------------   ----- 
End-of-path arrival time (ps)           13843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell62  12593  13843  982647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell62         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 982647p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13843
-------------------------------------   ----- 
End-of-path arrival time (ps)           13843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell92  12593  13843  982647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell92         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 982647p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13843
-------------------------------------   ----- 
End-of-path arrival time (ps)           13843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell111  12593  13843  982647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell111        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 982647p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13843
-------------------------------------   ----- 
End-of-path arrival time (ps)           13843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell114  12593  13843  982647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell114        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 982650p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13840
-------------------------------------   ----- 
End-of-path arrival time (ps)           13840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell81  12590  13840  982650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell81         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 982650p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13840
-------------------------------------   ----- 
End-of-path arrival time (ps)           13840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell88  12590  13840  982650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell88         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 982650p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13840
-------------------------------------   ----- 
End-of-path arrival time (ps)           13840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell107  12590  13840  982650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell107        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 982659p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13831
-------------------------------------   ----- 
End-of-path arrival time (ps)           13831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell72  12581  13831  982659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell72         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 982659p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13831
-------------------------------------   ----- 
End-of-path arrival time (ps)           13831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell83  12581  13831  982659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell83         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 982659p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13831
-------------------------------------   ----- 
End-of-path arrival time (ps)           13831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell91  12581  13831  982659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell91         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 982659p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13831
-------------------------------------   ----- 
End-of-path arrival time (ps)           13831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell97  12581  13831  982659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell97         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 982668p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13822
-------------------------------------   ----- 
End-of-path arrival time (ps)           13822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell69  12572  13822  982668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell69         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 982668p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13822
-------------------------------------   ----- 
End-of-path arrival time (ps)           13822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell86  12572  13822  982668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell86         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 982668p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13822
-------------------------------------   ----- 
End-of-path arrival time (ps)           13822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell115  12572  13822  982668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell115        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 982671p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13819
-------------------------------------   ----- 
End-of-path arrival time (ps)           13819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell68  12569  13819  982671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell68         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 982671p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13819
-------------------------------------   ----- 
End-of-path arrival time (ps)           13819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell87  12569  13819  982671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell87         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 983083p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13407
-------------------------------------   ----- 
End-of-path arrival time (ps)           13407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell68  12157  13407  983083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell68         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 983083p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13407
-------------------------------------   ----- 
End-of-path arrival time (ps)           13407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell87  12157  13407  983083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell87         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 983165p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13325
-------------------------------------   ----- 
End-of-path arrival time (ps)           13325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell72  12075  13325  983165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell72         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 983165p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13325
-------------------------------------   ----- 
End-of-path arrival time (ps)           13325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell83  12075  13325  983165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell83         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 983165p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13325
-------------------------------------   ----- 
End-of-path arrival time (ps)           13325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell91  12075  13325  983165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell91         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 983165p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13325
-------------------------------------   ----- 
End-of-path arrival time (ps)           13325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell97  12075  13325  983165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell97         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 983183p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13307
-------------------------------------   ----- 
End-of-path arrival time (ps)           13307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell75  12057  13307  983183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell75         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 983183p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13307
-------------------------------------   ----- 
End-of-path arrival time (ps)           13307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell76  12057  13307  983183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell76         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 983183p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13307
-------------------------------------   ----- 
End-of-path arrival time (ps)           13307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell79  12057  13307  983183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell79         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 983183p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13307
-------------------------------------   ----- 
End-of-path arrival time (ps)           13307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell89  12057  13307  983183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell89         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 983265p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13225
-------------------------------------   ----- 
End-of-path arrival time (ps)           13225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell67  11975  13225  983265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell67         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 983265p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13225
-------------------------------------   ----- 
End-of-path arrival time (ps)           13225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell80  11975  13225  983265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell80         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 983265p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13225
-------------------------------------   ----- 
End-of-path arrival time (ps)           13225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell112  11975  13225  983265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell112        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 983291p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13199
-------------------------------------   ----- 
End-of-path arrival time (ps)           13199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell75  11949  13199  983291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell75         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 983291p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13199
-------------------------------------   ----- 
End-of-path arrival time (ps)           13199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell76  11949  13199  983291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell76         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 983291p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13199
-------------------------------------   ----- 
End-of-path arrival time (ps)           13199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell79  11949  13199  983291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell79         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 983291p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13199
-------------------------------------   ----- 
End-of-path arrival time (ps)           13199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell89  11949  13199  983291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell89         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 983550p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12940
-------------------------------------   ----- 
End-of-path arrival time (ps)           12940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell61  11690  12940  983550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell61         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 983550p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12940
-------------------------------------   ----- 
End-of-path arrival time (ps)           12940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell90  11690  12940  983550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell90         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 983550p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12940
-------------------------------------   ----- 
End-of-path arrival time (ps)           12940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell96  11690  12940  983550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell96         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 983558p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12932
-------------------------------------   ----- 
End-of-path arrival time (ps)           12932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell66  11682  12932  983558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell66         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 983558p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12932
-------------------------------------   ----- 
End-of-path arrival time (ps)           12932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell74  11682  12932  983558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell74         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 983618p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12872
-------------------------------------   ----- 
End-of-path arrival time (ps)           12872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell93  11622  12872  983618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell93         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 983618p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12872
-------------------------------------   ----- 
End-of-path arrival time (ps)           12872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell98  11622  12872  983618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell98         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 983651p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12839
-------------------------------------   ----- 
End-of-path arrival time (ps)           12839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell62  11589  12839  983651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell62         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 983651p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12839
-------------------------------------   ----- 
End-of-path arrival time (ps)           12839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell92  11589  12839  983651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell92         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 983651p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12839
-------------------------------------   ----- 
End-of-path arrival time (ps)           12839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell111  11589  12839  983651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell111        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 983651p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12839
-------------------------------------   ----- 
End-of-path arrival time (ps)           12839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell114  11589  12839  983651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell114        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 983807p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12683
-------------------------------------   ----- 
End-of-path arrival time (ps)           12683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell61  11433  12683  983807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell61         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 983807p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12683
-------------------------------------   ----- 
End-of-path arrival time (ps)           12683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell90  11433  12683  983807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell90         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 983807p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12683
-------------------------------------   ----- 
End-of-path arrival time (ps)           12683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell96  11433  12683  983807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell96         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 983814p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12676
-------------------------------------   ----- 
End-of-path arrival time (ps)           12676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell64  11426  12676  983814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell64         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 983814p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12676
-------------------------------------   ----- 
End-of-path arrival time (ps)           12676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell78  11426  12676  983814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell78         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 983814p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12676
-------------------------------------   ----- 
End-of-path arrival time (ps)           12676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell95  11426  12676  983814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell95         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 983814p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12676
-------------------------------------   ----- 
End-of-path arrival time (ps)           12676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell113  11426  12676  983814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell113        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 983816p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12674
-------------------------------------   ----- 
End-of-path arrival time (ps)           12674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell75  11424  12674  983816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell75         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 983816p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12674
-------------------------------------   ----- 
End-of-path arrival time (ps)           12674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell76  11424  12674  983816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell76         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 983816p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12674
-------------------------------------   ----- 
End-of-path arrival time (ps)           12674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell79  11424  12674  983816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell79         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 983816p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12674
-------------------------------------   ----- 
End-of-path arrival time (ps)           12674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell89  11424  12674  983816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell89         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 984055p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12435
-------------------------------------   ----- 
End-of-path arrival time (ps)           12435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell81  11185  12435  984055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell81         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 984055p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12435
-------------------------------------   ----- 
End-of-path arrival time (ps)           12435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell88  11185  12435  984055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell88         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 984055p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12435
-------------------------------------   ----- 
End-of-path arrival time (ps)           12435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell107  11185  12435  984055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell107        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 984090p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12400
-------------------------------------   ----- 
End-of-path arrival time (ps)           12400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell62  11150  12400  984090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell62         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 984090p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12400
-------------------------------------   ----- 
End-of-path arrival time (ps)           12400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell92  11150  12400  984090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell92         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 984090p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12400
-------------------------------------   ----- 
End-of-path arrival time (ps)           12400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell111  11150  12400  984090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell111        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 984090p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12400
-------------------------------------   ----- 
End-of-path arrival time (ps)           12400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell114  11150  12400  984090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell114        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 984090p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12400
-------------------------------------   ----- 
End-of-path arrival time (ps)           12400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell69  11150  12400  984090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell69         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 984090p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12400
-------------------------------------   ----- 
End-of-path arrival time (ps)           12400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell86  11150  12400  984090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell86         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 984090p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12400
-------------------------------------   ----- 
End-of-path arrival time (ps)           12400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell115  11150  12400  984090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell115        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 984098p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12392
-------------------------------------   ----- 
End-of-path arrival time (ps)           12392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell108  11142  12392  984098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell108        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 984098p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12392
-------------------------------------   ----- 
End-of-path arrival time (ps)           12392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell120  11142  12392  984098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell120        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 984098p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12392
-------------------------------------   ----- 
End-of-path arrival time (ps)           12392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell69  11142  12392  984098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell69         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 984098p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12392
-------------------------------------   ----- 
End-of-path arrival time (ps)           12392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell86  11142  12392  984098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell86         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 984098p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12392
-------------------------------------   ----- 
End-of-path arrival time (ps)           12392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell115  11142  12392  984098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell115        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 984117p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12373
-------------------------------------   ----- 
End-of-path arrival time (ps)           12373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell61  11123  12373  984117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell61         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 984117p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12373
-------------------------------------   ----- 
End-of-path arrival time (ps)           12373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell90  11123  12373  984117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell90         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 984117p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12373
-------------------------------------   ----- 
End-of-path arrival time (ps)           12373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell96  11123  12373  984117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell96         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 984134p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12356
-------------------------------------   ----- 
End-of-path arrival time (ps)           12356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell81  11106  12356  984134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell81         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 984134p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12356
-------------------------------------   ----- 
End-of-path arrival time (ps)           12356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell88  11106  12356  984134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell88         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 984134p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12356
-------------------------------------   ----- 
End-of-path arrival time (ps)           12356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell107  11106  12356  984134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell107        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 984147p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12343
-------------------------------------   ----- 
End-of-path arrival time (ps)           12343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell68  11093  12343  984147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell68         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 984147p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12343
-------------------------------------   ----- 
End-of-path arrival time (ps)           12343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell87  11093  12343  984147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell87         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 984221p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12269
-------------------------------------   ----- 
End-of-path arrival time (ps)           12269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell71  11019  12269  984221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell71         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 984221p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12269
-------------------------------------   ----- 
End-of-path arrival time (ps)           12269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell82  11019  12269  984221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell82         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 984221p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12269
-------------------------------------   ----- 
End-of-path arrival time (ps)           12269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell119  11019  12269  984221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell119        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 984221p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12269
-------------------------------------   ----- 
End-of-path arrival time (ps)           12269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell121  11019  12269  984221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell121        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 984222p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12268
-------------------------------------   ----- 
End-of-path arrival time (ps)           12268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell99  11018  12268  984222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell99         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 984222p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12268
-------------------------------------   ----- 
End-of-path arrival time (ps)           12268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell105  11018  12268  984222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell105        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 984773p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell108  10467  11717  984773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell108        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 984773p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell120  10467  11717  984773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell120        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 984862p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11628
-------------------------------------   ----- 
End-of-path arrival time (ps)           11628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell103  10378  11628  984862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell103        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 984862p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11628
-------------------------------------   ----- 
End-of-path arrival time (ps)           11628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell116  10378  11628  984862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell116        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 984907p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11583
-------------------------------------   ----- 
End-of-path arrival time (ps)           11583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell93  10333  11583  984907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell93         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 984907p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11583
-------------------------------------   ----- 
End-of-path arrival time (ps)           11583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell98  10333  11583  984907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell98         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 984916p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11574
-------------------------------------   ----- 
End-of-path arrival time (ps)           11574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell108  10324  11574  984916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell108        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 984916p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11574
-------------------------------------   ----- 
End-of-path arrival time (ps)           11574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell120  10324  11574  984916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell120        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 984953p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11537
-------------------------------------   ----- 
End-of-path arrival time (ps)           11537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell75  10287  11537  984953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell75         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 984953p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11537
-------------------------------------   ----- 
End-of-path arrival time (ps)           11537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell76  10287  11537  984953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell76         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 984953p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11537
-------------------------------------   ----- 
End-of-path arrival time (ps)           11537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell79  10287  11537  984953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell79         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 984953p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11537
-------------------------------------   ----- 
End-of-path arrival time (ps)           11537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell89  10287  11537  984953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell89         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \JoyStickADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \JoyStickADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 984984p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -4060
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            995940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10956
-------------------------------------   ----- 
End-of-path arrival time (ps)           10956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  984984  RISE       1
\JoyStickADC:bSAR_SEQ:cnt_enable\/main_1      macrocell19    3474   4684  984984  RISE       1
\JoyStickADC:bSAR_SEQ:cnt_enable\/q           macrocell19    3350   8034  984984  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     2922  10956  984984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 985000p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11490
-------------------------------------   ----- 
End-of-path arrival time (ps)           11490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell93  10240  11490  985000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell93         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 985000p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11490
-------------------------------------   ----- 
End-of-path arrival time (ps)           11490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell98  10240  11490  985000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell98         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 985014p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11476
-------------------------------------   ----- 
End-of-path arrival time (ps)           11476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell108  10226  11476  985014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell108        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 985014p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11476
-------------------------------------   ----- 
End-of-path arrival time (ps)           11476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell120  10226  11476  985014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell120        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 985041p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11449
-------------------------------------   ----- 
End-of-path arrival time (ps)           11449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell93  10199  11449  985041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell93         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 985041p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11449
-------------------------------------   ----- 
End-of-path arrival time (ps)           11449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell98  10199  11449  985041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell98         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 985200p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11290
-------------------------------------   ----- 
End-of-path arrival time (ps)           11290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell64  10040  11290  985200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell64         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 985200p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11290
-------------------------------------   ----- 
End-of-path arrival time (ps)           11290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell78  10040  11290  985200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell78         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 985200p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11290
-------------------------------------   ----- 
End-of-path arrival time (ps)           11290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell95  10040  11290  985200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell95         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 985200p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11290
-------------------------------------   ----- 
End-of-path arrival time (ps)           11290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell113  10040  11290  985200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell113        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 985424p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11066
-------------------------------------   ----- 
End-of-path arrival time (ps)           11066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell100   9816  11066  985424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell100        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 985424p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11066
-------------------------------------   ----- 
End-of-path arrival time (ps)           11066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell110   9816  11066  985424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell110        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 985424p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11066
-------------------------------------   ----- 
End-of-path arrival time (ps)           11066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell117   9816  11066  985424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell117        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 985424p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11066
-------------------------------------   ----- 
End-of-path arrival time (ps)           11066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell122   9816  11066  985424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell122        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 985695p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10795
-------------------------------------   ----- 
End-of-path arrival time (ps)           10795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell59   9545  10795  985695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell59         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 985695p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10795
-------------------------------------   ----- 
End-of-path arrival time (ps)           10795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell60   9545  10795  985695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell60         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 985695p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10795
-------------------------------------   ----- 
End-of-path arrival time (ps)           10795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell65   9545  10795  985695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell65         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 985695p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10795
-------------------------------------   ----- 
End-of-path arrival time (ps)           10795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell73   9545  10795  985695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell73         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 985785p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10705
-------------------------------------   ----- 
End-of-path arrival time (ps)           10705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  964421  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell53   8765  10705  985785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 985863p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10627
-------------------------------------   ----- 
End-of-path arrival time (ps)           10627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell108   9377  10627  985863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell108        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 985863p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10627
-------------------------------------   ----- 
End-of-path arrival time (ps)           10627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell120   9377  10627  985863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell120        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 985898p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10592
-------------------------------------   ----- 
End-of-path arrival time (ps)           10592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell61   9342  10592  985898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell61         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 985898p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10592
-------------------------------------   ----- 
End-of-path arrival time (ps)           10592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell90   9342  10592  985898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell90         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 985898p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10592
-------------------------------------   ----- 
End-of-path arrival time (ps)           10592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell96   9342  10592  985898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell96         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 986028p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10462
-------------------------------------   ----- 
End-of-path arrival time (ps)           10462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell99   9212  10462  986028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell99         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 986028p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10462
-------------------------------------   ----- 
End-of-path arrival time (ps)           10462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell105   9212  10462  986028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell105        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 986028p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10462
-------------------------------------   ----- 
End-of-path arrival time (ps)           10462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell71   9212  10462  986028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell71         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 986028p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10462
-------------------------------------   ----- 
End-of-path arrival time (ps)           10462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell82   9212  10462  986028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell82         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 986028p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10462
-------------------------------------   ----- 
End-of-path arrival time (ps)           10462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell119   9212  10462  986028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell119        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 986028p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10462
-------------------------------------   ----- 
End-of-path arrival time (ps)           10462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell121   9212  10462  986028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell121        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 986067p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10423
-------------------------------------   ----- 
End-of-path arrival time (ps)           10423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell64   9173  10423  986067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell64         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 986067p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10423
-------------------------------------   ----- 
End-of-path arrival time (ps)           10423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell78   9173  10423  986067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell78         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 986067p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10423
-------------------------------------   ----- 
End-of-path arrival time (ps)           10423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell95   9173  10423  986067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell95         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 986067p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10423
-------------------------------------   ----- 
End-of-path arrival time (ps)           10423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell113   9173  10423  986067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell113        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 986071p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10419
-------------------------------------   ----- 
End-of-path arrival time (ps)           10419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell67   9169  10419  986071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell67         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 986071p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10419
-------------------------------------   ----- 
End-of-path arrival time (ps)           10419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell80   9169  10419  986071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell80         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 986071p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10419
-------------------------------------   ----- 
End-of-path arrival time (ps)           10419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell112   9169  10419  986071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell112        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 986108p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10382
-------------------------------------   ----- 
End-of-path arrival time (ps)           10382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell71   9132  10382  986108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell71         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 986108p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10382
-------------------------------------   ----- 
End-of-path arrival time (ps)           10382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell82   9132  10382  986108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell82         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 986108p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10382
-------------------------------------   ----- 
End-of-path arrival time (ps)           10382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell119   9132  10382  986108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell119        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 986108p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10382
-------------------------------------   ----- 
End-of-path arrival time (ps)           10382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell121   9132  10382  986108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell121        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 986159p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10331
-------------------------------------   ----- 
End-of-path arrival time (ps)           10331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell67   9081  10331  986159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell67         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 986159p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10331
-------------------------------------   ----- 
End-of-path arrival time (ps)           10331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell80   9081  10331  986159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell80         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 986159p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10331
-------------------------------------   ----- 
End-of-path arrival time (ps)           10331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell112   9081  10331  986159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell112        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 986169p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10321
-------------------------------------   ----- 
End-of-path arrival time (ps)           10321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell64   9071  10321  986169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell64         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 986169p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10321
-------------------------------------   ----- 
End-of-path arrival time (ps)           10321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell78   9071  10321  986169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell78         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 986169p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10321
-------------------------------------   ----- 
End-of-path arrival time (ps)           10321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell95   9071  10321  986169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell95         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 986169p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10321
-------------------------------------   ----- 
End-of-path arrival time (ps)           10321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell113   9071  10321  986169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell113        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 986417p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10073
-------------------------------------   ----- 
End-of-path arrival time (ps)           10073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell93   8823  10073  986417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell93         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 986417p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10073
-------------------------------------   ----- 
End-of-path arrival time (ps)           10073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell98   8823  10073  986417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell98         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 986655p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9835
-------------------------------------   ---- 
End-of-path arrival time (ps)           9835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell71   8585   9835  986655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell71         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 986655p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9835
-------------------------------------   ---- 
End-of-path arrival time (ps)           9835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell82   8585   9835  986655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell82         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 986655p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9835
-------------------------------------   ---- 
End-of-path arrival time (ps)           9835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell119   8585   9835  986655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell119        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 986655p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9835
-------------------------------------   ---- 
End-of-path arrival time (ps)           9835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell121   8585   9835  986655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell121        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 986658p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9832
-------------------------------------   ---- 
End-of-path arrival time (ps)           9832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell99   8582   9832  986658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell99         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 986658p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9832
-------------------------------------   ---- 
End-of-path arrival time (ps)           9832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell105   8582   9832  986658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell105        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 986674p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9816
-------------------------------------   ---- 
End-of-path arrival time (ps)           9816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell99   8566   9816  986674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell99         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 986674p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9816
-------------------------------------   ---- 
End-of-path arrival time (ps)           9816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell105   8566   9816  986674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell105        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 986676p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9814
-------------------------------------   ---- 
End-of-path arrival time (ps)           9814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell67   8564   9814  986676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell67         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 986676p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9814
-------------------------------------   ---- 
End-of-path arrival time (ps)           9814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell80   8564   9814  986676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell80         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 986676p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9814
-------------------------------------   ---- 
End-of-path arrival time (ps)           9814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell112   8564   9814  986676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell112        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 987033p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9457
-------------------------------------   ---- 
End-of-path arrival time (ps)           9457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell64   8207   9457  987033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell64         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 987033p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9457
-------------------------------------   ---- 
End-of-path arrival time (ps)           9457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell78   8207   9457  987033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell78         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 987033p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9457
-------------------------------------   ---- 
End-of-path arrival time (ps)           9457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell95   8207   9457  987033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell95         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 987033p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9457
-------------------------------------   ---- 
End-of-path arrival time (ps)           9457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell113   8207   9457  987033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell113        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 987049p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9441
-------------------------------------   ---- 
End-of-path arrival time (ps)           9441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell99   8191   9441  987049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell99         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 987049p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9441
-------------------------------------   ---- 
End-of-path arrival time (ps)           9441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell105   8191   9441  987049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell105        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 987219p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9271
-------------------------------------   ---- 
End-of-path arrival time (ps)           9271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell67   8021   9271  987219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell67         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 987219p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9271
-------------------------------------   ---- 
End-of-path arrival time (ps)           9271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell80   8021   9271  987219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell80         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 987219p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9271
-------------------------------------   ---- 
End-of-path arrival time (ps)           9271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell112   8021   9271  987219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell112        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 987237p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9253
-------------------------------------   ---- 
End-of-path arrival time (ps)           9253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell71   8003   9253  987237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell71         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 987237p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9253
-------------------------------------   ---- 
End-of-path arrival time (ps)           9253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell82   8003   9253  987237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell82         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 987237p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9253
-------------------------------------   ---- 
End-of-path arrival time (ps)           9253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell119   8003   9253  987237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell119        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 987237p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9253
-------------------------------------   ---- 
End-of-path arrival time (ps)           9253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell121   8003   9253  987237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell121        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 987731p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8759
-------------------------------------   ---- 
End-of-path arrival time (ps)           8759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell71   7509   8759  987731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell71         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 987731p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8759
-------------------------------------   ---- 
End-of-path arrival time (ps)           8759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell82   7509   8759  987731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell82         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 987731p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8759
-------------------------------------   ---- 
End-of-path arrival time (ps)           8759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell119   7509   8759  987731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell119        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 987731p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8759
-------------------------------------   ---- 
End-of-path arrival time (ps)           8759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell121   7509   8759  987731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell121        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 987875p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell64   7365   8615  987875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell64         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 987875p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell78   7365   8615  987875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell78         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 987875p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell95   7365   8615  987875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell95         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 987875p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell113   7365   8615  987875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell113        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 987947p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8543
-------------------------------------   ---- 
End-of-path arrival time (ps)           8543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell99   7293   8543  987947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell99         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 987947p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8543
-------------------------------------   ---- 
End-of-path arrival time (ps)           8543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell105   7293   8543  987947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell105        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 988010p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8480
-------------------------------------   ---- 
End-of-path arrival time (ps)           8480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell100   7230   8480  988010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell100        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 988010p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8480
-------------------------------------   ---- 
End-of-path arrival time (ps)           8480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell110   7230   8480  988010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell110        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 988010p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8480
-------------------------------------   ---- 
End-of-path arrival time (ps)           8480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell117   7230   8480  988010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell117        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 988010p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8480
-------------------------------------   ---- 
End-of-path arrival time (ps)           8480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell122   7230   8480  988010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell122        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 988243p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8247
-------------------------------------   ---- 
End-of-path arrival time (ps)           8247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell100   6997   8247  988243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell100        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 988243p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8247
-------------------------------------   ---- 
End-of-path arrival time (ps)           8247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell110   6997   8247  988243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell110        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 988243p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8247
-------------------------------------   ---- 
End-of-path arrival time (ps)           8247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell117   6997   8247  988243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell117        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 988243p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8247
-------------------------------------   ---- 
End-of-path arrival time (ps)           8247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell122   6997   8247  988243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell122        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 988333p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8157
-------------------------------------   ---- 
End-of-path arrival time (ps)           8157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell67   6907   8157  988333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell67         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 988333p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8157
-------------------------------------   ---- 
End-of-path arrival time (ps)           8157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell80   6907   8157  988333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell80         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 988333p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8157
-------------------------------------   ---- 
End-of-path arrival time (ps)           8157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell112   6907   8157  988333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell112        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 988487p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8003
-------------------------------------   ---- 
End-of-path arrival time (ps)           8003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell94   6753   8003  988487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell94         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 988487p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8003
-------------------------------------   ---- 
End-of-path arrival time (ps)           8003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell106   6753   8003  988487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell106        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_62/q
Path End       : \JoyStickADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \JoyStickADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 988573p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10927
-------------------------------------   ----- 
End-of-path arrival time (ps)           10927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_62/clock_0                                             macrocell123        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
Net_62/q                                macrocell123   1250   1250  988573  RISE       1
\JoyStickADC:bSAR_SEQ:EOCSts\/status_0  statuscell1    9677  10927  988573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:EOCSts\/clock                        statuscell1         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \JoyStickADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \JoyStickADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 988586p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            994640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6054
-------------------------------------   ---- 
End-of-path arrival time (ps)           6054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  984984  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/load  count7cell     4844   6054  988586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 988716p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7774
-------------------------------------   ---- 
End-of-path arrival time (ps)           7774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell93   6524   7774  988716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell93         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 988716p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7774
-------------------------------------   ---- 
End-of-path arrival time (ps)           7774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell98   6524   7774  988716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell98         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 988820p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7670
-------------------------------------   ---- 
End-of-path arrival time (ps)           7670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell59   6420   7670  988820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell59         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 988820p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7670
-------------------------------------   ---- 
End-of-path arrival time (ps)           7670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell60   6420   7670  988820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell60         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 988820p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7670
-------------------------------------   ---- 
End-of-path arrival time (ps)           7670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell65   6420   7670  988820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell65         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 988820p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7670
-------------------------------------   ---- 
End-of-path arrival time (ps)           7670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell73   6420   7670  988820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell73         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 988971p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7519
-------------------------------------   ---- 
End-of-path arrival time (ps)           7519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell108   6269   7519  988971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell108        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 988971p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7519
-------------------------------------   ---- 
End-of-path arrival time (ps)           7519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell120   6269   7519  988971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell120        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 988991p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7499
-------------------------------------   ---- 
End-of-path arrival time (ps)           7499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell103   6249   7499  988991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell103        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 988991p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7499
-------------------------------------   ---- 
End-of-path arrival time (ps)           7499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell116   6249   7499  988991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell116        0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 988997p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7493
-------------------------------------   ---- 
End-of-path arrival time (ps)           7493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell59   6243   7493  988997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell59         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 988997p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7493
-------------------------------------   ---- 
End-of-path arrival time (ps)           7493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell60   6243   7493  988997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell60         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 988997p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7493
-------------------------------------   ---- 
End-of-path arrival time (ps)           7493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell65   6243   7493  988997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell65         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 988997p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7493
-------------------------------------   ---- 
End-of-path arrival time (ps)           7493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell73   6243   7493  988997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell73         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 989096p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7394
-------------------------------------   ---- 
End-of-path arrival time (ps)           7394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  967708  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell55   5454   7394  989096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 989155p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell59   6085   7335  989155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell59         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 989155p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell60   6085   7335  989155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell60         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 989155p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell65   6085   7335  989155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell65         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 989155p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell73   6085   7335  989155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell73         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 989198p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7292
-------------------------------------   ---- 
End-of-path arrival time (ps)           7292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell103   6042   7292  989198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell103        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 989198p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7292
-------------------------------------   ---- 
End-of-path arrival time (ps)           7292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell116   6042   7292  989198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell116        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 989199p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7291
-------------------------------------   ---- 
End-of-path arrival time (ps)           7291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell100   6041   7291  989199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell100        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 989199p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7291
-------------------------------------   ---- 
End-of-path arrival time (ps)           7291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell110   6041   7291  989199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell110        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 989199p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7291
-------------------------------------   ---- 
End-of-path arrival time (ps)           7291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell117   6041   7291  989199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell117        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 989199p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7291
-------------------------------------   ---- 
End-of-path arrival time (ps)           7291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell122   6041   7291  989199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell122        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 989488p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7002
-------------------------------------   ---- 
End-of-path arrival time (ps)           7002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell103   5752   7002  989488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell103        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 989488p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7002
-------------------------------------   ---- 
End-of-path arrival time (ps)           7002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell116   5752   7002  989488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell116        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 989827p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell103   5413   6663  989827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell103        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 989827p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell116   5413   6663  989827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell116        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 989833p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6657
-------------------------------------   ---- 
End-of-path arrival time (ps)           6657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell85   5407   6657  989833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell85         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 989984p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6506
-------------------------------------   ---- 
End-of-path arrival time (ps)           6506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell85   5256   6506  989984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell85         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 989995p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6495
-------------------------------------   ---- 
End-of-path arrival time (ps)           6495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell70   5245   6495  989995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell70         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 989995p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6495
-------------------------------------   ---- 
End-of-path arrival time (ps)           6495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell84   5245   6495  989995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell84         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 989995p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6495
-------------------------------------   ---- 
End-of-path arrival time (ps)           6495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell118   5245   6495  989995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell118        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 990069p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6421
-------------------------------------   ---- 
End-of-path arrival time (ps)           6421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell66   5171   6421  990069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell66         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 990069p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6421
-------------------------------------   ---- 
End-of-path arrival time (ps)           6421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell74   5171   6421  990069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell74         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_62/clk_en
Capture Clock  : Net_62/clock_0
Path slack     : 990110p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -2100
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7790
-------------------------------------   ---- 
End-of-path arrival time (ps)           7790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  990110  RISE       1
Net_62/clk_en                             macrocell123   6580   7790  990110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_62/clock_0                                             macrocell123        0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JoyStickADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \JoyStickADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 990110p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -2100
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7790
-------------------------------------   ---- 
End-of-path arrival time (ps)           7790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  990110  RISE       1
\JoyStickADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell125   6580   7790  990110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:nrq_reg\/clock_0                     macrocell125        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 990170p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6320
-------------------------------------   ---- 
End-of-path arrival time (ps)           6320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  968810  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell56   4380   6320  990170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 990378p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6112
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell75   4862   6112  990378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell75         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 990378p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6112
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell76   4862   6112  990378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell76         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 990378p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6112
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell79   4862   6112  990378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell79         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 990378p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6112
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell89   4862   6112  990378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell89         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 990397p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell61   4843   6093  990397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell61         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 990397p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell90   4843   6093  990397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell90         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 990397p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell96   4843   6093  990397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell96         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 990431p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6059
-------------------------------------   ---- 
End-of-path arrival time (ps)           6059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell70   4809   6059  990431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell70         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 990431p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6059
-------------------------------------   ---- 
End-of-path arrival time (ps)           6059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell84   4809   6059  990431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell84         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 990431p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6059
-------------------------------------   ---- 
End-of-path arrival time (ps)           6059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell118   4809   6059  990431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell118        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 990476p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6014
-------------------------------------   ---- 
End-of-path arrival time (ps)           6014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell70   4764   6014  990476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell70         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 990476p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6014
-------------------------------------   ---- 
End-of-path arrival time (ps)           6014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell84   4764   6014  990476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell84         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 990476p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6014
-------------------------------------   ---- 
End-of-path arrival time (ps)           6014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell118   4764   6014  990476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell118        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 990509p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell70   4731   5981  990509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell70         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 990509p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell84   4731   5981  990509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell84         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 990509p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell118   4731   5981  990509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell118        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 990515p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5975
-------------------------------------   ---- 
End-of-path arrival time (ps)           5975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell59   4725   5975  990515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell59         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 990515p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5975
-------------------------------------   ---- 
End-of-path arrival time (ps)           5975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell60   4725   5975  990515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell60         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 990515p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5975
-------------------------------------   ---- 
End-of-path arrival time (ps)           5975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell65   4725   5975  990515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell65         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 990515p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5975
-------------------------------------   ---- 
End-of-path arrival time (ps)           5975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell73   4725   5975  990515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell73         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 990731p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5759
-------------------------------------   ---- 
End-of-path arrival time (ps)           5759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  968807  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell57   3819   5759  990731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 990749p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5741
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  968806  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell58   3801   5741  990749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 990751p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell100   4489   5739  990751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell100        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 990751p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell110   4489   5739  990751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell110        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 990751p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell117   4489   5739  990751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell117        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 990751p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell122   4489   5739  990751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell122        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 990900p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell100   4340   5590  990900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell100        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 990900p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell110   4340   5590  990900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell110        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 990900p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell117   4340   5590  990900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell117        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 990900p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell122   4340   5590  990900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell122        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 991135p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell103   4105   5355  991135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell103        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 991135p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell116   4105   5355  991135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell116        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 991142p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell59   4098   5348  991142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell59         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 991142p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell60   4098   5348  991142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell60         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 991142p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell65   4098   5348  991142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell65         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 991142p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  968141  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell73   4098   5348  991142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell73         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 991342p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5148
-------------------------------------   ---- 
End-of-path arrival time (ps)           5148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  968491  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell54   3208   5148  991342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 991433p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell85   3807   5057  991433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell85         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 991434p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5056
-------------------------------------   ---- 
End-of-path arrival time (ps)           5056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell66   3806   5056  991434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell66         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 991434p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5056
-------------------------------------   ---- 
End-of-path arrival time (ps)           5056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  969079  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell74   3806   5056  991434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell74         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 991454p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell101   3786   5036  991454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell101        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 991454p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell102   3786   5036  991454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell102        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 991454p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell109   3786   5036  991454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell109        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 991457p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell63   3783   5033  991457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell63         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 991457p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell77   3783   5033  991457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell77         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 991457p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell104   3783   5033  991457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell104        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 991464p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell72   3776   5026  991464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell72         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 991464p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell83   3776   5026  991464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell83         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 991464p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell91   3776   5026  991464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell91         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 991464p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  960825  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell97   3776   5026  991464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell97         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 991473p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell85   3767   5017  991473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell85         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 991480p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell66   3760   5010  991480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell66         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 991480p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  969111  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell74   3760   5010  991480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell74         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 991695p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell66   3545   4795  991695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell66         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 991695p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell74   3545   4795  991695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell74         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JoyStickADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \JoyStickADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 991703p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -2100
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6197
-------------------------------------   ---- 
End-of-path arrival time (ps)           6197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  990110  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     4987   6197  991703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 991792p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4698
-------------------------------------   ---- 
End-of-path arrival time (ps)           4698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell66   3448   4698  991792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell66         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 991792p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4698
-------------------------------------   ---- 
End-of-path arrival time (ps)           4698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  968736  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell74   3448   4698  991792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell74         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 991826p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell70   3414   4664  991826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell70         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 991826p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell84   3414   4664  991826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell84         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 991826p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell118   3414   4664  991826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell118        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 991835p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  969760  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell85   3405   4655  991835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell85         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JoyStickADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \JoyStickADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 992630p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -2100
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5270
-------------------------------------   ---- 
End-of-path arrival time (ps)           5270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  990110  RISE       1
\JoyStickADC:bSAR_SEQ:EOCSts\/clk_en      statuscell1    4060   5270  992630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:EOCSts\/clock                        statuscell1         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_62/main_1
Capture Clock  : Net_62/clock_0
Path slack     : 992933p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:nrq_reg\/clock_0                     macrocell125        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:nrq_reg\/q  macrocell125   1250   1250  992933  RISE       1
Net_62/main_1                     macrocell123   2307   3557  992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_62/clock_0                                             macrocell123        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3222380p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21430
-------------------------------------   ----- 
End-of-path arrival time (ps)           21430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q                      macrocell38     1250   1250  3222380  RISE       1
\puttyUart1:BUART:counter_load_not\/main_0           macrocell11     9286  10536  3222380  RISE       1
\puttyUart1:BUART:counter_load_not\/q                macrocell11     3350  13886  3222380  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   7544  21430  3222380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \bleUart1:BUART:sRX:RxBitCounter\/clock
Path slack     : 3227866p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16774
-------------------------------------   ----- 
End-of-path arrival time (ps)           16774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q     macrocell26   1250   1250  3227866  RISE       1
\bleUart1:BUART:rx_counter_load\/main_0  macrocell6    9855  11105  3227866  RISE       1
\bleUart1:BUART:rx_counter_load\/q       macrocell6    3350  14455  3227866  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/load   count7cell    2318  16774  3227866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3230344p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13466
-------------------------------------   ----- 
End-of-path arrival time (ps)           13466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q                      macrocell23     1250   1250  3230344  RISE       1
\bleUart1:BUART:counter_load_not\/main_1           macrocell3      5953   7203  3230344  RISE       1
\bleUart1:BUART:counter_load_not\/q                macrocell3      3350  10553  3230344  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2913  13466  3230344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3231599p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12391
-------------------------------------   ----- 
End-of-path arrival time (ps)           12391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q         macrocell26     1250   1250  3227866  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3  11141  12391  3231599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \puttyUart1:BUART:sRX:RxBitCounter\/clock
Path slack     : 3232137p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12503
-------------------------------------   ----- 
End-of-path arrival time (ps)           12503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q     macrocell42   1250   1250  3232137  RISE       1
\puttyUart1:BUART:rx_counter_load\/main_0  macrocell14   4297   5547  3232137  RISE       1
\puttyUart1:BUART:rx_counter_load\/q       macrocell14   3350   8897  3232137  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/load   count7cell    3606  12503  3232137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \puttyUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3233348p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10642
-------------------------------------   ----- 
End-of-path arrival time (ps)           10642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q                macrocell39     1250   1250  3226811  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   9392  10642  3233348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \puttyUart1:BUART:tx_state_0\/main_3
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3233440p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13050
-------------------------------------   ----- 
End-of-path arrival time (ps)           13050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  3233440  RISE       1
\puttyUart1:BUART:tx_state_0\/main_3                  macrocell39     9470  13050  3233440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \puttyUart1:BUART:sRX:RxSts\/status_4
Capture Clock  : \puttyUart1:BUART:sRX:RxSts\/clock
Path slack     : 3234051p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15449
-------------------------------------   ----- 
End-of-path arrival time (ps)           15449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  3234051  RISE       1
\puttyUart1:BUART:rx_status_4\/main_1                 macrocell16     4336   7916  3234051  RISE       1
\puttyUart1:BUART:rx_status_4\/q                      macrocell16     3350  11266  3234051  RISE       1
\puttyUart1:BUART:sRX:RxSts\/status_4                 statusicell4    4183  15449  3234051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:sTX:TxSts\/status_0
Capture Clock  : \puttyUart1:BUART:sTX:TxSts\/clock
Path slack     : 3234378p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15122
-------------------------------------   ----- 
End-of-path arrival time (ps)           15122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q        macrocell39    1250   1250  3226811  RISE       1
\puttyUart1:BUART:tx_status_0\/main_1  macrocell12    7638   8888  3234378  RISE       1
\puttyUart1:BUART:tx_status_0\/q       macrocell12    3350  12238  3234378  RISE       1
\puttyUart1:BUART:sTX:TxSts\/status_0  statusicell3   2883  15122  3234378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:sTX:TxSts\/status_0
Capture Clock  : \bleUart1:BUART:sTX:TxSts\/clock
Path slack     : 3234471p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15029
-------------------------------------   ----- 
End-of-path arrival time (ps)           15029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q        macrocell23    1250   1250  3230344  RISE       1
\bleUart1:BUART:tx_status_0\/main_1  macrocell4     7499   8749  3234471  RISE       1
\bleUart1:BUART:tx_status_0\/q       macrocell4     3350  12099  3234471  RISE       1
\bleUart1:BUART:sTX:TxSts\/status_0  statusicell1   2930  15029  3234471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:txn\/main_2
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3235317p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11173
-------------------------------------   ----- 
End-of-path arrival time (ps)           11173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q  macrocell39   1250   1250  3226811  RISE       1
\puttyUart1:BUART:txn\/main_2    macrocell37   9923  11173  3235317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:tx_state_1\/main_1
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3235317p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11173
-------------------------------------   ----- 
End-of-path arrival time (ps)           11173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q       macrocell39   1250   1250  3226811  RISE       1
\puttyUart1:BUART:tx_state_1\/main_1  macrocell38   9923  11173  3235317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_1
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3235385p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11105
-------------------------------------   ----- 
End-of-path arrival time (ps)           11105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  3227866  RISE       1
\bleUart1:BUART:rx_state_2\/main_1    macrocell30   9855  11105  3235385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \bleUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3235385p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11105
-------------------------------------   ----- 
End-of-path arrival time (ps)           11105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q        macrocell26   1250   1250  3227866  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/main_0  macrocell32   9855  11105  3235385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/clock_0                macrocell32         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_state_0\/main_1
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3235653p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10837
-------------------------------------   ----- 
End-of-path arrival time (ps)           10837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  3227866  RISE       1
\bleUart1:BUART:rx_state_0\/main_1    macrocell27   9587  10837  3235653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_load_fifo\/main_0
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3235653p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10837
-------------------------------------   ----- 
End-of-path arrival time (ps)           10837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  3227866  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_0  macrocell28   9587  10837  3235653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_state_3\/main_0
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3235653p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10837
-------------------------------------   ----- 
End-of-path arrival time (ps)           10837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  3227866  RISE       1
\bleUart1:BUART:rx_state_3\/main_0    macrocell29   9587  10837  3235653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_status_3\/main_1
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3235653p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10837
-------------------------------------   ----- 
End-of-path arrival time (ps)           10837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  3227866  RISE       1
\bleUart1:BUART:rx_status_3\/main_1   macrocell35   9587  10837  3235653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3235872p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8118
-------------------------------------   ---- 
End-of-path arrival time (ps)           8118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q                macrocell27     1250   1250  3232142  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   6868   8118  3235872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \bleUart1:BUART:sRX:RxSts\/status_4
Capture Clock  : \bleUart1:BUART:sRX:RxSts\/clock
Path slack     : 3236664p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12836
-------------------------------------   ----- 
End-of-path arrival time (ps)           12836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  3236664  RISE       1
\bleUart1:BUART:rx_status_4\/main_1                 macrocell8      3589   7169  3236664  RISE       1
\bleUart1:BUART:rx_status_4\/q                      macrocell8      3350  10519  3236664  RISE       1
\bleUart1:BUART:sRX:RxSts\/status_4                 statusicell2    2317  12836  3236664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:tx_state_0\/main_0
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3236683p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9807
-------------------------------------   ---- 
End-of-path arrival time (ps)           9807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q       macrocell38   1250   1250  3222380  RISE       1
\puttyUart1:BUART:tx_state_0\/main_0  macrocell39   8557   9807  3236683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \bleUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3237698p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6292
-------------------------------------   ---- 
End-of-path arrival time (ps)           6292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3233504  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   6102   6292  3237698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_state_0\/main_2
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3238267p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8223
-------------------------------------   ---- 
End-of-path arrival time (ps)           8223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q       macrocell27   1250   1250  3232142  RISE       1
\bleUart1:BUART:rx_state_0\/main_2  macrocell27   6973   8223  3238267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_load_fifo\/main_1
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3238267p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8223
-------------------------------------   ---- 
End-of-path arrival time (ps)           8223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q         macrocell27   1250   1250  3232142  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_1  macrocell28   6973   8223  3238267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_state_3\/main_1
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3238267p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8223
-------------------------------------   ---- 
End-of-path arrival time (ps)           8223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q       macrocell27   1250   1250  3232142  RISE       1
\bleUart1:BUART:rx_state_3\/main_1  macrocell29   6973   8223  3238267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_status_3\/main_2
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3238267p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8223
-------------------------------------   ---- 
End-of-path arrival time (ps)           8223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q        macrocell27   1250   1250  3232142  RISE       1
\bleUart1:BUART:rx_status_3\/main_2  macrocell35   6973   8223  3238267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_2\/q
Path End       : \puttyUart1:BUART:txn\/main_4
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3238380p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8110
-------------------------------------   ---- 
End-of-path arrival time (ps)           8110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_2\/q  macrocell40   1250   1250  3224008  RISE       1
\puttyUart1:BUART:txn\/main_4    macrocell37   6860   8110  3238380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_2\/q
Path End       : \puttyUart1:BUART:tx_state_1\/main_3
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3238380p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8110
-------------------------------------   ---- 
End-of-path arrival time (ps)           8110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_2\/q       macrocell40   1250   1250  3224008  RISE       1
\puttyUart1:BUART:tx_state_1\/main_3  macrocell38   6860   8110  3238380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3238446p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5544
-------------------------------------   ---- 
End-of-path arrival time (ps)           5544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q         macrocell42     1250   1250  3232137  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   4294   5544  3238446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3238466p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q          macrocell47     1250   1250  3238466  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4274   5524  3238466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_2\/q
Path End       : \puttyUart1:BUART:tx_state_0\/main_4
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3238484p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8006
-------------------------------------   ---- 
End-of-path arrival time (ps)           8006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_2\/q       macrocell40   1250   1250  3224008  RISE       1
\puttyUart1:BUART:tx_state_0\/main_4  macrocell39   6756   8006  3238484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:tx_state_2\/main_1
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3238512p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7978
-------------------------------------   ---- 
End-of-path arrival time (ps)           7978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q       macrocell39   1250   1250  3226811  RISE       1
\puttyUart1:BUART:tx_state_2\/main_1  macrocell40   6728   7978  3238512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:tx_bitclk\/main_1
Capture Clock  : \puttyUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3238512p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7978
-------------------------------------   ---- 
End-of-path arrival time (ps)           7978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q      macrocell39   1250   1250  3226811  RISE       1
\puttyUart1:BUART:tx_bitclk\/main_1  macrocell41   6728   7978  3238512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:tx_state_1\/main_2
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3238657p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7833
-------------------------------------   ---- 
End-of-path arrival time (ps)           7833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3233504  RISE       1
\bleUart1:BUART:tx_state_1\/main_2               macrocell22     7643   7833  3238657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:tx_state_0\/main_2
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3238657p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7833
-------------------------------------   ---- 
End-of-path arrival time (ps)           7833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3233504  RISE       1
\bleUart1:BUART:tx_state_0\/main_2               macrocell23     7643   7833  3238657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:tx_state_2\/main_2
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3238670p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7820
-------------------------------------   ---- 
End-of-path arrival time (ps)           7820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3233504  RISE       1
\bleUart1:BUART:tx_state_2\/main_2               macrocell24     7630   7820  3238670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_bitclk\/q
Path End       : \puttyUart1:BUART:tx_state_0\/main_5
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3238695p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7795
-------------------------------------   ---- 
End-of-path arrival time (ps)           7795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_bitclk\/q        macrocell41   1250   1250  3238695  RISE       1
\puttyUart1:BUART:tx_state_0\/main_5  macrocell39   6545   7795  3238695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:tx_state_0\/main_2
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3238718p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7772
-------------------------------------   ---- 
End-of-path arrival time (ps)           7772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3224295  RISE       1
\puttyUart1:BUART:tx_state_0\/main_2               macrocell39     7582   7772  3238718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \bleUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3238723p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5267
-------------------------------------   ---- 
End-of-path arrival time (ps)           5267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q                macrocell22     1250   1250  3230559  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4017   5267  3238723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \bleUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3238870p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5120
-------------------------------------   ---- 
End-of-path arrival time (ps)           5120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q                macrocell23     1250   1250  3230344  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3870   5120  3238870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_0\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_10
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3239039p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7451
-------------------------------------   ---- 
End-of-path arrival time (ps)           7451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_0\/q       macrocell50   1250   1250  3234970  RISE       1
\puttyUart1:BUART:rx_state_0\/main_10  macrocell43   6201   7451  3239039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_0\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_7
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3239039p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7451
-------------------------------------   ---- 
End-of-path arrival time (ps)           7451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_0\/q       macrocell50   1250   1250  3234970  RISE       1
\puttyUart1:BUART:rx_status_3\/main_7  macrocell51   6201   7451  3239039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \puttyUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239210p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4780
-------------------------------------   ---- 
End-of-path arrival time (ps)           4780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3224295  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   4590   4780  3239210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_load_fifo\/q
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3239472p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7398
-------------------------------------   ---- 
End-of-path arrival time (ps)           7398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_load_fifo\/q            macrocell44     1250   1250  3237809  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   6148   7398  3239472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_2
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3239660p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6830
-------------------------------------   ---- 
End-of-path arrival time (ps)           6830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q       macrocell27   1250   1250  3232142  RISE       1
\bleUart1:BUART:rx_state_2\/main_2  macrocell30   5580   6830  3239660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \bleUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3239660p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6830
-------------------------------------   ---- 
End-of-path arrival time (ps)           6830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q               macrocell27   1250   1250  3232142  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/main_1  macrocell32   5580   6830  3239660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/clock_0                macrocell32         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_bitclk\/q
Path End       : \puttyUart1:BUART:txn\/main_6
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3239776p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_bitclk\/q  macrocell41   1250   1250  3238695  RISE       1
\puttyUart1:BUART:txn\/main_6   macrocell37   5464   6714  3239776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_bitclk\/q
Path End       : \puttyUart1:BUART:tx_state_1\/main_5
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3239776p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_bitclk\/q        macrocell41   1250   1250  3238695  RISE       1
\puttyUart1:BUART:tx_state_1\/main_5  macrocell38   5464   6714  3239776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \bleUart1:BUART:txn\/main_3
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3239822p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6668
-------------------------------------   ---- 
End-of-path arrival time (ps)           6668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  3239822  RISE       1
\bleUart1:BUART:txn\/main_3                macrocell21     2298   6668  3239822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell21         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:tx_state_2\/main_0
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3239838p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6652
-------------------------------------   ---- 
End-of-path arrival time (ps)           6652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q       macrocell38   1250   1250  3222380  RISE       1
\puttyUart1:BUART:tx_state_2\/main_0  macrocell40   5402   6652  3239838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:tx_bitclk\/main_0
Capture Clock  : \puttyUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3239838p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6652
-------------------------------------   ---- 
End-of-path arrival time (ps)           6652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q      macrocell38   1250   1250  3222380  RISE       1
\puttyUart1:BUART:tx_bitclk\/main_0  macrocell41   5402   6652  3239838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \puttyUart1:BUART:txn\/main_3
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3239868p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6622
-------------------------------------   ---- 
End-of-path arrival time (ps)           6622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  3239868  RISE       1
\puttyUart1:BUART:txn\/main_3                macrocell37     2252   6622  3239868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \puttyUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239924p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q                macrocell38     1250   1250  3222380  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   2816   4066  3239924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \bleUart1:BUART:tx_state_0\/main_3
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3239973p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6517
-------------------------------------   ---- 
End-of-path arrival time (ps)           6517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  3236125  RISE       1
\bleUart1:BUART:tx_state_0\/main_3                  macrocell23     2937   6517  3239973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3240048p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q                macrocell43     1250   1250  3233764  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   2692   3942  3240048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3240182p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3808
-------------------------------------   ---- 
End-of-path arrival time (ps)           3808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q          macrocell31     1250   1250  3240182  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2558   3808  3240182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_bitclk\/q
Path End       : \bleUart1:BUART:tx_state_2\/main_5
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3240302p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6188
-------------------------------------   ---- 
End-of-path arrival time (ps)           6188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_bitclk\/q        macrocell25   1250   1250  3240302  RISE       1
\bleUart1:BUART:tx_state_2\/main_5  macrocell24   4938   6188  3240302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \puttyUart1:BUART:rx_state_0\/main_7
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3240411p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6079
-------------------------------------   ---- 
End-of-path arrival time (ps)           6079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3240411  RISE       1
\puttyUart1:BUART:rx_state_0\/main_7         macrocell43   4139   6079  3240411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:rx_state_0\/main_3
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3240441p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6049
-------------------------------------   ---- 
End-of-path arrival time (ps)           6049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  3240182  RISE       1
\bleUart1:BUART:rx_state_0\/main_3   macrocell27   4799   6049  3240441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:rx_load_fifo\/main_2
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3240441p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6049
-------------------------------------   ---- 
End-of-path arrival time (ps)           6049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q   macrocell31   1250   1250  3240182  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_2  macrocell28   4799   6049  3240441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:rx_state_3\/main_2
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3240441p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6049
-------------------------------------   ---- 
End-of-path arrival time (ps)           6049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  3240182  RISE       1
\bleUart1:BUART:rx_state_3\/main_2   macrocell29   4799   6049  3240441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:rx_status_3\/main_3
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3240441p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6049
-------------------------------------   ---- 
End-of-path arrival time (ps)           6049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  3240182  RISE       1
\bleUart1:BUART:rx_status_3\/main_3  macrocell35   4799   6049  3240441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:tx_bitclk\/main_2
Capture Clock  : \bleUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3240465p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3233504  RISE       1
\bleUart1:BUART:tx_bitclk\/main_2                macrocell25     5835   6025  3240465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \puttyUart1:BUART:rx_state_0\/main_5
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3240596p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3240596  RISE       1
\puttyUart1:BUART:rx_state_0\/main_5         macrocell43   3954   5894  3240596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \puttyUart1:BUART:rx_state_0\/main_6
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3240600p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5890
-------------------------------------   ---- 
End-of-path arrival time (ps)           5890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3240600  RISE       1
\puttyUart1:BUART:rx_state_0\/main_6         macrocell43   3950   5890  3240600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_1\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_8
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3240685p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5805
-------------------------------------   ---- 
End-of-path arrival time (ps)           5805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_1\/q      macrocell49   1250   1250  3236741  RISE       1
\puttyUart1:BUART:rx_state_0\/main_8  macrocell43   4555   5805  3240685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_1\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_5
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3240685p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5805
-------------------------------------   ---- 
End-of-path arrival time (ps)           5805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_1\/q       macrocell49   1250   1250  3236741  RISE       1
\puttyUart1:BUART:rx_status_3\/main_5  macrocell51   4555   5805  3240685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_bitclk\/q
Path End       : \bleUart1:BUART:tx_state_1\/main_5
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3240859p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_bitclk\/q        macrocell25   1250   1250  3240302  RISE       1
\bleUart1:BUART:tx_state_1\/main_5  macrocell22   4381   5631  3240859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_bitclk\/q
Path End       : \bleUart1:BUART:tx_state_0\/main_5
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3240859p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_bitclk\/q        macrocell25   1250   1250  3240302  RISE       1
\bleUart1:BUART:tx_state_0\/main_5  macrocell23   4381   5631  3240859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_1
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3240928p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q         macrocell43   1250   1250  3233764  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_1  macrocell44   4312   5562  3240928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_state_3\/main_1
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3240928p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q       macrocell43   1250   1250  3233764  RISE       1
\puttyUart1:BUART:rx_state_3\/main_1  macrocell45   4312   5562  3240928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_1
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3240928p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q       macrocell43   1250   1250  3233764  RISE       1
\puttyUart1:BUART:rx_state_2\/main_1  macrocell46   4312   5562  3240928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \puttyUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3240928p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q               macrocell43   1250   1250  3233764  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/main_1  macrocell48   4312   5562  3240928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/clock_0              macrocell48         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_0
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3240943p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5547
-------------------------------------   ---- 
End-of-path arrival time (ps)           5547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  3232137  RISE       1
\puttyUart1:BUART:rx_state_0\/main_0    macrocell43   4297   5547  3240943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_0
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3240943p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5547
-------------------------------------   ---- 
End-of-path arrival time (ps)           5547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  3232137  RISE       1
\puttyUart1:BUART:rx_status_3\/main_0   macrocell51   4297   5547  3240943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_2
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3240959p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  3238466  RISE       1
\puttyUart1:BUART:rx_state_0\/main_2   macrocell43   4281   5531  3240959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_2
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3240959p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  3238466  RISE       1
\puttyUart1:BUART:rx_status_3\/main_2  macrocell51   4281   5531  3240959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_3
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3240993p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5497
-------------------------------------   ---- 
End-of-path arrival time (ps)           5497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  3240182  RISE       1
\bleUart1:BUART:rx_state_2\/main_3   macrocell30   4247   5497  3240993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_state_0\/main_4
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241074p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q       macrocell29   1250   1250  3234108  RISE       1
\bleUart1:BUART:rx_state_0\/main_4  macrocell27   4166   5416  3241074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_load_fifo\/main_3
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241074p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q         macrocell29   1250   1250  3234108  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_3  macrocell28   4166   5416  3241074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_state_3\/main_3
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241074p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q       macrocell29   1250   1250  3234108  RISE       1
\bleUart1:BUART:rx_state_3\/main_3  macrocell29   4166   5416  3241074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_status_3\/main_4
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3241074p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q        macrocell29   1250   1250  3234108  RISE       1
\bleUart1:BUART:rx_status_3\/main_4  macrocell35   4166   5416  3241074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_1/main_4
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3241111p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5379
-------------------------------------   ---- 
End-of-path arrival time (ps)           5379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q       macrocell34   1250   1250  3235569  RISE       1
MODIN3_1/main_4  macrocell33   4129   5379  3241111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : \puttyUart1:BUART:pollcount_1\/main_0
Capture Clock  : \puttyUart1:BUART:pollcount_1\/clock_0
Path slack     : 3241138p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241138  RISE       1
\puttyUart1:BUART:pollcount_1\/main_0        macrocell49   3412   5352  3241138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : \puttyUart1:BUART:pollcount_0\/main_0
Capture Clock  : \puttyUart1:BUART:pollcount_0\/clock_0
Path slack     : 3241138p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241138  RISE       1
\puttyUart1:BUART:pollcount_0\/main_0        macrocell50   3412   5352  3241138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : \puttyUart1:BUART:pollcount_1\/main_1
Capture Clock  : \puttyUart1:BUART:pollcount_1\/clock_0
Path slack     : 3241138p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241138  RISE       1
\puttyUart1:BUART:pollcount_1\/main_1        macrocell49   3412   5352  3241138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : \puttyUart1:BUART:pollcount_0\/main_1
Capture Clock  : \puttyUart1:BUART:pollcount_0\/clock_0
Path slack     : 3241138p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241138  RISE       1
\puttyUart1:BUART:pollcount_0\/main_1        macrocell50   3412   5352  3241138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_4
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241143p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q       macrocell46   1250   1250  3232337  RISE       1
\puttyUart1:BUART:rx_state_0\/main_4  macrocell43   4097   5347  3241143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_4
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3241143p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q        macrocell46   1250   1250  3232337  RISE       1
\puttyUart1:BUART:rx_status_3\/main_4  macrocell51   4097   5347  3241143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_0\/q
Path End       : \puttyUart1:BUART:pollcount_1\/main_4
Capture Clock  : \puttyUart1:BUART:pollcount_1\/clock_0
Path slack     : 3241158p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_0\/q       macrocell50   1250   1250  3234970  RISE       1
\puttyUart1:BUART:pollcount_1\/main_4  macrocell49   4082   5332  3241158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_0\/q
Path End       : \puttyUart1:BUART:pollcount_0\/main_3
Capture Clock  : \puttyUart1:BUART:pollcount_0\/clock_0
Path slack     : 3241158p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_0\/q       macrocell50   1250   1250  3234970  RISE       1
\puttyUart1:BUART:pollcount_0\/main_3  macrocell50   4082   5332  3241158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_0/main_2
Capture Clock  : MODIN3_0/clock_0
Path slack     : 3241317p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241317  RISE       1
MODIN3_0/main_2                            macrocell34   3233   5173  3241317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell34         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_3
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241318p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q       macrocell45   1250   1250  3232512  RISE       1
\puttyUart1:BUART:rx_state_0\/main_3  macrocell43   3922   5172  3241318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_3
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3241318p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q        macrocell45   1250   1250  3232512  RISE       1
\puttyUart1:BUART:rx_status_3\/main_3  macrocell51   3922   5172  3241318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : \bleUart1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \bleUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241325p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5165
-------------------------------------   ---- 
End-of-path arrival time (ps)           5165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241317  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/main_1   macrocell31   3225   5165  3241325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_1/main_2
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3241325p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5165
-------------------------------------   ---- 
End-of-path arrival time (ps)           5165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241317  RISE       1
MODIN3_1/main_2                            macrocell33   3225   5165  3241325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:txn\/main_1
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3241351p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q  macrocell22   1250   1250  3230559  RISE       1
\bleUart1:BUART:txn\/main_1    macrocell21   3889   5139  3241351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell21         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:tx_bitclk\/main_0
Capture Clock  : \bleUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3241351p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q      macrocell22   1250   1250  3230559  RISE       1
\bleUart1:BUART:tx_bitclk\/main_0  macrocell25   3889   5139  3241351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:txn\/main_2
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3241382p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5108
-------------------------------------   ---- 
End-of-path arrival time (ps)           5108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q  macrocell23   1250   1250  3230344  RISE       1
\bleUart1:BUART:txn\/main_2    macrocell21   3858   5108  3241382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell21         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:tx_bitclk\/main_1
Capture Clock  : \bleUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3241382p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5108
-------------------------------------   ---- 
End-of-path arrival time (ps)           5108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q      macrocell23   1250   1250  3230344  RISE       1
\bleUart1:BUART:tx_bitclk\/main_1  macrocell25   3858   5108  3241382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_bitclk\/q
Path End       : \puttyUart1:BUART:tx_state_2\/main_5
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3241424p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5066
-------------------------------------   ---- 
End-of-path arrival time (ps)           5066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_bitclk\/q        macrocell41   1250   1250  3238695  RISE       1
\puttyUart1:BUART:tx_state_2\/main_5  macrocell40   3816   5066  3241424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \bleUart1:BUART:tx_state_1\/main_4
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3241517p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4973
-------------------------------------   ---- 
End-of-path arrival time (ps)           4973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3241517  RISE       1
\bleUart1:BUART:tx_state_1\/main_4               macrocell22     4783   4973  3241517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \bleUart1:BUART:tx_state_2\/main_4
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3241530p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3241517  RISE       1
\bleUart1:BUART:tx_state_2\/main_4               macrocell24     4770   4960  3241530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_2\/q
Path End       : \bleUart1:BUART:txn\/main_4
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3241541p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_2\/q  macrocell24   1250   1250  3231520  RISE       1
\bleUart1:BUART:txn\/main_4    macrocell21   3699   4949  3241541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell21         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_2\/q
Path End       : \bleUart1:BUART:tx_bitclk\/main_3
Capture Clock  : \bleUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3241541p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_2\/q      macrocell24   1250   1250  3231520  RISE       1
\bleUart1:BUART:tx_bitclk\/main_3  macrocell25   3699   4949  3241541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:tx_state_2\/main_2
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3241604p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4886
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3224295  RISE       1
\puttyUart1:BUART:tx_state_2\/main_2               macrocell40     4696   4886  3241604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:tx_bitclk\/main_2
Capture Clock  : \puttyUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3241604p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4886
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3224295  RISE       1
\puttyUart1:BUART:tx_bitclk\/main_2                macrocell41     4696   4886  3241604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_4
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241626p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q       macrocell29   1250   1250  3234108  RISE       1
\bleUart1:BUART:rx_state_2\/main_4  macrocell30   3614   4864  3241626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \bleUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241626p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q               macrocell29   1250   1250  3234108  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/main_2  macrocell32   3614   4864  3241626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/clock_0                macrocell32         0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_last\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_9
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241646p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_last\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_last\/q          macrocell52   1250   1250  3241646  RISE       1
\puttyUart1:BUART:rx_state_2\/main_9  macrocell46   3594   4844  3241646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_0
Path End       : \bleUart1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \bleUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241647p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  3241647  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/main_2   macrocell31   2903   4843  3241647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_0/main_1
Capture Clock  : MODIN3_0/clock_0
Path slack     : 3241653p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241653  RISE       1
MODIN3_0/main_1                            macrocell34   2897   4837  3241653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell34         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : \bleUart1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \bleUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241656p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241653  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/main_0   macrocell31   2894   4834  3241656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_1/main_1
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3241656p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241653  RISE       1
MODIN3_1/main_1                            macrocell33   2894   4834  3241656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:tx_state_1\/main_2
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3241697p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3224295  RISE       1
\puttyUart1:BUART:tx_state_1\/main_2               macrocell38     4603   4793  3241697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \bleUart1:BUART:rx_state_0\/main_8
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241727p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241727  RISE       1
\bleUart1:BUART:rx_state_0\/main_8         macrocell27   2823   4763  3241727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \bleUart1:BUART:rx_load_fifo\/main_5
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241727p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241727  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_5       macrocell28   2823   4763  3241727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \bleUart1:BUART:rx_state_3\/main_5
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241727p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241727  RISE       1
\bleUart1:BUART:rx_state_3\/main_5         macrocell29   2823   4763  3241727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \bleUart1:BUART:rx_state_0\/main_9
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241727p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241727  RISE       1
\bleUart1:BUART:rx_state_0\/main_9         macrocell27   2823   4763  3241727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \bleUart1:BUART:rx_load_fifo\/main_6
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241727p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241727  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_6       macrocell28   2823   4763  3241727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \bleUart1:BUART:rx_state_3\/main_6
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241727p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241727  RISE       1
\bleUart1:BUART:rx_state_3\/main_6         macrocell29   2823   4763  3241727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \bleUart1:BUART:rx_state_2\/main_9
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241742p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241742  RISE       1
\bleUart1:BUART:rx_state_2\/main_9         macrocell30   2808   4748  3241742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \bleUart1:BUART:rx_state_0\/main_10
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241748p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241742  RISE       1
\bleUart1:BUART:rx_state_0\/main_10        macrocell27   2802   4742  3241748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \bleUart1:BUART:rx_load_fifo\/main_7
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241748p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241742  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_7       macrocell28   2802   4742  3241748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \bleUart1:BUART:rx_state_3\/main_7
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241748p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241742  RISE       1
\bleUart1:BUART:rx_state_3\/main_7         macrocell29   2802   4742  3241748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \bleUart1:BUART:rx_state_2\/main_7
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241764p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241727  RISE       1
\bleUart1:BUART:rx_state_2\/main_7         macrocell30   2786   4726  3241764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \bleUart1:BUART:rx_state_2\/main_8
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241764p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241727  RISE       1
\bleUart1:BUART:rx_state_2\/main_8         macrocell30   2786   4726  3241764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_2\/q
Path End       : \puttyUart1:BUART:tx_state_2\/main_3
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3241804p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4686
-------------------------------------   ---- 
End-of-path arrival time (ps)           4686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_2\/q       macrocell40   1250   1250  3224008  RISE       1
\puttyUart1:BUART:tx_state_2\/main_3  macrocell40   3436   4686  3241804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_2\/q
Path End       : \puttyUart1:BUART:tx_bitclk\/main_3
Capture Clock  : \puttyUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3241804p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4686
-------------------------------------   ---- 
End-of-path arrival time (ps)           4686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_2\/q      macrocell40   1250   1250  3224008  RISE       1
\puttyUart1:BUART:tx_bitclk\/main_3  macrocell41   3436   4686  3241804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:tx_state_0\/main_1
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3241808p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q       macrocell39   1250   1250  3226811  RISE       1
\puttyUart1:BUART:tx_state_0\/main_1  macrocell39   3432   4682  3241808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_7
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241893p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4597
-------------------------------------   ---- 
End-of-path arrival time (ps)           4597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3240411  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_7       macrocell44   2657   4597  3241893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \puttyUart1:BUART:rx_state_3\/main_7
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241893p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4597
-------------------------------------   ---- 
End-of-path arrival time (ps)           4597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3240411  RISE       1
\puttyUart1:BUART:rx_state_3\/main_7         macrocell45   2657   4597  3241893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \puttyUart1:BUART:rx_state_2\/main_7
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241893p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4597
-------------------------------------   ---- 
End-of-path arrival time (ps)           4597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3240411  RISE       1
\puttyUart1:BUART:rx_state_2\/main_7         macrocell46   2657   4597  3241893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : \puttyUart1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \puttyUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241909p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241138  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/main_1   macrocell47   2641   4581  3241909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : \puttyUart1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \puttyUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241917p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4573
-------------------------------------   ---- 
End-of-path arrival time (ps)           4573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241138  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/main_0   macrocell47   2633   4573  3241917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \bleUart1:BUART:rx_state_0\/main_6
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241929p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q                          macrocell33   1250   1250  3237156  RISE       1
\bleUart1:BUART:rx_state_0\/main_6  macrocell27   3311   4561  3241929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \bleUart1:BUART:rx_status_3\/main_6
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3241929p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q                           macrocell33   1250   1250  3237156  RISE       1
\bleUart1:BUART:rx_status_3\/main_6  macrocell35   3311   4561  3241929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \bleUart1:BUART:rx_state_0\/main_7
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3242002p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q                          macrocell34   1250   1250  3235569  RISE       1
\bleUart1:BUART:rx_state_0\/main_7  macrocell27   3238   4488  3242002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \bleUart1:BUART:rx_status_3\/main_7
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3242002p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q                           macrocell34   1250   1250  3235569  RISE       1
\bleUart1:BUART:rx_status_3\/main_7  macrocell35   3238   4488  3242002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:tx_state_2\/main_0
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3242138p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q       macrocell22   1250   1250  3230559  RISE       1
\bleUart1:BUART:tx_state_2\/main_0  macrocell24   3102   4352  3242138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:tx_state_1\/main_0
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3242147p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q       macrocell22   1250   1250  3230559  RISE       1
\bleUart1:BUART:tx_state_1\/main_0  macrocell22   3093   4343  3242147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:tx_state_0\/main_0
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3242147p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q       macrocell22   1250   1250  3230559  RISE       1
\bleUart1:BUART:tx_state_0\/main_0  macrocell23   3093   4343  3242147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_6
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242225p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3240600  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_6       macrocell44   2325   4265  3242225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \puttyUart1:BUART:rx_state_3\/main_6
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3242225p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3240600  RISE       1
\puttyUart1:BUART:rx_state_3\/main_6         macrocell45   2325   4265  3242225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \puttyUart1:BUART:rx_state_2\/main_6
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242225p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3240600  RISE       1
\puttyUart1:BUART:rx_state_2\/main_6         macrocell46   2325   4265  3242225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_5
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242226p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3240596  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_5       macrocell44   2324   4264  3242226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \puttyUart1:BUART:rx_state_3\/main_5
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3242226p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3240596  RISE       1
\puttyUart1:BUART:rx_state_3\/main_5         macrocell45   2324   4264  3242226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \puttyUart1:BUART:rx_state_2\/main_5
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242226p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3240596  RISE       1
\puttyUart1:BUART:rx_state_2\/main_5         macrocell46   2324   4264  3242226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_0
Path End       : \puttyUart1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \puttyUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242245p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  3242245  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/main_2   macrocell47   2305   4245  3242245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_status_3\/q
Path End       : \puttyUart1:BUART:sRX:RxSts\/status_3
Capture Clock  : \puttyUart1:BUART:sRX:RxSts\/clock
Path slack     : 3242373p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3249500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7127
-------------------------------------   ---- 
End-of-path arrival time (ps)           7127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_status_3\/q       macrocell51    1250   1250  3242373  RISE       1
\puttyUart1:BUART:sRX:RxSts\/status_3  statusicell4   5877   7127  3242373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:txn\/main_1
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3242433p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q  macrocell38   1250   1250  3222380  RISE       1
\puttyUart1:BUART:txn\/main_1    macrocell37   2807   4057  3242433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:tx_state_1\/main_0
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3242433p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q       macrocell38   1250   1250  3222380  RISE       1
\puttyUart1:BUART:tx_state_1\/main_0  macrocell38   2807   4057  3242433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_state_0\/main_5
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3242441p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q       macrocell30   1250   1250  3234928  RISE       1
\bleUart1:BUART:rx_state_0\/main_5  macrocell27   2799   4049  3242441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_load_fifo\/main_4
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242441p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q         macrocell30   1250   1250  3234928  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_4  macrocell28   2799   4049  3242441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_state_3\/main_4
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3242441p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q       macrocell30   1250   1250  3234928  RISE       1
\bleUart1:BUART:rx_state_3\/main_4  macrocell29   2799   4049  3242441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_status_3\/main_5
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3242441p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q        macrocell30   1250   1250  3234928  RISE       1
\bleUart1:BUART:rx_status_3\/main_5  macrocell35   2799   4049  3242441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_5
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242447p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q       macrocell30   1250   1250  3234928  RISE       1
\bleUart1:BUART:rx_state_2\/main_5  macrocell30   2793   4043  3242447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \bleUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242447p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q               macrocell30   1250   1250  3234928  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/main_3  macrocell32   2793   4043  3242447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/clock_0                macrocell32         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:txn\/q
Path End       : \bleUart1:BUART:txn\/main_0
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3242448p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell21         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:txn\/q       macrocell21   1250   1250  3242448  RISE       1
\bleUart1:BUART:txn\/main_0  macrocell21   2792   4042  3242448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell21         0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_2\/q
Path End       : \bleUart1:BUART:tx_state_1\/main_3
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3242449p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_2\/q       macrocell24   1250   1250  3231520  RISE       1
\bleUart1:BUART:tx_state_1\/main_3  macrocell22   2791   4041  3242449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_2\/q
Path End       : \bleUart1:BUART:tx_state_0\/main_4
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3242449p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_2\/q       macrocell24   1250   1250  3231520  RISE       1
\bleUart1:BUART:tx_state_0\/main_4  macrocell23   2791   4041  3242449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_2\/q
Path End       : \bleUart1:BUART:tx_state_2\/main_3
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3242456p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_2\/q       macrocell24   1250   1250  3231520  RISE       1
\bleUart1:BUART:tx_state_2\/main_3  macrocell24   2784   4034  3242456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:tx_state_2\/main_1
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3242461p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q       macrocell23   1250   1250  3230344  RISE       1
\bleUart1:BUART:tx_state_2\/main_1  macrocell24   2779   4029  3242461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:tx_state_1\/main_1
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3242475p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q       macrocell23   1250   1250  3230344  RISE       1
\bleUart1:BUART:tx_state_1\/main_1  macrocell22   2765   4015  3242475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:tx_state_0\/main_1
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3242475p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q       macrocell23   1250   1250  3230344  RISE       1
\bleUart1:BUART:tx_state_0\/main_1  macrocell23   2765   4015  3242475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_1
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3242570p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3920
-------------------------------------   ---- 
End-of-path arrival time (ps)           3920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q       macrocell43   1250   1250  3233764  RISE       1
\puttyUart1:BUART:rx_state_0\/main_1  macrocell43   2670   3920  3242570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_1
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3242570p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3920
-------------------------------------   ---- 
End-of-path arrival time (ps)           3920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q        macrocell43   1250   1250  3233764  RISE       1
\puttyUart1:BUART:rx_status_3\/main_1  macrocell51   2670   3920  3242570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_0
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242597p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  3232137  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_0  macrocell44   2643   3893  3242597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_state_3\/main_0
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3242597p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  3232137  RISE       1
\puttyUart1:BUART:rx_state_3\/main_0    macrocell45   2643   3893  3242597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_0
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242597p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  3232137  RISE       1
\puttyUart1:BUART:rx_state_2\/main_0    macrocell46   2643   3893  3242597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \puttyUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242597p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q        macrocell42   1250   1250  3232137  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/main_0  macrocell48   2643   3893  3242597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/clock_0              macrocell48         0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_2
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242597p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q   macrocell47   1250   1250  3238466  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_2  macrocell44   2643   3893  3242597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:rx_state_3\/main_2
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3242597p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  3238466  RISE       1
\puttyUart1:BUART:rx_state_3\/main_2   macrocell45   2643   3893  3242597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_2
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242597p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  3238466  RISE       1
\puttyUart1:BUART:rx_state_2\/main_2   macrocell46   2643   3893  3242597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_bitclk\/q
Path End       : \bleUart1:BUART:txn\/main_6
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3242615p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_bitclk\/q  macrocell25   1250   1250  3240302  RISE       1
\bleUart1:BUART:txn\/main_6   macrocell21   2625   3875  3242615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell21         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \bleUart1:BUART:txn\/main_5
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3242620p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3241517  RISE       1
\bleUart1:BUART:txn\/main_5                      macrocell21     3680   3870  3242620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell21         0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_4
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242622p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q         macrocell46   1250   1250  3232337  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_4  macrocell44   2618   3868  3242622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_state_3\/main_4
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3242622p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q       macrocell46   1250   1250  3232337  RISE       1
\puttyUart1:BUART:rx_state_3\/main_4  macrocell45   2618   3868  3242622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_4
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242622p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q       macrocell46   1250   1250  3232337  RISE       1
\puttyUart1:BUART:rx_state_2\/main_4  macrocell46   2618   3868  3242622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \puttyUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242622p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q               macrocell46   1250   1250  3232337  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/main_3  macrocell48   2618   3868  3242622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/clock_0              macrocell48         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_1/main_3
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3242698p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q       macrocell33   1250   1250  3237156  RISE       1
MODIN3_1/main_3  macrocell33   2542   3792  3242698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_load_fifo\/q
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3242747p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_load_fifo\/q            macrocell28     1250   1250  3239669  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2873   4123  3242747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_0/main_3
Capture Clock  : MODIN3_0/clock_0
Path slack     : 3242921p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q       macrocell34   1250   1250  3235569  RISE       1
MODIN3_0/main_3  macrocell34   2319   3569  3242921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell34         0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_1\/q
Path End       : \puttyUart1:BUART:pollcount_1\/main_2
Capture Clock  : \puttyUart1:BUART:pollcount_1\/clock_0
Path slack     : 3242928p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_1\/q       macrocell49   1250   1250  3236741  RISE       1
\puttyUart1:BUART:pollcount_1\/main_2  macrocell49   2312   3562  3242928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_last\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_6
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242936p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_last\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_last\/q          macrocell36   1250   1250  3242936  RISE       1
\bleUart1:BUART:rx_state_2\/main_6  macrocell30   2304   3554  3242936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_3
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242945p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q         macrocell45   1250   1250  3232512  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_3  macrocell44   2295   3545  3242945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_state_3\/main_3
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3242945p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q       macrocell45   1250   1250  3232512  RISE       1
\puttyUart1:BUART:rx_state_3\/main_3  macrocell45   2295   3545  3242945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_3
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242945p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q       macrocell45   1250   1250  3232512  RISE       1
\puttyUart1:BUART:rx_state_2\/main_3  macrocell46   2295   3545  3242945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \puttyUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242945p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q               macrocell45   1250   1250  3232512  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/main_2  macrocell48   2295   3545  3242945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/clock_0              macrocell48         0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:txn\/q
Path End       : \puttyUart1:BUART:txn\/main_0
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3242990p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:txn\/q       macrocell37   1250   1250  3242990  RISE       1
\puttyUart1:BUART:txn\/main_0  macrocell37   2250   3500  3242990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \puttyUart1:BUART:txn\/main_5
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3243399p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3091
-------------------------------------   ---- 
End-of-path arrival time (ps)           3091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3243399  RISE       1
\puttyUart1:BUART:txn\/main_5                      macrocell37     2901   3091  3243399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \puttyUart1:BUART:tx_state_1\/main_4
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3243399p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3091
-------------------------------------   ---- 
End-of-path arrival time (ps)           3091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3243399  RISE       1
\puttyUart1:BUART:tx_state_1\/main_4               macrocell38     2901   3091  3243399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \puttyUart1:BUART:tx_state_2\/main_4
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3243400p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3090
-------------------------------------   ---- 
End-of-path arrival time (ps)           3090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3243399  RISE       1
\puttyUart1:BUART:tx_state_2\/main_4               macrocell40     2900   3090  3243400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_status_3\/q
Path End       : \bleUart1:BUART:sRX:RxSts\/status_3
Capture Clock  : \bleUart1:BUART:sRX:RxSts\/clock
Path slack     : 3245322p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3249500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_status_3\/q       macrocell35    1250   1250  3245322  RISE       1
\bleUart1:BUART:sRX:RxSts\/status_3  statusicell2   2928   4178  3245322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

