
*** Running vivado
    with args -log blink_W_ce.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blink_W_ce.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source blink_W_ce.tcl -notrace
Command: synth_design -top blink_W_ce -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25924
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1128.680 ; gain = 22.359
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'blink_W_ce' [C:/Users/Payton/Vivado_Projects/Artix_7_MiMas_A7/Clock_Div/Clock_Div.srcs/sources_1/imports/hdl/clk_div_ce.v:24]
	Parameter cbits bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_div_ce' [C:/Users/Payton/Vivado_Projects/Artix_7_MiMas_A7/Clock_Div/Clock_Div.srcs/sources_1/imports/hdl/clk_div_ce.v:73]
	Parameter CLK_DIVIDE bound to: 5'b00100 
	Parameter EXTRA_DIV2 bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Users/Payton/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78184]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (1#1) [C:/Users/Payton/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78184]
WARNING: [Synth 8-7071] port 'Q31' of module 'SRLC32E' is unconnected for instance 'u_srl' [C:/Users/Payton/Vivado_Projects/Artix_7_MiMas_A7/Clock_Div/Clock_Div.srcs/sources_1/imports/hdl/clk_div_ce.v:81]
WARNING: [Synth 8-7071] port 'CE' of module 'SRLC32E' is unconnected for instance 'u_srl' [C:/Users/Payton/Vivado_Projects/Artix_7_MiMas_A7/Clock_Div/Clock_Div.srcs/sources_1/imports/hdl/clk_div_ce.v:81]
WARNING: [Synth 8-7023] instance 'u_srl' of module 'SRLC32E' has 6 connections declared, but only 4 given [C:/Users/Payton/Vivado_Projects/Artix_7_MiMas_A7/Clock_Div/Clock_Div.srcs/sources_1/imports/hdl/clk_div_ce.v:81]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_ce' (2#1) [C:/Users/Payton/Vivado_Projects/Artix_7_MiMas_A7/Clock_Div/Clock_Div.srcs/sources_1/imports/hdl/clk_div_ce.v:73]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/Payton/Vivado_Projects/Artix_7_MiMas_A7/Clock_Div/Clock_Div.srcs/sources_1/imports/hdl/clk_div_ce.v:50]
	Parameter FREQ bound to: 100000000 - type: integer 
	Parameter C_BITS bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/Payton/Vivado_Projects/Artix_7_MiMas_A7/Clock_Div/Clock_Div.srcs/sources_1/imports/hdl/clk_div_ce.v:50]
WARNING: [Synth 8-7071] port 'Val' of module 'counter' is unconnected for instance 'counter' [C:/Users/Payton/Vivado_Projects/Artix_7_MiMas_A7/Clock_Div/Clock_Div.srcs/sources_1/imports/hdl/clk_div_ce.v:30]
WARNING: [Synth 8-7023] instance 'counter' of module 'counter' has 3 connections declared, but only 2 given [C:/Users/Payton/Vivado_Projects/Artix_7_MiMas_A7/Clock_Div/Clock_Div.srcs/sources_1/imports/hdl/clk_div_ce.v:30]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Payton/Vivado_Projects/Artix_7_MiMas_A7/Clock_Div/Clock_Div.srcs/sources_1/imports/hdl/clk_div_ce.v:33]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/Payton/Vivado_Projects/Artix_7_MiMas_A7/Clock_Div/Clock_Div.runs/synth_1/.Xil/Vivado-6340-DESKTOP-0RQFACS/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (4#1) [C:/Users/Payton/Vivado_Projects/Artix_7_MiMas_A7/Clock_Div/Clock_Div.runs/synth_1/.Xil/Vivado-6340-DESKTOP-0RQFACS/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-6090] variable 'LED' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Payton/Vivado_Projects/Artix_7_MiMas_A7/Clock_Div/Clock_Div.srcs/sources_1/imports/hdl/clk_div_ce.v:44]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clk_div_ce'. This will prevent further optimization [C:/Users/Payton/Vivado_Projects/Artix_7_MiMas_A7/Clock_Div/Clock_Div.srcs/sources_1/imports/hdl/clk_div_ce.v:29]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'debugger'. This will prevent further optimization [C:/Users/Payton/Vivado_Projects/Artix_7_MiMas_A7/Clock_Div/Clock_Div.srcs/sources_1/imports/hdl/clk_div_ce.v:33]
INFO: [Synth 8-6155] done synthesizing module 'blink_W_ce' (5#1) [C:/Users/Payton/Vivado_Projects/Artix_7_MiMas_A7/Clock_Div/Clock_Div.srcs/sources_1/imports/hdl/clk_div_ce.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1182.641 ; gain = 76.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1182.641 ; gain = 76.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1182.641 ; gain = 76.320
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1182.641 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Payton/Vivado_Projects/Artix_7_MiMas_A7/Clock_Div/Clock_Div.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'debugger'
Finished Parsing XDC File [c:/Users/Payton/Vivado_Projects/Artix_7_MiMas_A7/Clock_Div/Clock_Div.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'debugger'
Parsing XDC File [C:/Users/Payton/Vivado_Projects/Artix_7_MiMas_A7/Clock_Div/Clock_Div.srcs/constrs_1/imports/MiMas/Mimasa7Mini.xdc]
Finished Parsing XDC File [C:/Users/Payton/Vivado_Projects/Artix_7_MiMas_A7/Clock_Div/Clock_Div.srcs/constrs_1/imports/MiMas/Mimasa7Mini.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Payton/Vivado_Projects/Artix_7_MiMas_A7/Clock_Div/Clock_Div.srcs/constrs_1/imports/MiMas/Mimasa7Mini.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/blink_W_ce_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/blink_W_ce_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1263.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1263.742 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1263.742 ; gain = 157.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1263.742 ; gain = 157.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for debugger. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1263.742 ; gain = 157.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1263.742 ; gain = 157.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1263.742 ; gain = 157.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1274.824 ; gain = 168.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1295.969 ; gain = 189.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1306.227 ; gain = 199.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1306.227 ; gain = 199.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1306.227 ; gain = 199.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1306.227 ; gain = 199.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1306.227 ; gain = 199.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1306.227 ; gain = 199.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1306.227 ; gain = 199.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |ila     |     1|
|2     |BUFG    |     1|
|3     |CARRY4  |    14|
|4     |LUT1    |     3|
|5     |LUT2    |     2|
|6     |LUT3    |     1|
|7     |LUT4    |     5|
|8     |LUT5    |    30|
|9     |LUT6    |     6|
|10    |SRLC32E |     1|
|11    |FDRE    |    55|
|12    |IBUF    |     1|
|13    |OBUF    |     2|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1306.227 ; gain = 199.906
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1306.227 ; gain = 118.805
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1306.227 ; gain = 199.906
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1306.227 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1314.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1314.098 ; gain = 207.777
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/Payton/Vivado_Projects/Artix_7_MiMas_A7/Clock_Div/Clock_Div.runs/synth_1/blink_W_ce.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file blink_W_ce_utilization_synth.rpt -pb blink_W_ce_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  4 12:07:57 2022...
