<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MIPS.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Clock_Control_Block.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Clock_Control_Block.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Clock_Control_Block.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Clock_Control_Block_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Clock_Control_Block_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Clock_Control_Test_Bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Clock_Control_Test_Bench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Clock_Control_Test_Bench_stx_par.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Clock_Control_Test_Bench_stx_translate.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Data_Memory_Block.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Data_Memory_Block.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Data_Memory_Block.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Data_Memory_Test_Bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Data_Memory_Test_Bench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Dependancy_Check_Block.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Dependancy_Check_Block.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Dependancy_Check_Block.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Dependancy_Check_Block_Test_Bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Dependancy_Check_Block_Test_Bench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Dependancy_Check_Block_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Dependancy_Check_Block_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Exicution_Block.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Exicution_Block.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Exicution_Block.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Exicution_Block_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Exicution_Test_Bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Exicution_Test_Bench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Jump_Control_Block.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Jump_Control_Block.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Jump_Control_Block.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Jump_Control_Block_Test_Bench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Jump_Control_Block_Test_Bench_stx_par.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Jump_Control_Block_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MIPS.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MIPS.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MIPS.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MIPS.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MIPS.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MIPS.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MIPS.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MIPS.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MIPS.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MIPS.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="MIPS.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPS.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MIPS.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="MIPS.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MIPS.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MIPS.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="MIPS.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="MIPS.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MIPS.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_TEST_BENCH_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_Test_Bench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MIPS_Test_Bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MIPS_Test_Bench_isim_beh.wdb"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MIPS_Test_Bench_isim_map.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MIPS_Test_Bench_isim_map.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MIPS_Test_Bench_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MIPS_Test_Bench_isim_par.wdb"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MIPS_Test_Bench_isim_translate.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MIPS_Test_Bench_isim_translate.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_Test_Bench_map.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_Test_Bench_par.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_Test_Bench_stx_map.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_Test_Bench_stx_par.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_Test_Bench_stx_translate.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_Test_Bench_translate.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MIPS_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MIPS_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MIPS_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MIPS_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MIPS_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MIPS_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPS_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPS_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MIPS_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="MIPS_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPS_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MIPS_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MIPS_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="MIPS_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPS_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Program_Counter_IM_Block.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Program_Counter_IM_Block.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Program_Counter_IM_Block.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Progrma_Control_IM_Test_Bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Progrma_Control_IM_Test_Bench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_File.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Register_File.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Register_File.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Register_File_Test_Bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_File_Test_Bench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Register_File_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_File_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Write_Back.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Write_Back.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Write_Back.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
      <branch xil_pn:name="PostMapSimulation"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
      <branch xil_pn:name="PostMapSimulation"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mips.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="mips.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="mips.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/map/MIPS_map.nlf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/map/MIPS_map.v"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/map/mips_map.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/MIPS_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/par/MIPS_timesim.v"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/mips_timesim.sdf"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/MIPS_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/MIPS_synthesis.v"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/MIPS_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/translate/MIPS_translate.v"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
      <branch xil_pn:name="PostMapSimulation"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1445318987" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1445318987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446466076" xil_pn:in_ck="4890325204515998722" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1446466075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ClockGeneration.v"/>
      <outfile xil_pn:name="Clock_Control_Block.v"/>
      <outfile xil_pn:name="Clock_Control_Test_Bench.v"/>
      <outfile xil_pn:name="Data_Memory_Block.v"/>
      <outfile xil_pn:name="Data_Memory_Test_Bench.v"/>
      <outfile xil_pn:name="Dependancy_Check_Block.v"/>
      <outfile xil_pn:name="Dependancy_Check_Block_Test_Bench.v"/>
      <outfile xil_pn:name="Exicution_Block.v"/>
      <outfile xil_pn:name="Exicution_Test_Bench.v"/>
      <outfile xil_pn:name="Jump_Control_Block.v"/>
      <outfile xil_pn:name="Jump_Control_Block_Test_Bench.v"/>
      <outfile xil_pn:name="MIPS.v"/>
      <outfile xil_pn:name="MIPS_Test_Bench.v"/>
      <outfile xil_pn:name="Program_Counter_IM_Block.v"/>
      <outfile xil_pn:name="Progrma_Control_IM_Test_Bench.v"/>
      <outfile xil_pn:name="Register_File.v"/>
      <outfile xil_pn:name="Register_File_Test_Bench.v"/>
      <outfile xil_pn:name="Write_Back.v"/>
    </transform>
    <transform xil_pn:end_ts="1445318987" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="9189024815828372622" xil_pn:start_ts="1445318987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445318987" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1887218239649305520" xil_pn:start_ts="1445318987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445421141" xil_pn:in_ck="6797361997106311578" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8588742526620557080" xil_pn:start_ts="1445421140">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Data_Memory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Data_Memory.v"/>
      <outfile xil_pn:name="ipcore_dir/Data_Memory_synth.v"/>
      <outfile xil_pn:name="ipcore_dir/Instruction_Memory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Instruction_Memory.v"/>
      <outfile xil_pn:name="ipcore_dir/Instruction_Memory_synth.v"/>
    </transform>
    <transform xil_pn:end_ts="1446466081" xil_pn:in_ck="4890325204515998722" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1446466080">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ClockGeneration.v"/>
      <outfile xil_pn:name="Clock_Control_Block.v"/>
      <outfile xil_pn:name="Clock_Control_Test_Bench.v"/>
      <outfile xil_pn:name="Data_Memory_Block.v"/>
      <outfile xil_pn:name="Data_Memory_Test_Bench.v"/>
      <outfile xil_pn:name="Dependancy_Check_Block.v"/>
      <outfile xil_pn:name="Dependancy_Check_Block_Test_Bench.v"/>
      <outfile xil_pn:name="Exicution_Block.v"/>
      <outfile xil_pn:name="Exicution_Test_Bench.v"/>
      <outfile xil_pn:name="Jump_Control_Block.v"/>
      <outfile xil_pn:name="Jump_Control_Block_Test_Bench.v"/>
      <outfile xil_pn:name="MIPS.v"/>
      <outfile xil_pn:name="MIPS_Test_Bench.v"/>
      <outfile xil_pn:name="Program_Counter_IM_Block.v"/>
      <outfile xil_pn:name="Progrma_Control_IM_Test_Bench.v"/>
      <outfile xil_pn:name="Register_File.v"/>
      <outfile xil_pn:name="Register_File_Test_Bench.v"/>
      <outfile xil_pn:name="Write_Back.v"/>
    </transform>
    <transform xil_pn:end_ts="1446466097" xil_pn:in_ck="5050023313065219504" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7777364183619254301" xil_pn:start_ts="1446466081">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPS_Test_Bench_beh.prj"/>
      <outfile xil_pn:name="MIPS_Test_Bench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1446466097" xil_pn:in_ck="-9164989901230350985" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8021318343760406944" xil_pn:start_ts="1446466097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPS_Test_Bench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1446465975" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1446465975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446465975" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7800381979843907470" xil_pn:start_ts="1446465975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446465976" xil_pn:in_ck="6797361997106311578" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8588742526620557080" xil_pn:start_ts="1446465975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Data_Memory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Data_Memory.v"/>
      <outfile xil_pn:name="ipcore_dir/Data_Memory_synth.v"/>
      <outfile xil_pn:name="ipcore_dir/Instruction_Memory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Instruction_Memory.v"/>
      <outfile xil_pn:name="ipcore_dir/Instruction_Memory_synth.v"/>
    </transform>
    <transform xil_pn:end_ts="1446465976" xil_pn:in_ck="5505734574439184536" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1446465976">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446465976" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5762625869467080144" xil_pn:start_ts="1446465976">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446465976" xil_pn:in_ck="5505734574439184536" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1446465976">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446465976" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1705395816505833694" xil_pn:start_ts="1446465976">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446466007" xil_pn:in_ck="-1152099726542655592" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5211286969756251733" xil_pn:start_ts="1446465976">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="MIPS.lso"/>
      <outfile xil_pn:name="MIPS.ngc"/>
      <outfile xil_pn:name="MIPS.ngr"/>
      <outfile xil_pn:name="MIPS.prj"/>
      <outfile xil_pn:name="MIPS.stx"/>
      <outfile xil_pn:name="MIPS.syr"/>
      <outfile xil_pn:name="MIPS.xst"/>
      <outfile xil_pn:name="MIPS_TEST_BENCH_stx_beh.prj"/>
      <outfile xil_pn:name="MIPS_Test_Bench_beh.prj"/>
      <outfile xil_pn:name="MIPS_Test_Bench_map.prj"/>
      <outfile xil_pn:name="MIPS_Test_Bench_par.prj"/>
      <outfile xil_pn:name="MIPS_Test_Bench_stx_map.prj"/>
      <outfile xil_pn:name="MIPS_Test_Bench_stx_par.prj"/>
      <outfile xil_pn:name="MIPS_Test_Bench_stx_translate.prj"/>
      <outfile xil_pn:name="MIPS_Test_Bench_translate.prj"/>
      <outfile xil_pn:name="MIPS_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1446466007" xil_pn:in_ck="4737399131761067233" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027434750683" xil_pn:start_ts="1446466007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446466021" xil_pn:in_ck="-6002503065050060842" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3117662873663173723" xil_pn:start_ts="1446466007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MIPS.bld"/>
      <outfile xil_pn:name="MIPS.ngd"/>
      <outfile xil_pn:name="MIPS_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1446466036" xil_pn:in_ck="694518030399298241" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1446466021">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MIPS.pcf"/>
      <outfile xil_pn:name="MIPS_map.map"/>
      <outfile xil_pn:name="MIPS_map.mrp"/>
      <outfile xil_pn:name="MIPS_map.ncd"/>
      <outfile xil_pn:name="MIPS_map.ngm"/>
      <outfile xil_pn:name="MIPS_map.xrpt"/>
      <outfile xil_pn:name="MIPS_summary.xml"/>
      <outfile xil_pn:name="MIPS_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1446466065" xil_pn:in_ck="-5264521487968700582" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1446466036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MIPS.ncd"/>
      <outfile xil_pn:name="MIPS.pad"/>
      <outfile xil_pn:name="MIPS.par"/>
      <outfile xil_pn:name="MIPS.ptwx"/>
      <outfile xil_pn:name="MIPS.unroutes"/>
      <outfile xil_pn:name="MIPS.xpi"/>
      <outfile xil_pn:name="MIPS_pad.csv"/>
      <outfile xil_pn:name="MIPS_pad.txt"/>
      <outfile xil_pn:name="MIPS_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1446191354" xil_pn:in_ck="3379128310108" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1446191319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPS.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="mips.bgn"/>
      <outfile xil_pn:name="mips.bit"/>
      <outfile xil_pn:name="mips.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1446466153" xil_pn:in_ck="3379128310108" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="-5505370366743085769" xil_pn:start_ts="1446466142">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/MIPS_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/MIPS_timesim.v"/>
      <outfile xil_pn:name="netgen/par/mips_timesim.sdf"/>
    </transform>
    <transform xil_pn:end_ts="1446466153" xil_pn:in_ck="3030200678013484491" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1446466153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Clock_Control_Test_Bench.v"/>
      <outfile xil_pn:name="Data_Memory_Test_Bench.v"/>
      <outfile xil_pn:name="Dependancy_Check_Block_Test_Bench.v"/>
      <outfile xil_pn:name="Exicution_Test_Bench.v"/>
      <outfile xil_pn:name="Jump_Control_Block_Test_Bench.v"/>
      <outfile xil_pn:name="MIPS_Test_Bench.v"/>
      <outfile xil_pn:name="Progrma_Control_IM_Test_Bench.v"/>
      <outfile xil_pn:name="Register_File_Test_Bench.v"/>
      <outfile xil_pn:name="netgen/par/MIPS_timesim.v"/>
      <outfile xil_pn:name="netgen/par/mips_timesim.sdf"/>
    </transform>
    <transform xil_pn:end_ts="1446466171" xil_pn:in_ck="8072119987731846030" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="-8142275262895939715" xil_pn:start_ts="1446466153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPS_Test_Bench_isim_par.exe"/>
      <outfile xil_pn:name="MIPS_Test_Bench_par.prj"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1446466172" xil_pn:in_ck="7457040152114777978" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="-6975735389229004909" xil_pn:start_ts="1446466171">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPS_Test_Bench_isim_par.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1446466065" xil_pn:in_ck="6418158219350524349" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1446466059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MIPS.twr"/>
      <outfile xil_pn:name="MIPS.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1446457953" xil_pn:in_ck="4007381311601563897" xil_pn:name="TRAN_postMapSimModel" xil_pn:prop_ck="6487462987477838365" xil_pn:start_ts="1446457943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/map/MIPS_map.nlf"/>
      <outfile xil_pn:name="netgen/map/MIPS_map.v"/>
      <outfile xil_pn:name="netgen/map/mips_map.sdf"/>
    </transform>
    <transform xil_pn:end_ts="1446457953" xil_pn:in_ck="6082835383608490285" xil_pn:name="TRAN_copyPost-MapAbstractToPreSimulation" xil_pn:start_ts="1446457953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Clock_Control_Test_Bench.v"/>
      <outfile xil_pn:name="Data_Memory_Test_Bench.v"/>
      <outfile xil_pn:name="Dependancy_Check_Block_Test_Bench.v"/>
      <outfile xil_pn:name="Exicution_Test_Bench.v"/>
      <outfile xil_pn:name="Jump_Control_Block_Test_Bench.v"/>
      <outfile xil_pn:name="MIPS_Test_Bench.v"/>
      <outfile xil_pn:name="Progrma_Control_IM_Test_Bench.v"/>
      <outfile xil_pn:name="Register_File_Test_Bench.v"/>
      <outfile xil_pn:name="netgen/map/MIPS_map.v"/>
      <outfile xil_pn:name="netgen/map/mips_map.sdf"/>
    </transform>
    <transform xil_pn:end_ts="1446457964" xil_pn:in_ck="5113531916397035311" xil_pn:name="TRAN_ISimulatePostMapModelRunFuse" xil_pn:prop_ck="-8142275262895939715" xil_pn:start_ts="1446457953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPS_Test_Bench_isim_map.exe"/>
      <outfile xil_pn:name="MIPS_Test_Bench_map.prj"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1446457964" xil_pn:in_ck="7457040148238002229" xil_pn:name="TRAN_ISimulatePostMapModel" xil_pn:prop_ck="2097345987672549027" xil_pn:start_ts="1446457964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPS_Test_Bench_isim_map.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1446457900" xil_pn:in_ck="3379128310240" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="-2487657103230734329" xil_pn:start_ts="1446457896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/translate/MIPS_translate.nlf"/>
      <outfile xil_pn:name="netgen/translate/MIPS_translate.v"/>
    </transform>
    <transform xil_pn:end_ts="1446457900" xil_pn:in_ck="-6471786139717300401" xil_pn:name="TRAN_copyPost-TranslateAbstractToPreSimulation" xil_pn:start_ts="1446457900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Clock_Control_Test_Bench.v"/>
      <outfile xil_pn:name="Data_Memory_Test_Bench.v"/>
      <outfile xil_pn:name="Dependancy_Check_Block_Test_Bench.v"/>
      <outfile xil_pn:name="Exicution_Test_Bench.v"/>
      <outfile xil_pn:name="Jump_Control_Block_Test_Bench.v"/>
      <outfile xil_pn:name="MIPS_Test_Bench.v"/>
      <outfile xil_pn:name="Progrma_Control_IM_Test_Bench.v"/>
      <outfile xil_pn:name="Register_File_Test_Bench.v"/>
      <outfile xil_pn:name="netgen/translate/MIPS_translate.v"/>
    </transform>
    <transform xil_pn:end_ts="1446457912" xil_pn:in_ck="-6471786139717300401" xil_pn:name="TRAN_ISimulatePostTranslateModelRunFuse" xil_pn:prop_ck="-8142275262895939715" xil_pn:start_ts="1446457900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPS_Test_Bench_isim_translate.exe"/>
      <outfile xil_pn:name="MIPS_Test_Bench_translate.prj"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1446457912" xil_pn:in_ck="-9198610899413866843" xil_pn:name="TRAN_ISimulatePostTranslateModel" xil_pn:prop_ck="-7741343662390230061" xil_pn:start_ts="1446457912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPS_Test_Bench_isim_translate.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1446457878" xil_pn:in_ck="-6235724809739387467" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-4746953427213389555" xil_pn:start_ts="1446457874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/MIPS_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/MIPS_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
