{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582820543613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582820543616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 11:22:23 2020 " "Processing started: Thu Feb 27 11:22:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582820543616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582820543616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DFT_Network -c DFT_Network " "Command: quartus_map --read_settings_files=on --write_settings_files=off DFT_Network -c DFT_Network" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582820543616 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582820543833 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582820543833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterfly_sum_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file butterfly_sum_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly_sum_tb " "Found entity 1: butterfly_sum_tb" {  } { { "butterfly_sum_tb.sv" "" { Text "/home/flop/Code/FPGA/DFT_Network/butterfly_sum_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582820553678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582820553678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterfly_sum.sv 1 1 " "Found 1 design units, including 1 entities, in source file butterfly_sum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly_sum " "Found entity 1: butterfly_sum" {  } { { "butterfly_sum.sv" "" { Text "/home/flop/Code/FPGA/DFT_Network/butterfly_sum.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582820553679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582820553679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DFT_Network.v 1 1 " "Found 1 design units, including 1 entities, in source file DFT_Network.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFT_Network " "Found entity 1: DFT_Network" {  } { { "DFT_Network.v" "" { Text "/home/flop/Code/FPGA/DFT_Network/DFT_Network.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582820553680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582820553680 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "dft_block.v(18) " "Verilog HDL error at dft_block.v(18): this block requires a name" {  } { { "dft_block.v" "" { Text "/home/flop/Code/FPGA/DFT_Network/dft_block.v" 18 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1582820553682 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dft_block.v(23) " "Verilog HDL information at dft_block.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "dft_block.v" "" { Text "/home/flop/Code/FPGA/DFT_Network/dft_block.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1582820553682 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "dft_block dft_block.v(1) " "Ignored design unit \"dft_block\" at dft_block.v(1) due to previous errors" {  } { { "dft_block.v" "" { Text "/home/flop/Code/FPGA/DFT_Network/dft_block.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1582820553682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dft_block.v 0 0 " "Found 0 design units, including 0 entities, in source file dft_block.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582820553682 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "843 " "Peak virtual memory: 843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582820553728 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 27 11:22:33 2020 " "Processing ended: Thu Feb 27 11:22:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582820553728 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582820553728 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582820553728 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582820553728 ""}
