my_div_u.vhd,vhdl,xil_defaultlib,../../../../loongson.gen/sources_1/ip/my_div_u/sim/my_div_u.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
