# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Senior_Design_Built_In_FIFO.srcs/sources_1/ip/bram_fifo_1/sim/bram_fifo.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
