Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Tue Feb 18 11:45:34 2025


Cell Usage:
GTP_DFF_R                    24 uses
GTP_DFF_RE                    7 uses
GTP_DFF_SE                    1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      1 use
GTP_LUT5                      2 uses
GTP_LUT6                      4 uses
GTP_LUT6CARRY                23 uses

I/O ports: 10
GTP_INBUF                   2 uses
GTP_OUTBUF                  8 uses

Mapping Summary:
Total LUTs: 30 of 66600 (0.05%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 30
Total Registers: 32 of 133200 (0.02%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 10 of 300 (3.33%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 1                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 1                 0
--------------------------------------------------------------
  The maximum fanout: 24
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 24
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 8
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file led_test_controlsets.txt.


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GCLK_INBUF_SYN     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | MRCKB     | PCIEGEN3     | PPLL     | RCKB     | RESCAL     | SCANCHAIN     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| led_test             | 30      | 32     | 0                   | 0       | 0       | 0       | 0          | 1       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 10     | 0         | 0          | 23            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                         Clock   Non-clock          
 Clock                    Period       Waveform            Type          Loads       Loads  Sources 
----------------------------------------------------------------------------------------------------
 led_test|clk             1000.0000    {0.0000 500.0000}   Declared         32           0  {clk}   
====================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               led_test|clk                              
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 led_test|clk                1.0000 MHz    446.0303 MHz      1000.0000         2.2420        997.758
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_test|clk           led_test|clk               997.758       0.000              0             64
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_test|clk           led_test|clk                 0.671       0.000              0             64
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_test|clk                                      499.800       0.000              0             32
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : led_light_cnt[6]/CLK (GTP_DFF_R)
Endpoint    : led_light_cnt[0]/R (GTP_DFF_R)
Path Group  : led_test|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=32)       2.420       3.380         nt_clk           
                                                                           r       led_light_cnt[6]/CLK (GTP_DFF_R)

                                   tco                   0.203       3.583 r       led_light_cnt[6]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.437       4.020         led_light_cnt[6] 
                                                                                   N27_14/I0 (GTP_LUT6)
                                   td                    0.151       4.171 r       N27_14/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       4.608         _N60             
                                                                                   N30/I2 (GTP_LUT5)
                                   td                    0.201       4.809 r       N30/Z (GTP_LUT5) 
                                   net (fanout=24)       0.519       5.328         N30              
                                                                           r       led_light_cnt[0]/R (GTP_DFF_R)

 Data arrival time                                                   5.328         Logic Levels: 2  
                                                                                   Logic: 0.555ns(28.491%), Route: 1.393ns(71.509%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=32)       2.420    1003.380         nt_clk           
                                                                           r       led_light_cnt[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.244    1003.086                          

 Data required time                                               1003.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.086                          
 Data arrival time                                                   5.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.758                          
====================================================================================================

====================================================================================================

Startpoint  : led_light_cnt[6]/CLK (GTP_DFF_R)
Endpoint    : led_light_cnt[1]/R (GTP_DFF_R)
Path Group  : led_test|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=32)       2.420       3.380         nt_clk           
                                                                           r       led_light_cnt[6]/CLK (GTP_DFF_R)

                                   tco                   0.203       3.583 r       led_light_cnt[6]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.437       4.020         led_light_cnt[6] 
                                                                                   N27_14/I0 (GTP_LUT6)
                                   td                    0.151       4.171 r       N27_14/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       4.608         _N60             
                                                                                   N30/I2 (GTP_LUT5)
                                   td                    0.201       4.809 r       N30/Z (GTP_LUT5) 
                                   net (fanout=24)       0.519       5.328         N30              
                                                                           r       led_light_cnt[1]/R (GTP_DFF_R)

 Data arrival time                                                   5.328         Logic Levels: 2  
                                                                                   Logic: 0.555ns(28.491%), Route: 1.393ns(71.509%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=32)       2.420    1003.380         nt_clk           
                                                                           r       led_light_cnt[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.244    1003.086                          

 Data required time                                               1003.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.086                          
 Data arrival time                                                   5.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.758                          
====================================================================================================

====================================================================================================

Startpoint  : led_light_cnt[6]/CLK (GTP_DFF_R)
Endpoint    : led_light_cnt[2]/R (GTP_DFF_R)
Path Group  : led_test|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=32)       2.420       3.380         nt_clk           
                                                                           r       led_light_cnt[6]/CLK (GTP_DFF_R)

                                   tco                   0.203       3.583 r       led_light_cnt[6]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.437       4.020         led_light_cnt[6] 
                                                                                   N27_14/I0 (GTP_LUT6)
                                   td                    0.151       4.171 r       N27_14/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       4.608         _N60             
                                                                                   N30/I2 (GTP_LUT5)
                                   td                    0.201       4.809 r       N30/Z (GTP_LUT5) 
                                   net (fanout=24)       0.519       5.328         N30              
                                                                           r       led_light_cnt[2]/R (GTP_DFF_R)

 Data arrival time                                                   5.328         Logic Levels: 2  
                                                                                   Logic: 0.555ns(28.491%), Route: 1.393ns(71.509%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=32)       2.420    1003.380         nt_clk           
                                                                           r       led_light_cnt[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.244    1003.086                          

 Data required time                                               1003.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.086                          
 Data arrival time                                                   5.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.758                          
====================================================================================================

====================================================================================================

Startpoint  : led_status[7]/CLK (GTP_DFF_RE)
Endpoint    : led_status[0]/D (GTP_DFF_SE)
Path Group  : led_test|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=32)       2.420       3.380         nt_clk           
                                                                           r       led_status[7]/CLK (GTP_DFF_RE)

                                   tco                   0.185       3.565 f       led_status[7]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.437       4.002         nt_led[7]        
                                                                           f       led_status[0]/D (GTP_DFF_SE)

 Data arrival time                                                   4.002         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=32)       2.420       3.380         nt_clk           
                                                                           r       led_status[0]/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   4.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.671                          
====================================================================================================

====================================================================================================

Startpoint  : led_status[0]/CLK (GTP_DFF_SE)
Endpoint    : led_status[1]/D (GTP_DFF_RE)
Path Group  : led_test|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=32)       2.420       3.380         nt_clk           
                                                                           r       led_status[0]/CLK (GTP_DFF_SE)

                                   tco                   0.185       3.565 f       led_status[0]/Q (GTP_DFF_SE)
                                   net (fanout=2)        0.437       4.002         nt_led[0]        
                                                                           f       led_status[1]/D (GTP_DFF_RE)

 Data arrival time                                                   4.002         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=32)       2.420       3.380         nt_clk           
                                                                           r       led_status[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   4.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.671                          
====================================================================================================

====================================================================================================

Startpoint  : led_status[1]/CLK (GTP_DFF_RE)
Endpoint    : led_status[2]/D (GTP_DFF_RE)
Path Group  : led_test|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=32)       2.420       3.380         nt_clk           
                                                                           r       led_status[1]/CLK (GTP_DFF_RE)

                                   tco                   0.185       3.565 f       led_status[1]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.437       4.002         nt_led[1]        
                                                                           f       led_status[2]/D (GTP_DFF_RE)

 Data arrival time                                                   4.002         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=32)       2.420       3.380         nt_clk           
                                                                           r       led_status[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   4.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.671                          
====================================================================================================

====================================================================================================

Startpoint  : led_status[0]/CLK (GTP_DFF_SE)
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=32)       2.420       3.380         nt_clk           
                                                                           r       led_status[0]/CLK (GTP_DFF_SE)

                                   tco                   0.203       3.583 r       led_status[0]/Q (GTP_DFF_SE)
                                   net (fanout=2)        0.000       3.583         nt_led[0]        
                                                                                   led_obuf[0]/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       led_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         led[0]           
 led[0]                                                                    r       led[0] (port)    

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : led_status[1]/CLK (GTP_DFF_RE)
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=32)       2.420       3.380         nt_clk           
                                                                           r       led_status[1]/CLK (GTP_DFF_RE)

                                   tco                   0.203       3.583 r       led_status[1]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.000       3.583         nt_led[1]        
                                                                                   led_obuf[1]/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       led_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         led[1]           
 led[1]                                                                    r       led[1] (port)    

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : led_status[2]/CLK (GTP_DFF_RE)
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=32)       2.420       3.380         nt_clk           
                                                                           r       led_status[2]/CLK (GTP_DFF_RE)

                                   tco                   0.203       3.583 r       led_status[2]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.000       3.583         nt_led[2]        
                                                                                   led_obuf[2]/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       led_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         led[2]           
 led[2]                                                                    r       led[2] (port)    

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : led_status[0]/S (GTP_DFF_SE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn                                                    0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.000       0.000         rstn             
                                                                                   rstn_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.000       0.861         nt_rstn          
                                                                                   N0_0/I (GTP_INV) 
                                   td                    0.000       0.861 r       N0_0/Z (GTP_INV) 
                                   net (fanout=9)        1.424       2.285         N0_0             
                                                                           r       led_status[0]/S (GTP_DFF_SE)

 Data arrival time                                                   2.285         Logic Levels: 2  
                                                                                   Logic: 0.861ns(37.681%), Route: 1.424ns(62.319%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : led_status[1]/R (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn                                                    0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.000       0.000         rstn             
                                                                                   rstn_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.000       0.861         nt_rstn          
                                                                                   N0_0/I (GTP_INV) 
                                   td                    0.000       0.861 r       N0_0/Z (GTP_INV) 
                                   net (fanout=9)        1.424       2.285         N0_0             
                                                                           r       led_status[1]/R (GTP_DFF_RE)

 Data arrival time                                                   2.285         Logic Levels: 2  
                                                                                   Logic: 0.861ns(37.681%), Route: 1.424ns(62.319%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : led_status[2]/R (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn                                                    0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.000       0.000         rstn             
                                                                                   rstn_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.000       0.861         nt_rstn          
                                                                                   N0_0/I (GTP_INV) 
                                   td                    0.000       0.861 r       N0_0/Z (GTP_INV) 
                                   net (fanout=9)        1.424       2.285         N0_0             
                                                                           r       led_status[2]/R (GTP_DFF_RE)

 Data arrival time                                                   2.285         Logic Levels: 2  
                                                                                   Logic: 0.861ns(37.681%), Route: 1.424ns(62.319%)
====================================================================================================

{led_test|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width                          led_light_cnt[0]/CLK
 499.800     500.000         0.200           Low Pulse Width                           led_light_cnt[0]/CLK
 499.800     500.000         0.200           High Pulse Width                          led_light_cnt[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------+
| Type       | File Name                                                              
+--------------------------------------------------------------------------------------+
| Input      | D:/2L676demo/led_test/led_test/compile/led_test_comp.adf               
|            | D:/2L676demo/led_test/led_test/source/led_test.fdc                     
| Output     | D:/2L676demo/led_test/led_test/synthesize/led_test_syn.adf             
|            | D:/2L676demo/led_test/led_test/synthesize/led_test_syn.vm              
|            | D:/2L676demo/led_test/led_test/synthesize/led_test_controlsets.txt     
|            | D:/2L676demo/led_test/led_test/synthesize/snr.db                       
|            | D:/2L676demo/led_test/led_test/synthesize/led_test.snr                 
+--------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 301 MB
Total CPU time to synthesize completion : 0h:0m:1s
Process Total CPU time to synthesize completion : 0h:0m:1s
Total real time to synthesize completion : 0h:0m:6s
