#define HDMIRX_HD21RX_PHY_PM_BASE 0x2200

#define REG_0000_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0x00)//0x22_00h
    #define REG_0000_P0_HD21RX_PHY_PM_REG_RG_HDMI2P1RX_NODIE_EN_SQH_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0000_P0_HD21RX_PHY_PM_REG_RG_HDMI2P1RX_NODIE_PD_CLKIN_OV Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0000_P0_HD21RX_PHY_PM_REG_RG_HDMI2P1RX_NODIE_PD_RT_OV Fld(4,2,AC_MSKB0)//[5:2]
    #define REG_0000_P0_HD21RX_PHY_PM_REG_RG_HDMI2P1RX_NODIE_TEST_RT_CTRL_OV Fld(4,6,AC_MSKW10)//[9:6]
    #define REG_0000_P0_HD21RX_PHY_PM_REG_RG_HDMI2P1RX_NODIE_TEST_SQH_BYPASS_AC_OV Fld(1,10,AC_MSKB1)//[10:10]
#define REG_0004_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0x02)//0x22_01h
    #define REG_0004_P0_HD21RX_PHY_PM_REG_RG_HDMI2P1RX_NODIE_TEST_SQH_CAL_OV Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0004_P0_HD21RX_PHY_PM_REG_RG_HDMI2P1RX_NODIE_TEST_SQH_DEGLITCH_L0_OV Fld(8,6,AC_MSKW10)//[13:6]
#define REG_0008_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0x04)//0x22_02h
    #define REG_0008_P0_HD21RX_PHY_PM_REG_RG_HDMI2P1RX_NODIE_TEST_SQH_DEGLITCH_L1_OV Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0008_P0_HD21RX_PHY_PM_REG_RG_HDMI2P1RX_NODIE_TEST_SQH_DEGLITCH_L2_OV Fld(8,8,AC_FULLB1)//[15:8]
#define REG_000C_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0x06)//0x22_03h
    #define REG_000C_P0_HD21RX_PHY_PM_REG_RG_HDMI2P1RX_NODIE_TEST_SQH_DEGLITCH_L3_OV Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_000C_P0_HD21RX_PHY_PM_REG_RG_HDMI2P1RX_NODIE_TEST_SQH_VTH_OV Fld(3,8,AC_MSKB1)//[10:8]
#define REG_0080_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0x40)//0x22_20h
    #define REG_0080_P0_HD21RX_PHY_PM_REG_RG_HDMI2P1RX_NODIE_EN_SQH_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0080_P0_HD21RX_PHY_PM_REG_RG_HDMI2P1RX_NODIE_PD_CLKIN_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0080_P0_HD21RX_PHY_PM_REG_RG_HDMI2P1RX_NODIE_PD_RT_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0080_P0_HD21RX_PHY_PM_REG_RG_HDMI2P1RX_NODIE_TEST_RT_CTRL_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0080_P0_HD21RX_PHY_PM_REG_RG_HDMI2P1RX_NODIE_TEST_SQH_BYPASS_AC_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
#define REG_0084_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0x42)//0x22_21h
    #define REG_0084_P0_HD21RX_PHY_PM_REG_RG_HDMI2P1RX_NODIE_TEST_SQH_CAL_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0084_P0_HD21RX_PHY_PM_REG_RG_HDMI2P1RX_NODIE_TEST_SQH_DEGLITCH_L0_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
#define REG_0088_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0x44)//0x22_22h
    #define REG_0088_P0_HD21RX_PHY_PM_REG_RG_HDMI2P1RX_NODIE_TEST_SQH_DEGLITCH_L1_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0088_P0_HD21RX_PHY_PM_REG_RG_HDMI2P1RX_NODIE_TEST_SQH_DEGLITCH_L2_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
#define REG_008C_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0x46)//0x22_23h
    #define REG_008C_P0_HD21RX_PHY_PM_REG_RG_HDMI2P1RX_NODIE_TEST_SQH_DEGLITCH_L3_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_008C_P0_HD21RX_PHY_PM_REG_RG_HDMI2P1RX_NODIE_TEST_SQH_VTH_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_008C_P0_HD21RX_PHY_PM_REG_RGS_HDMI2P1RX_NODIE_RO_SQH_CAL_OUT_L0 Fld(4,11,AC_MSKB1)//[14:11]
#define REG_0090_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0x48)//0x22_24h
    #define REG_0090_P0_HD21RX_PHY_PM_REG_RGS_HDMI2P1RX_NODIE_RO_SQH_CAL_OUT_L1 Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0090_P0_HD21RX_PHY_PM_REG_RGS_HDMI2P1RX_NODIE_RO_SQH_CAL_OUT_L2 Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0090_P0_HD21RX_PHY_PM_REG_RGS_HDMI2P1RX_NODIE_RO_SQH_CAL_OUT_L3 Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0090_P0_HD21RX_PHY_PM_REG_RGS_HDMI2P1RX_NODIE_DATO_SQH_L0 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0090_P0_HD21RX_PHY_PM_REG_RGS_HDMI2P1RX_NODIE_DATO_SQH_L1 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0090_P0_HD21RX_PHY_PM_REG_RGS_HDMI2P1RX_NODIE_DATO_SQH_L2 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0090_P0_HD21RX_PHY_PM_REG_RGS_HDMI2P1RX_NODIE_DATO_SQH_L3 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0100_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0x80)//0x22_40h
    #define REG_0100_P0_HD21RX_PHY_PM_REG_NODIE_BYPASS_SQ_AC_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0100_P0_HD21RX_PHY_PM_REG_NODIE_BYPASS_SQ_AC_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0100_P0_HD21RX_PHY_PM_REG_NODIE_EN_SQH_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0100_P0_HD21RX_PHY_PM_REG_NODIE_EN_SQH_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0100_P0_HD21RX_PHY_PM_REG_NODIE_RT_CTRL_CK_OV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0100_P0_HD21RX_PHY_PM_REG_NODIE_RT_CTRL_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0100_P0_HD21RX_PHY_PM_REG_NODIE_RT_CTRL_CK_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0100_P0_HD21RX_PHY_PM_REG_NODIE_RT_CTRL_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0104_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0x82)//0x22_41h
    #define REG_0104_P0_HD21RX_PHY_PM_REG_NODIE_SQ_CAL_OV_OV Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0104_P0_HD21RX_PHY_PM_REG_NODIE_SQ_CAL_OV_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0104_P0_HD21RX_PHY_PM_REG_NODIE_SQH_VTH_OV Fld(3,12,AC_MSKB1)//[14:12]
    #define REG_0104_P0_HD21RX_PHY_PM_REG_NODIE_SQH_VTH_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0108_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0x84)//0x22_42h
    #define REG_0108_P0_HD21RX_PHY_PM_REG_NODIE_EN_LANE_SWAP_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0108_P0_HD21RX_PHY_PM_REG_NODIE_EN_LANE_SWAP_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0108_P0_HD21RX_PHY_PM_REG_NODIE_EN_HDMI2P1_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0108_P0_HD21RX_PHY_PM_REG_NODIE_EN_HDMI2P1_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0108_P0_HD21RX_PHY_PM_REG_NODIE_PD_CLKIN_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0108_P0_HD21RX_PHY_PM_REG_NODIE_PD_CLKIN_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0108_P0_HD21RX_PHY_PM_REG_NODIE_EN_PAD_SHORT Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0108_P0_HD21RX_PHY_PM_REG_NODIE_PD_RT_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0108_P0_HD21RX_PHY_PM_REG_NODIE_PD_RT_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_010C_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0x86)//0x22_43h
    #define REG_010C_P0_HD21RX_PHY_PM_REG_PM_TESTBUS_SEL Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_010C_P0_HD21RX_PHY_PM_REG_DEBOUNCE_ONE_SHOT_CLR Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_010C_P0_HD21RX_PHY_PM_REG_DEBOUNCE_SEL Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_010C_P0_HD21RX_PHY_PM_REG_DATA_DEBOUNCE_OUT_L Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0110_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0x88)//0x22_44h
    #define REG_0110_P0_HD21RX_PHY_PM_REG_DEBOUNCE_TH_RISE Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0110_P0_HD21RX_PHY_PM_REG_DEBOUNCE_TH_FALL Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0114_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0x8a)//0x22_45h
    #define REG_0114_P0_HD21RX_PHY_PM_REG_NODIE_DATO_SQ Fld(4,0,AC_MSKB0)//[3:0]
#define REG_0118_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0x8c)//0x22_46h
    #define REG_0118_P0_HD21RX_PHY_PM_REG_NODIE_DUMY_RD_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_011C_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0x8e)//0x22_47h
    #define REG_011C_P0_HD21RX_PHY_PM_REG_NODIE_DUMY_RD_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0120_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0x90)//0x22_48h
    #define REG_0120_P0_HD21RX_PHY_PM_REG_NODIE_DUMMY_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0124_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0x92)//0x22_49h
    #define REG_0124_P0_HD21RX_PHY_PM_REG_NODIE_DUMMY_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0128_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0x94)//0x22_4ah
    #define REG_0128_P0_HD21RX_PHY_PM_REG_NODIE_DUMMY_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_012C_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0x96)//0x22_4bh
    #define REG_012C_P0_HD21RX_PHY_PM_REG_NODIE_DUMMY_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0130_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0x98)//0x22_4ch
    #define REG_0130_P0_HD21RX_PHY_PM_REG_NODIE_REG_SQH_DEGLITCH_L0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0130_P0_HD21RX_PHY_PM_REG_NODIE_REG_SQH_DEGLITCH_L1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0134_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0x9a)//0x22_4dh
    #define REG_0134_P0_HD21RX_PHY_PM_REG_NODIE_REG_SQH_DEGLITCH_L2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0134_P0_HD21RX_PHY_PM_REG_NODIE_REG_SQH_DEGLITCH_L3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0138_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0x9c)//0x22_4eh
    #define REG_0138_P0_HD21RX_PHY_PM_REG_DEBOUNCE_LANE_SEL_0 Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0138_P0_HD21RX_PHY_PM_REG_DEBOUNCE_LANE_SEL_1 Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0138_P0_HD21RX_PHY_PM_REG_DEBOUNCE_LANE_SEL_2 Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0138_P0_HD21RX_PHY_PM_REG_DEBOUNCE_LANE_SEL_3 Fld(4,12,AC_MSKB1)//[15:12]
#define REG_013C_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0x9e)//0x22_4fh
    #define REG_013C_P0_HD21RX_PHY_PM_REG_DATA_DEBOUNCE_OUT_L_DETAIL Fld(4,0,AC_MSKB0)//[3:0]
#define REG_0140_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0xa0)//0x22_50h
    #define REG_0140_P0_HD21RX_PHY_PM_REG_DATA_DEBOUNCE_OUT_SEL Fld(1,0,AC_MSKB0)//[0:0]
#define REG_0144_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0xa2)//0x22_51h
    #define REG_0144_P0_HD21RX_PHY_PM_REG_DATA_SQ_IN_FORCE_ENABLE Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0144_P0_HD21RX_PHY_PM_REG_DATA_SQ_IN_FORCE_VALUE Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0144_P0_HD21RX_PHY_PM_REG_DATA_SQ_OUT_FORCE_ENABLE Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0144_P0_HD21RX_PHY_PM_REG_DATA_SQ_OUT_FORCE_VALUE Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0148_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0xa4)//0x22_52h
    #define REG_0148_P0_HD21RX_PHY_PM_REG_HD21_PM_TESTBUS_OUT_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_014C_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0xa6)//0x22_53h
    #define REG_014C_P0_HD21RX_PHY_PM_REG_HD21_PM_TESTBUS_OUT_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0150_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0xa8)//0x22_54h
    #define REG_0150_P0_HD21RX_PHY_PM_REG_RD_NODIE_BYPASS_SQ_AC_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0150_P0_HD21RX_PHY_PM_REG_RD_NODIE_EN_SQH_OV Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0150_P0_HD21RX_PHY_PM_REG_RD_NODIE_RT_CTRL_OV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0150_P0_HD21RX_PHY_PM_REG_RD_NODIE_SQ_CAL_OV_OV Fld(6,8,AC_MSKB1)//[13:8]
#define REG_0154_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0xaa)//0x22_55h
    #define REG_0154_P0_HD21RX_PHY_PM_REG_RD_NODIE_SQH_VTH_OV Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0154_P0_HD21RX_PHY_PM_REG_RD_NODIE_EN_HDMI2P1_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0154_P0_HD21RX_PHY_PM_REG_RD_NODIE_PD_CLKIN_OV Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0154_P0_HD21RX_PHY_PM_REG_RD_NODIE_PD_RT_OV Fld(4,8,AC_MSKB1)//[11:8]
#define REG_0180_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0xc0)//0x22_60h
    #define REG_0180_P0_HD21RX_PHY_PM_REG_SW_FORCE_HDMIRX_PHY_PM_FIQ_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0180_P0_HD21RX_PHY_PM_REG_SW_FORCE_HDMIRX_PHY_PM_FIQ Fld(1,8,AC_MSKB1)//[8:8]
#define REG_0184_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0xc2)//0x22_61h
    #define REG_0184_P0_HD21RX_PHY_PM_REG_HDMIRX_PHY_PM_FIQ_MASK Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0184_P0_HD21RX_PHY_PM_REG_HDMIRX_PHY_PM_FIQ_FORCE Fld(1,8,AC_MSKB1)//[8:8]
#define REG_0188_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0xc4)//0x22_62h
    #define REG_0188_P0_HD21RX_PHY_PM_REG_HDMIRX_PHY_PM_FIQ_CLR Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0188_P0_HD21RX_PHY_PM_REG_HDMIRX_PHY_PM_FIQ_STATUS Fld(1,8,AC_MSKB1)//[8:8]
#define REG_018C_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0xc6)//0x22_63h
    #define REG_018C_P0_HD21RX_PHY_PM_REG_SW_FORCE_HDMIRX_PHY_PM_IRQ_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_018C_P0_HD21RX_PHY_PM_REG_SW_FORCE_HDMIRX_PHY_PM_IRQ Fld(1,8,AC_MSKB1)//[8:8]
#define REG_0190_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0xc8)//0x22_64h
    #define REG_0190_P0_HD21RX_PHY_PM_REG_HDMIRX_PHY_PM_IRQ_MASK Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0190_P0_HD21RX_PHY_PM_REG_HDMIRX_PHY_PM_IRQ_FORCE Fld(1,8,AC_MSKB1)//[8:8]
#define REG_0194_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0xca)//0x22_65h
    #define REG_0194_P0_HD21RX_PHY_PM_REG_HDMIRX_PHY_PM_IRQ_STATUS Fld(1,8,AC_MSKB1)//[8:8]
#define REG_01C0_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0xe0)//0x22_70h
    #define REG_01C0_P0_HD21RX_PHY_PM_REG_DVI_CTRL_SW_RST Fld(1,0,AC_MSKB0)//[0:0]
#define REG_01C4_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0xe2)//0x22_71h
    #define REG_01C4_P0_HD21RX_PHY_PM_REG_DVI_DET_CMP Fld(8,0,AC_FULLB0)//[7:0]
#define REG_01C8_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0xe4)//0x22_72h
    #define REG_01C8_P0_HD21RX_PHY_PM_REG_PM_DVI_5V_DET_POL Fld(1,8,AC_MSKB1)//[8:8]
#define REG_01CC_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0xe6)//0x22_73h
    #define REG_01CC_P0_HD21RX_PHY_PM_REG_CMPVALUE1 Fld(12,0,AC_MSKW10)//[11:0]
#define REG_01D0_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0xe8)//0x22_74h
    #define REG_01D0_P0_HD21RX_PHY_PM_REG_CMPVALUE2 Fld(12,0,AC_MSKW10)//[11:0]
#define REG_01D4_P0_HD21RX_PHY_PM (HDMIRX_HD21RX_PHY_PM_BASE + 0xea)//0x22_75h
    #define REG_01D4_P0_HD21RX_PHY_PM_REG_DVI_K_RPT Fld(16,0,AC_FULLW10)//[15:0]
