// Seed: 2691456524
module module_0 #(
    parameter id_5 = 32'd7
) (
    output supply0 id_0,
    input supply1 id_1,
    output supply0 id_2
    , _id_5,
    output tri0 id_3
);
  wire [id_5 : id_5] id_6;
  logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd59,
    parameter id_3 = 32'd63,
    parameter id_8 = 32'd26,
    parameter id_9 = 32'd40
) (
    input  uwire _id_0,
    input  tri   id_1,
    input  wand  id_2,
    input  wire  _id_3,
    output uwire id_4,
    input  wor   id_5
);
  logic [1 : ""] id_7, _id_8, _id_9 = id_1;
  nor primCall (id_4, id_14, id_13, id_17, id_11, id_1, id_16, id_7, id_26, id_25, id_21, id_23);
  logic [id_3 : -1  -  1] id_10[id_9  ==  1  &&  1 'b0 : (  id_8  )];
  ;
  wire [id_0 : 1] id_11;
  wire  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ;
  assign id_4 = -1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
