{
  "module_name": "sdhci-pci.h",
  "hash_id": "fd0dac3ecbbf5173255e21ad9d03472ce3756c28bb5ad5738d2781a98a775b70",
  "original_prompt": "Ingested from linux-6.6.14/drivers/mmc/host/sdhci-pci.h",
  "human_readable_source": " \n#ifndef __SDHCI_PCI_H\n#define __SDHCI_PCI_H\n\n \n\n#define PCI_DEVICE_ID_O2_SDS0\t\t0x8420\n#define PCI_DEVICE_ID_O2_SDS1\t\t0x8421\n#define PCI_DEVICE_ID_O2_FUJIN2\t\t0x8520\n#define PCI_DEVICE_ID_O2_SEABIRD0\t0x8620\n#define PCI_DEVICE_ID_O2_SEABIRD1\t0x8621\n#define PCI_DEVICE_ID_O2_GG8_9860\t0x9860\n#define PCI_DEVICE_ID_O2_GG8_9861\t0x9861\n#define PCI_DEVICE_ID_O2_GG8_9862\t0x9862\n#define PCI_DEVICE_ID_O2_GG8_9863\t0x9863\n\n#define PCI_DEVICE_ID_INTEL_PCH_SDIO0\t0x8809\n#define PCI_DEVICE_ID_INTEL_PCH_SDIO1\t0x880a\n#define PCI_DEVICE_ID_INTEL_BYT_EMMC\t0x0f14\n#define PCI_DEVICE_ID_INTEL_BYT_SDIO\t0x0f15\n#define PCI_DEVICE_ID_INTEL_BYT_SD\t0x0f16\n#define PCI_DEVICE_ID_INTEL_BYT_EMMC2\t0x0f50\n#define PCI_DEVICE_ID_INTEL_BSW_EMMC\t0x2294\n#define PCI_DEVICE_ID_INTEL_BSW_SDIO\t0x2295\n#define PCI_DEVICE_ID_INTEL_BSW_SD\t0x2296\n#define PCI_DEVICE_ID_INTEL_MRFLD_MMC\t0x1190\n#define PCI_DEVICE_ID_INTEL_CLV_SDIO0\t0x08f9\n#define PCI_DEVICE_ID_INTEL_CLV_SDIO1\t0x08fa\n#define PCI_DEVICE_ID_INTEL_CLV_SDIO2\t0x08fb\n#define PCI_DEVICE_ID_INTEL_CLV_EMMC0\t0x08e5\n#define PCI_DEVICE_ID_INTEL_CLV_EMMC1\t0x08e6\n#define PCI_DEVICE_ID_INTEL_QRK_SD\t0x08A7\n#define PCI_DEVICE_ID_INTEL_SPT_EMMC\t0x9d2b\n#define PCI_DEVICE_ID_INTEL_SPT_SDIO\t0x9d2c\n#define PCI_DEVICE_ID_INTEL_SPT_SD\t0x9d2d\n#define PCI_DEVICE_ID_INTEL_DNV_EMMC\t0x19db\n#define PCI_DEVICE_ID_INTEL_CDF_EMMC\t0x18db\n#define PCI_DEVICE_ID_INTEL_BXT_SD\t0x0aca\n#define PCI_DEVICE_ID_INTEL_BXT_EMMC\t0x0acc\n#define PCI_DEVICE_ID_INTEL_BXT_SDIO\t0x0ad0\n#define PCI_DEVICE_ID_INTEL_BXTM_SD\t0x1aca\n#define PCI_DEVICE_ID_INTEL_BXTM_EMMC\t0x1acc\n#define PCI_DEVICE_ID_INTEL_BXTM_SDIO\t0x1ad0\n#define PCI_DEVICE_ID_INTEL_APL_SD\t0x5aca\n#define PCI_DEVICE_ID_INTEL_APL_EMMC\t0x5acc\n#define PCI_DEVICE_ID_INTEL_APL_SDIO\t0x5ad0\n#define PCI_DEVICE_ID_INTEL_GLK_SD\t0x31ca\n#define PCI_DEVICE_ID_INTEL_GLK_EMMC\t0x31cc\n#define PCI_DEVICE_ID_INTEL_GLK_SDIO\t0x31d0\n#define PCI_DEVICE_ID_INTEL_CNP_EMMC\t0x9dc4\n#define PCI_DEVICE_ID_INTEL_CNP_SD\t0x9df5\n#define PCI_DEVICE_ID_INTEL_CNPH_SD\t0xa375\n#define PCI_DEVICE_ID_INTEL_ICP_EMMC\t0x34c4\n#define PCI_DEVICE_ID_INTEL_ICP_SD\t0x34f8\n#define PCI_DEVICE_ID_INTEL_EHL_EMMC\t0x4b47\n#define PCI_DEVICE_ID_INTEL_EHL_SD\t0x4b48\n#define PCI_DEVICE_ID_INTEL_CML_EMMC\t0x02c4\n#define PCI_DEVICE_ID_INTEL_CML_SD\t0x02f5\n#define PCI_DEVICE_ID_INTEL_CMLH_SD\t0x06f5\n#define PCI_DEVICE_ID_INTEL_JSL_EMMC\t0x4dc4\n#define PCI_DEVICE_ID_INTEL_JSL_SD\t0x4df8\n#define PCI_DEVICE_ID_INTEL_LKF_EMMC\t0x98c4\n#define PCI_DEVICE_ID_INTEL_LKF_SD\t0x98f8\n#define PCI_DEVICE_ID_INTEL_ADL_EMMC\t0x54c4\n\n#define PCI_DEVICE_ID_SYSKONNECT_8000\t0x8000\n#define PCI_DEVICE_ID_VIA_95D0\t\t0x95d0\n#define PCI_DEVICE_ID_REALTEK_5250\t0x5250\n\n#define PCI_SUBDEVICE_ID_NI_7884\t0x7884\n#define PCI_SUBDEVICE_ID_NI_78E3\t0x78e3\n\n#define PCI_VENDOR_ID_ARASAN\t\t0x16e6\n#define PCI_DEVICE_ID_ARASAN_PHY_EMMC\t0x0670\n\n#define PCI_DEVICE_ID_SYNOPSYS_DWC_MSHC 0xc202\n\n#define PCI_DEVICE_ID_GLI_9755\t\t0x9755\n#define PCI_DEVICE_ID_GLI_9750\t\t0x9750\n#define PCI_DEVICE_ID_GLI_9763E\t\t0xe763\n#define PCI_DEVICE_ID_GLI_9767\t\t0x9767\n\n \n\n#define SYSTEM_SDHCI\t\t\t(PCI_CLASS_SYSTEM_SDHCI << 8)\n#define PCI_CLASS_MASK\t\t\t0xFFFF00\n\n \n\n#define _PCI_VEND(vend) PCI_VENDOR_ID_##vend\n#define _PCI_DEV(vend, dev) PCI_DEVICE_ID_##vend##_##dev\n#define _PCI_SUBDEV(subvend, subdev) PCI_SUBDEVICE_ID_##subvend##_##subdev\n\n#define SDHCI_PCI_DEVICE(vend, dev, cfg) { \\\n\t.vendor = _PCI_VEND(vend), .device = _PCI_DEV(vend, dev), \\\n\t.subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID, \\\n\t.driver_data = (kernel_ulong_t)&(sdhci_##cfg) \\\n}\n\n#define SDHCI_PCI_SUBDEVICE(vend, dev, subvend, subdev, cfg) { \\\n\t.vendor = _PCI_VEND(vend), .device = _PCI_DEV(vend, dev), \\\n\t.subvendor = _PCI_VEND(subvend), \\\n\t.subdevice = _PCI_SUBDEV(subvend, subdev), \\\n\t.driver_data = (kernel_ulong_t)&(sdhci_##cfg) \\\n}\n\n#define SDHCI_PCI_DEVICE_CLASS(vend, cl, cl_msk, cfg) { \\\n\t.vendor = _PCI_VEND(vend), .device = PCI_ANY_ID, \\\n\t.subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID, \\\n\t.class = (cl), .class_mask = (cl_msk), \\\n\t.driver_data = (kernel_ulong_t)&(sdhci_##cfg) \\\n}\n\n \n\n#define PCI_SDHCI_IFPIO\t\t\t0x00\n#define PCI_SDHCI_IFDMA\t\t\t0x01\n#define PCI_SDHCI_IFVENDOR\t\t0x02\n\n#define PCI_SLOT_INFO\t\t\t0x40\t \n#define  PCI_SLOT_INFO_SLOTS(x)\t\t((x >> 4) & 7)\n#define  PCI_SLOT_INFO_FIRST_BAR_MASK\t0x07\n\n#define MAX_SLOTS\t\t\t8\n\nstruct sdhci_pci_chip;\nstruct sdhci_pci_slot;\n\nstruct sdhci_pci_fixes {\n\tunsigned int\t\tquirks;\n\tunsigned int\t\tquirks2;\n\tbool\t\t\tallow_runtime_pm;\n\tbool\t\t\town_cd_for_runtime_pm;\n\n\tint\t\t\t(*probe) (struct sdhci_pci_chip *);\n\n\tint\t\t\t(*probe_slot) (struct sdhci_pci_slot *);\n\tint\t\t\t(*add_host) (struct sdhci_pci_slot *);\n\tvoid\t\t\t(*remove_slot) (struct sdhci_pci_slot *, int);\n\n#ifdef CONFIG_PM_SLEEP\n\tint\t\t\t(*suspend) (struct sdhci_pci_chip *);\n\tint\t\t\t(*resume) (struct sdhci_pci_chip *);\n#endif\n#ifdef CONFIG_PM\n\tint\t\t\t(*runtime_suspend) (struct sdhci_pci_chip *);\n\tint\t\t\t(*runtime_resume) (struct sdhci_pci_chip *);\n#endif\n\n\tconst struct sdhci_ops\t*ops;\n\tsize_t\t\t\tpriv_size;\n};\n\nstruct sdhci_pci_slot {\n\tstruct sdhci_pci_chip\t*chip;\n\tstruct sdhci_host\t*host;\n\n\tint\t\t\tcd_idx;\n\tbool\t\t\tcd_override_level;\n\n\tvoid (*hw_reset)(struct sdhci_host *host);\n\tunsigned long\t\tprivate[] ____cacheline_aligned;\n};\n\nstruct sdhci_pci_chip {\n\tstruct pci_dev\t\t*pdev;\n\n\tunsigned int\t\tquirks;\n\tunsigned int\t\tquirks2;\n\tbool\t\t\tallow_runtime_pm;\n\tbool\t\t\tpm_retune;\n\tbool\t\t\trpm_retune;\n\tconst struct sdhci_pci_fixes *fixes;\n\n\tint\t\t\tnum_slots;\t \n\tstruct sdhci_pci_slot\t*slots[MAX_SLOTS];  \n};\n\nstatic inline void *sdhci_pci_priv(struct sdhci_pci_slot *slot)\n{\n\treturn (void *)slot->private;\n}\n\n#ifdef CONFIG_PM_SLEEP\nint sdhci_pci_resume_host(struct sdhci_pci_chip *chip);\n#endif\nint sdhci_pci_enable_dma(struct sdhci_host *host);\n\nextern const struct sdhci_pci_fixes sdhci_arasan;\nextern const struct sdhci_pci_fixes sdhci_snps;\nextern const struct sdhci_pci_fixes sdhci_o2;\nextern const struct sdhci_pci_fixes sdhci_gl9750;\nextern const struct sdhci_pci_fixes sdhci_gl9755;\nextern const struct sdhci_pci_fixes sdhci_gl9763e;\nextern const struct sdhci_pci_fixes sdhci_gl9767;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}