Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date              : Fri May 18 12:21:41 2018
| Host              : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.081      -88.515                   2363               116947        0.011        0.000                      0               116769       -0.003       -0.009                       3                 56432  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk_pl_0                       {0.000 1.500}        3.000           333.333         
clk_pl_1                       {0.000 1.500}        3.000           333.333         
pl_top_m1/PLL_m1/inst/clk_in1  {0.000 1.500}        3.000           333.333         
  clk_out1_PLL                 {0.000 1.500}        3.000           333.333         
  clk_out2_PLL                 {0.000 1.500}        3.000           333.333         
  clkfbout_PLL                 {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                            -0.081       -0.184                      3                 6642        0.013        0.000                      0                 6642       -0.003       -0.006                       2                  1681  
clk_pl_1                             0.099        0.000                      0                 1972        0.020        0.000                      0                 1972       -0.003       -0.003                       1                   985  
pl_top_m1/PLL_m1/inst/clk_in1                                                                                                                                                    1.050        0.000                       0                     1  
  clk_out1_PLL                       2.271        0.000                      0                    2        0.147        0.000                      0                    2        1.225        0.000                       0                     6  
  clk_out2_PLL                      -0.067      -88.331                   2360               103575        0.011        0.000                      0               103575        0.958        0.000                       0                 53756  
  clkfbout_PLL                                                                                                                                                                   1.710        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_1      clk_pl_0            1.590        0.000                      0                    1        0.197        0.000                      0                    1  
clk_out2_PLL  clk_pl_0            0.731        0.000                      0                  142        0.067        0.000                      0                   53  
clk_pl_1      clk_out1_PLL        1.650        0.000                      0                    1        0.446        0.000                      0                    1  
clk_out2_PLL  clk_out1_PLL        1.740        0.000                      0                    1        0.092        0.000                      0                    1  
clk_pl_0      clk_out2_PLL        0.406        0.000                      0                  268        0.019        0.000                      0                  179  
clk_out1_PLL  clk_out2_PLL        1.456        0.000                      0                    1        0.174        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_PLL       clk_out2_PLL             0.897        0.000                      0                  785        0.100        0.000                      0                  785  
**async_default**  clk_pl_0           clk_out2_PLL             0.054        0.000                      0                 3303        0.034        0.000                      0                 3303  
**async_default**  clk_pl_0           clk_pl_0                 0.807        0.000                      0                  392        0.104        0.000                      0                  392  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            3  Failing Endpoints,  Worst Slack       -0.081ns,  Total Violation       -0.184ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            2  Failing Endpoints,  Worst Slack       -0.003ns,  Total Violation       -0.006ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 1.067ns (37.999%)  route 1.741ns (62.001%))
  Logic Levels:           12  (CARRY8=5 LUT4=1 LUT6=6)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 4.720 - 3.000 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.591ns (routing 0.557ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.500ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.591     1.754    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X54Y110        FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.833 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]/Q
                         net (fo=11, routed)          0.116     1.949    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/out[10]
    SLICE_X53Y110        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     2.098 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/iterate_judge_wait_cnt[3]_i_3/O
                         net (fo=7, routed)           0.051     2.149    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/iterate_judge_wait_cnt_reg[0]
    SLICE_X53Y110        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     2.186 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/information_operation[2]_i_2/O
                         net (fo=90, routed)          0.156     2.342    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/inf_write_read_control_reg[5]
    SLICE_X54Y111        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     2.391 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_bc1__30_carry_i_16/O
                         net (fo=9, routed)           0.150     2.541    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_bc1__30_carry_i_16_n_0
    SLICE_X54Y112        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     2.591 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_bc1__30_carry_i_7/O
                         net (fo=5, routed)           0.156     2.747    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/finish_cnt_threshold_reg[7]_0[0]
    SLICE_X53Y112        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.870 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_bc1__0_carry_i_10/O
                         net (fo=1, routed)           0.022     2.892    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/inf_write_read_control_reg[9][4]
    SLICE_X53Y112        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.051 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry/CO[7]
                         net (fo=1, routed)           0.026     3.077    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry_n_0
    SLICE_X53Y113        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.153 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry__0/O[1]
                         net (fo=4, routed)           0.244     3.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/finish_cnt_threshold_reg[7][1]
    SLICE_X55Y116        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     3.449 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_i_15/O
                         net (fo=1, routed)           0.040     3.489    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_i_15_n_0
    SLICE_X55Y116        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     3.526 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_i_1/O
                         net (fo=2, routed)           0.213     3.739    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/finish_cnt_threshold_reg[7]_3[0]
    SLICE_X54Y115        CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.051     3.790 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry/CO[7]
                         net (fo=1, routed)           0.026     3.816    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_n_0
    SLICE_X54Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.892 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry__0/O[1]
                         net (fo=1, routed)           0.306     4.198    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1[12]
    SLICE_X53Y117        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[6])
                                                      0.129     4.327 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg_i_14/O[6]
                         net (fo=1, routed)           0.235     4.562    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/A[14]
    DSP48E2_X10Y46       DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.590     4.720    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
    DSP48E2_X10Y46       DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.139     4.859    
                         clock uncertainty           -0.114     4.745    
    DSP48E2_X10Y46       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[14])
                                                     -0.264     4.481    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.481    
                         arrival time                          -4.562    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.059ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 1.075ns (38.683%)  route 1.704ns (61.317%))
  Logic Levels:           12  (CARRY8=5 LUT4=1 LUT6=6)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 4.720 - 3.000 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.591ns (routing 0.557ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.500ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.591     1.754    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X54Y110        FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.833 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]/Q
                         net (fo=11, routed)          0.116     1.949    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/out[10]
    SLICE_X53Y110        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     2.098 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/iterate_judge_wait_cnt[3]_i_3/O
                         net (fo=7, routed)           0.051     2.149    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/iterate_judge_wait_cnt_reg[0]
    SLICE_X53Y110        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     2.186 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/information_operation[2]_i_2/O
                         net (fo=90, routed)          0.156     2.342    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/inf_write_read_control_reg[5]
    SLICE_X54Y111        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     2.391 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_bc1__30_carry_i_16/O
                         net (fo=9, routed)           0.150     2.541    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_bc1__30_carry_i_16_n_0
    SLICE_X54Y112        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     2.591 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_bc1__30_carry_i_7/O
                         net (fo=5, routed)           0.156     2.747    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/finish_cnt_threshold_reg[7]_0[0]
    SLICE_X53Y112        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.870 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_bc1__0_carry_i_10/O
                         net (fo=1, routed)           0.022     2.892    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/inf_write_read_control_reg[9][4]
    SLICE_X53Y112        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.051 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry/CO[7]
                         net (fo=1, routed)           0.026     3.077    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry_n_0
    SLICE_X53Y113        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.153 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry__0/O[1]
                         net (fo=4, routed)           0.244     3.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/finish_cnt_threshold_reg[7][1]
    SLICE_X55Y116        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     3.449 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_i_15/O
                         net (fo=1, routed)           0.040     3.489    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_i_15_n_0
    SLICE_X55Y116        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     3.526 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_i_1/O
                         net (fo=2, routed)           0.213     3.739    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/finish_cnt_threshold_reg[7]_3[0]
    SLICE_X54Y115        CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.051     3.790 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry/CO[7]
                         net (fo=1, routed)           0.026     3.816    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_n_0
    SLICE_X54Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.892 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry__0/O[1]
                         net (fo=1, routed)           0.306     4.198    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1[12]
    SLICE_X53Y117        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[7])
                                                      0.137     4.335 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg_i_14/O[7]
                         net (fo=1, routed)           0.198     4.533    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/A[15]
    DSP48E2_X10Y46       DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.590     4.720    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
    DSP48E2_X10Y46       DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.139     4.859    
                         clock uncertainty           -0.114     4.745    
    DSP48E2_X10Y46       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[15])
                                                     -0.271     4.474    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.474    
                         arrival time                          -4.533    
  -------------------------------------------------------------------
                         slack                                 -0.059    

Slack (VIOLATED) :        -0.044ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.102ns (39.884%)  route 1.661ns (60.116%))
  Logic Levels:           12  (CARRY8=5 LUT4=1 LUT6=6)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 4.720 - 3.000 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.591ns (routing 0.557ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.500ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.591     1.754    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X54Y110        FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.833 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]/Q
                         net (fo=11, routed)          0.116     1.949    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/out[10]
    SLICE_X53Y110        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     2.098 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/iterate_judge_wait_cnt[3]_i_3/O
                         net (fo=7, routed)           0.051     2.149    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/iterate_judge_wait_cnt_reg[0]
    SLICE_X53Y110        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     2.186 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/information_operation[2]_i_2/O
                         net (fo=90, routed)          0.156     2.342    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/inf_write_read_control_reg[5]
    SLICE_X54Y111        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     2.391 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_bc1__30_carry_i_16/O
                         net (fo=9, routed)           0.150     2.541    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_bc1__30_carry_i_16_n_0
    SLICE_X54Y112        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     2.591 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_bc1__30_carry_i_7/O
                         net (fo=5, routed)           0.156     2.747    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/finish_cnt_threshold_reg[7]_0[0]
    SLICE_X53Y112        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.870 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_bc1__0_carry_i_10/O
                         net (fo=1, routed)           0.022     2.892    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/inf_write_read_control_reg[9][4]
    SLICE_X53Y112        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.051 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry/CO[7]
                         net (fo=1, routed)           0.026     3.077    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry_n_0
    SLICE_X53Y113        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.153 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry__0/O[1]
                         net (fo=4, routed)           0.244     3.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/finish_cnt_threshold_reg[7][1]
    SLICE_X55Y116        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     3.449 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_i_15/O
                         net (fo=1, routed)           0.040     3.489    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_i_15_n_0
    SLICE_X55Y116        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     3.526 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_i_1/O
                         net (fo=2, routed)           0.213     3.739    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/finish_cnt_threshold_reg[7]_3[0]
    SLICE_X54Y115        CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.051     3.790 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry/CO[7]
                         net (fo=1, routed)           0.026     3.816    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_n_0
    SLICE_X54Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.872 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry__0/O[0]
                         net (fo=1, routed)           0.253     4.125    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1[11]
    SLICE_X53Y117        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     4.309 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg_i_14/O[5]
                         net (fo=1, routed)           0.208     4.517    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/A[13]
    DSP48E2_X10Y46       DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.590     4.720    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
    DSP48E2_X10Y46       DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.139     4.859    
                         clock uncertainty           -0.114     4.745    
    DSP48E2_X10Y46       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[13])
                                                     -0.272     4.473    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.473    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 1.067ns (39.271%)  route 1.650ns (60.729%))
  Logic Levels:           12  (CARRY8=5 LUT4=1 LUT6=6)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 4.720 - 3.000 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.591ns (routing 0.557ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.500ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.591     1.754    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X54Y110        FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.833 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]/Q
                         net (fo=11, routed)          0.116     1.949    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/out[10]
    SLICE_X53Y110        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     2.098 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/iterate_judge_wait_cnt[3]_i_3/O
                         net (fo=7, routed)           0.051     2.149    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/iterate_judge_wait_cnt_reg[0]
    SLICE_X53Y110        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     2.186 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/information_operation[2]_i_2/O
                         net (fo=90, routed)          0.156     2.342    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/inf_write_read_control_reg[5]
    SLICE_X54Y111        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     2.391 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_bc1__30_carry_i_16/O
                         net (fo=9, routed)           0.150     2.541    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_bc1__30_carry_i_16_n_0
    SLICE_X54Y112        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     2.591 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_bc1__30_carry_i_7/O
                         net (fo=5, routed)           0.156     2.747    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/finish_cnt_threshold_reg[7]_0[0]
    SLICE_X53Y112        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.870 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_bc1__0_carry_i_10/O
                         net (fo=1, routed)           0.022     2.892    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/inf_write_read_control_reg[9][4]
    SLICE_X53Y112        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.051 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry/CO[7]
                         net (fo=1, routed)           0.026     3.077    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry_n_0
    SLICE_X53Y113        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.153 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry__0/O[1]
                         net (fo=4, routed)           0.244     3.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/finish_cnt_threshold_reg[7][1]
    SLICE_X55Y116        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     3.449 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_i_15/O
                         net (fo=1, routed)           0.040     3.489    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_i_15_n_0
    SLICE_X55Y116        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     3.526 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_i_1/O
                         net (fo=2, routed)           0.213     3.739    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/finish_cnt_threshold_reg[7]_3[0]
    SLICE_X54Y115        CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.051     3.790 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry/CO[7]
                         net (fo=1, routed)           0.026     3.816    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_n_0
    SLICE_X54Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.872 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry__0/O[0]
                         net (fo=1, routed)           0.253     4.125    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1[11]
    SLICE_X53Y117        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.149     4.274 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg_i_14/O[4]
                         net (fo=1, routed)           0.197     4.471    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/A[12]
    DSP48E2_X10Y46       DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.590     4.720    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
    DSP48E2_X10Y46       DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.139     4.859    
                         clock uncertainty           -0.114     4.745    
    DSP48E2_X10Y46       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[12])
                                                     -0.258     4.487    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.487    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_wr_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.081ns (3.037%)  route 2.586ns (96.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 4.614 - 3.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.507ns (routing 0.557ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.484ns (routing 0.500ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.507     1.670    pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/AXI_CLK
    SLICE_X36Y90         FDRE                                         r  pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_wr_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.751 r  pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_wr_data_reg[25]/Q
                         net (fo=42, routed)          2.586     4.337    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X8Y12         RAMB36E2                                     r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.484     4.614    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y12         RAMB36E2                                     r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.143     4.757    
                         clock uncertainty           -0.114     4.643    
    RAMB36_X8Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[8])
                                                     -0.261     4.382    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.382    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_wr_data_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 0.175ns (6.494%)  route 2.520ns (93.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 4.683 - 3.000 ) 
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.515ns (routing 0.557ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.500ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.515     1.678    pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/AXI_CLK
    SLICE_X37Y91         FDRE                                         r  pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_wr_data_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.754 r  pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_wr_data_reg[42]/Q
                         net (fo=42, routed)          2.374     4.128    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/wfifo_location_cal_m1/buffer_wr_data_reg[63][42]
    SLICE_X66Y196        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     4.227 r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/wfifo_location_cal_m1/kernel_fifo_loop[0].kernel_fifo1_m_i_22/O
                         net (fo=1, routed)           0.146     4.373    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[42]
    RAMB36_X8Y39         RAMB36E2                                     r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.553     4.683    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X8Y39         RAMB36E2                                     r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.090     4.773    
                         clock uncertainty           -0.114     4.659    
    RAMB36_X8Y39         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[10])
                                                     -0.239     4.420    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          4.420    
                         arrival time                          -4.373    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_wr_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.242ns (9.184%)  route 2.393ns (90.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 4.671 - 3.000 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.517ns (routing 0.557ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.500ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.517     1.680    pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/AXI_CLK
    SLICE_X36Y89         FDRE                                         r  pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_wr_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.759 r  pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_wr_data_reg[5]/Q
                         net (fo=42, routed)          1.986     3.745    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/wfifo_location_cal_m1/buffer_wr_data_reg[63][5]
    SLICE_X64Y199        LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     3.908 r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/wfifo_location_cal_m1/kernel_fifo_loop[3].kernel_fifo1_m_i_59/O
                         net (fo=1, routed)           0.407     4.315    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB36_X8Y41         RAMB36E2                                     r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.541     4.671    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X8Y41         RAMB36E2                                     r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.090     4.761    
                         clock uncertainty           -0.114     4.647    
    RAMB36_X8Y41         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[5])
                                                     -0.285     4.362    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          4.362    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_wr_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[17]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.215ns (8.162%)  route 2.419ns (91.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 4.671 - 3.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.512ns (routing 0.557ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.500ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.512     1.675    pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/AXI_CLK
    SLICE_X36Y90         FDRE                                         r  pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_wr_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.754 r  pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_wr_data_reg[17]/Q
                         net (fo=42, routed)          2.045     3.799    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/wfifo_location_cal_m1/buffer_wr_data_reg[63][17]
    SLICE_X65Y198        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     3.935 r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/wfifo_location_cal_m1/kernel_fifo_loop[3].kernel_fifo1_m_i_47/O
                         net (fo=1, routed)           0.374     4.309    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[17]
    RAMB36_X8Y41         RAMB36E2                                     r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.541     4.671    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X8Y41         RAMB36E2                                     r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.090     4.761    
                         clock uncertainty           -0.114     4.647    
    RAMB36_X8Y41         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[17])
                                                     -0.285     4.362    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          4.362    
                         arrival time                          -4.309    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 1.000ns (37.622%)  route 1.658ns (62.378%))
  Logic Levels:           11  (CARRY8=4 LUT4=2 LUT6=5)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 4.720 - 3.000 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.591ns (routing 0.557ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.500ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.591     1.754    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X54Y110        FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.833 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]/Q
                         net (fo=11, routed)          0.116     1.949    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/out[10]
    SLICE_X53Y110        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     2.098 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/iterate_judge_wait_cnt[3]_i_3/O
                         net (fo=7, routed)           0.051     2.149    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/iterate_judge_wait_cnt_reg[0]
    SLICE_X53Y110        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     2.186 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/information_operation[2]_i_2/O
                         net (fo=90, routed)          0.156     2.342    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/inf_write_read_control_reg[5]
    SLICE_X54Y111        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     2.391 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_bc1__30_carry_i_16/O
                         net (fo=9, routed)           0.150     2.541    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_bc1__30_carry_i_16_n_0
    SLICE_X54Y112        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     2.591 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_bc1__30_carry_i_7/O
                         net (fo=5, routed)           0.156     2.747    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/finish_cnt_threshold_reg[7]_0[0]
    SLICE_X53Y112        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.870 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_bc1__0_carry_i_10/O
                         net (fo=1, routed)           0.022     2.892    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/inf_write_read_control_reg[9][4]
    SLICE_X53Y112        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.051 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry/CO[7]
                         net (fo=1, routed)           0.026     3.077    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry_n_0
    SLICE_X53Y113        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.133 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry__0/O[0]
                         net (fo=3, routed)           0.234     3.367    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/qsdpo_int_reg[17][0]
    SLICE_X54Y114        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     3.417 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_bc1__60_carry_i_16/O
                         net (fo=3, routed)           0.095     3.512    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_bc1__60_carry_i_16_n_0
    SLICE_X54Y114        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     3.547 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_bc1__60_carry_i_3/O
                         net (fo=1, routed)           0.112     3.659    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/inf_write_read_control_reg[9]_2[2]
    SLICE_X54Y115        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[6])
                                                      0.096     3.755 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry/O[6]
                         net (fo=1, routed)           0.288     4.043    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1[9]
    SLICE_X53Y117        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.117     4.160 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg_i_14/O[2]
                         net (fo=1, routed)           0.252     4.412    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/A[10]
    DSP48E2_X10Y46       DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.590     4.720    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
    DSP48E2_X10Y46       DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.139     4.859    
                         clock uncertainty           -0.114     4.745    
    DSP48E2_X10Y46       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[10])
                                                     -0.280     4.465    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.465    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_wr_data_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.111ns (4.153%)  route 2.562ns (95.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 4.680 - 3.000 ) 
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.515ns (routing 0.557ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.500ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.515     1.678    pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/AXI_CLK
    SLICE_X37Y91         FDRE                                         r  pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_wr_data_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.754 r  pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_wr_data_reg[42]/Q
                         net (fo=42, routed)          2.471     4.225    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/wfifo_location_cal_m1/buffer_wr_data_reg[63][42]
    SLICE_X66Y201        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     4.260 r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/wfifo_location_cal_m1/kernel_fifo_loop[1].kernel_fifo1_m_i_22/O
                         net (fo=1, routed)           0.091     4.351    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[42]
    RAMB36_X8Y40         RAMB36E2                                     r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.550     4.680    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X8Y40         RAMB36E2                                     r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.090     4.770    
                         clock uncertainty           -0.114     4.656    
    RAMB36_X8Y40         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[10])
                                                     -0.239     4.417    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          4.417    
                         arrival time                          -4.351    
  -------------------------------------------------------------------
                         slack                                  0.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.058ns (42.963%)  route 0.077ns (57.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      1.469ns (routing 0.500ns, distribution 0.969ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.557ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.469     1.599    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y136        FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y136        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.657 r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.077     1.734    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[0]
    SLICE_X59Y137        FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.694     1.857    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y137        FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.198     1.659    
    SLICE_X59Y137        FDPE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.721    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.058ns (40.559%)  route 0.085ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      1.519ns (routing 0.500ns, distribution 1.019ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.557ns, distribution 1.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.519     1.649    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X64Y200        FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y200        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.707 r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.085     1.792    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]
    SLICE_X64Y201        FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.747     1.910    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X64Y201        FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.205     1.705    
    SLICE_X64Y201        FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     1.767    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/wr_addr_temp1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_write/addr_temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.059ns (46.094%)  route 0.069ns (53.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.351ns (routing 0.500ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.557ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.351     1.481    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X38Y71         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/wr_addr_temp1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.540 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/wr_addr_temp1_reg[8]/Q
                         net (fo=3, routed)           0.069     1.609    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_write/wr_addr_temp1_reg[31][5]
    SLICE_X38Y72         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_write/addr_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.543     1.706    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_write/AXI_CLK
    SLICE_X38Y72         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_write/addr_temp_reg[8]/C
                         clock pessimism             -0.187     1.519    
    SLICE_X38Y72         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.581    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_write/addr_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.054ns (42.187%)  route 0.074ns (57.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.911ns (routing 0.306ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.347ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        0.911     1.004    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y139        FDRE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y139        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.044 r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/Q
                         net (fo=3, routed)           0.050     1.094    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][2]
    SLICE_X58Y139        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     1.108 r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[2]_i_1/O
                         net (fo=1, routed)           0.024     1.132    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[2]
    SLICE_X58Y139        FDRE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.043     1.159    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X58Y139        FDRE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
                         clock pessimism             -0.103     1.056    
    SLICE_X58Y139        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     1.102    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.059ns (39.865%)  route 0.089ns (60.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      1.474ns (routing 0.500ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.557ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.474     1.604    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y138        FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y138        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     1.663 r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/Q
                         net (fo=5, routed)           0.089     1.752    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[6]
    SLICE_X58Y137        FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.694     1.857    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y137        FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism             -0.198     1.659    
    SLICE_X58Y137        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.721    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_M_DATA_INST/U[10]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.305ns (64.894%)  route 0.165ns (35.106%))
  Logic Levels:           4  (DSP_A_B_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      1.376ns (routing 0.500ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.557ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.376     1.506    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qdpo_clk
    SLICE_X52Y117        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y117        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.564 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[30]/Q
                         net (fo=2, routed)           0.061     1.625    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1_n_33
    SLICE_X51Y117        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     1.648 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_result_reg_i_7/O
                         net (fo=1, routed)           0.104     1.752    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/B[6]
    DSP48E2_X10Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.079     1.831 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     1.831    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X10Y46       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.030     1.861 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     1.861    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X10Y46       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[10])
                                                      0.115     1.976 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     1.976    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_MULTIPLIER.U<10>
    DSP48E2_X10Y46       DSP_M_DATA                                   r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_M_DATA_INST/U[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.838     2.001    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
    DSP48E2_X10Y46       DSP_M_DATA                                   r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_M_DATA_INST/CLK
                         clock pessimism             -0.139     1.862    
    DSP48E2_X10Y46       DSP_M_DATA (Hold_DSP_M_DATA_DSP48E2_CLK_U[10])
                                                      0.082     1.944    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_M_DATA_INST/U[11]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.305ns (64.894%)  route 0.165ns (35.106%))
  Logic Levels:           4  (DSP_A_B_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      1.376ns (routing 0.500ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.557ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.376     1.506    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qdpo_clk
    SLICE_X52Y117        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y117        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.564 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[30]/Q
                         net (fo=2, routed)           0.061     1.625    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1_n_33
    SLICE_X51Y117        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     1.648 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_result_reg_i_7/O
                         net (fo=1, routed)           0.104     1.752    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/B[6]
    DSP48E2_X10Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.079     1.831 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     1.831    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X10Y46       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.030     1.861 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     1.861    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X10Y46       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[11])
                                                      0.115     1.976 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     1.976    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_MULTIPLIER.U<11>
    DSP48E2_X10Y46       DSP_M_DATA                                   r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_M_DATA_INST/U[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.838     2.001    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
    DSP48E2_X10Y46       DSP_M_DATA                                   r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_M_DATA_INST/CLK
                         clock pessimism             -0.139     1.862    
    DSP48E2_X10Y46       DSP_M_DATA (Hold_DSP_M_DATA_DSP48E2_CLK_U[11])
                                                      0.082     1.944    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_M_DATA_INST/U[12]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.305ns (64.894%)  route 0.165ns (35.106%))
  Logic Levels:           4  (DSP_A_B_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      1.376ns (routing 0.500ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.557ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.376     1.506    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qdpo_clk
    SLICE_X52Y117        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y117        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.564 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[30]/Q
                         net (fo=2, routed)           0.061     1.625    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1_n_33
    SLICE_X51Y117        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     1.648 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_result_reg_i_7/O
                         net (fo=1, routed)           0.104     1.752    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/B[6]
    DSP48E2_X10Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.079     1.831 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     1.831    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X10Y46       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.030     1.861 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     1.861    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X10Y46       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[12])
                                                      0.115     1.976 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     1.976    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_MULTIPLIER.U<12>
    DSP48E2_X10Y46       DSP_M_DATA                                   r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_M_DATA_INST/U[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.838     2.001    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
    DSP48E2_X10Y46       DSP_M_DATA                                   r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_M_DATA_INST/CLK
                         clock pessimism             -0.139     1.862    
    DSP48E2_X10Y46       DSP_M_DATA (Hold_DSP_M_DATA_DSP48E2_CLK_U[12])
                                                      0.082     1.944    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_M_DATA_INST/U[13]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.305ns (64.894%)  route 0.165ns (35.106%))
  Logic Levels:           4  (DSP_A_B_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      1.376ns (routing 0.500ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.557ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.376     1.506    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qdpo_clk
    SLICE_X52Y117        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y117        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.564 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[30]/Q
                         net (fo=2, routed)           0.061     1.625    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1_n_33
    SLICE_X51Y117        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     1.648 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_result_reg_i_7/O
                         net (fo=1, routed)           0.104     1.752    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/B[6]
    DSP48E2_X10Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.079     1.831 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     1.831    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X10Y46       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.030     1.861 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     1.861    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X10Y46       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[13])
                                                      0.115     1.976 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     1.976    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_MULTIPLIER.U<13>
    DSP48E2_X10Y46       DSP_M_DATA                                   r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_M_DATA_INST/U[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.838     2.001    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
    DSP48E2_X10Y46       DSP_M_DATA                                   r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_M_DATA_INST/CLK
                         clock pessimism             -0.139     1.862    
    DSP48E2_X10Y46       DSP_M_DATA (Hold_DSP_M_DATA_DSP48E2_CLK_U[13])
                                                      0.082     1.944    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_M_DATA_INST/U[14]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.305ns (64.894%)  route 0.165ns (35.106%))
  Logic Levels:           4  (DSP_A_B_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      1.376ns (routing 0.500ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.557ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.376     1.506    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qdpo_clk
    SLICE_X52Y117        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y117        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.564 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[30]/Q
                         net (fo=2, routed)           0.061     1.625    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1_n_33
    SLICE_X51Y117        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     1.648 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/operand_result_reg_i_7/O
                         net (fo=1, routed)           0.104     1.752    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/B[6]
    DSP48E2_X10Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.079     1.831 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     1.831    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X10Y46       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.030     1.861 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     1.861    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X10Y46       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[14])
                                                      0.115     1.976 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     1.976    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_MULTIPLIER.U<14>
    DSP48E2_X10Y46       DSP_M_DATA                                   r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_M_DATA_INST/U[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.838     2.001    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
    DSP48E2_X10Y46       DSP_M_DATA                                   r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_M_DATA_INST/CLK
                         clock pessimism             -0.139     1.862    
    DSP48E2_X10Y46       DSP_M_DATA (Hold_DSP_M_DATA_DSP48E2_CLK_U[14])
                                                      0.082     1.944    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.003         3.000       -0.003     PS8_X0Y0      system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK     n/a            3.003         3.000       -0.003     PS8_X0Y0      system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.000       1.645      RAMB36_X7Y24  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.000       1.645      RAMB36_X9Y11  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.000       1.645      RAMB36_X7Y15  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.000       1.645      RAMB36_X8Y11  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.000       1.645      RAMB36_X8Y10  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.000       1.645      RAMB36_X8Y12  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.000       1.645      RAMB36_X8Y14  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.000       1.645      RAMB36_X9Y12  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK     n/a            1.502         1.500       -0.002     PS8_X0Y0      system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3WCLK     n/a            1.502         1.500       -0.002     PS8_X0Y0      system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK     n/a            1.502         1.500       -0.002     PS8_X0Y0      system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Fast    PS8/SAXIGP3WCLK     n/a            1.502         1.500       -0.002     PS8_X0Y0      system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X7Y15  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X5Y16  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[1].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X5Y20  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[1].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X9Y20  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[2].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X6Y13  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[4].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X8Y20  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[6].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK     n/a            1.502         1.500       -0.002     PS8_X0Y0      system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK     n/a            1.502         1.500       -0.002     PS8_X0Y0      system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK     n/a            1.502         1.500       -0.002     PS8_X0Y0      system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/SAXIGP3WCLK     n/a            1.502         1.500       -0.002     PS8_X0Y0      system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB36_X7Y24  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X9Y11  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X8Y10  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X8Y12  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X8Y14  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X8Y14  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.003ns,  Total Violation       -0.003ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WREADY
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_1 rise@3.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.314ns (18.140%)  route 1.417ns (81.860%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 3.960 - 3.000 ) 
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.991ns (routing 0.187ns, distribution 0.804ns)
  Clock Net Delay (Destination): 0.828ns (routing 0.167ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         0.991     1.154    system_wrapper_m1/system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y176        FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y176        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.233 r  system_wrapper_m1/system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=1, routed)           0.102     1.335    system_wrapper_m1/system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/is_write_reg
    SLICE_X36Y176        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     1.481 r  system_wrapper_m1/system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.436     1.917    system_wrapper_m1/system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[1]
    SLICE_X22Y180        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     1.969 f  system_wrapper_m1/system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.045     2.014    system_wrapper_m1/system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc_reg[0]_0
    SLICE_X22Y180        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     2.051 r  system_wrapper_m1/system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.834     2.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/maxigp2_wready
    PS8_X0Y0             PS8                                          r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     3.107    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.132 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         0.828     3.960    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.087     4.047    
                         clock uncertainty           -0.114     3.932    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2WREADY)
                                                     -0.948     2.984    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          2.984    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RDATA[13]
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_1 rise@3.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.079ns (5.463%)  route 1.367ns (94.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 3.960 - 3.000 ) 
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.171ns (routing 0.187ns, distribution 0.984ns)
  Clock Net Delay (Destination): 0.828ns (routing 0.167ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         1.171     1.334    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X21Y180        FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y180        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.413 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           1.367     2.780    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/maxigp2_rdata[13]
    PS8_X0Y0             PS8                                          r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     3.107    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.132 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         0.828     3.960    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.051     4.011    
                         clock uncertainty           -0.114     3.897    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2RDATA[13])
                                                     -0.922     2.975    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          2.975    
                         arrival time                          -2.780    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RID[12]
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_1 rise@3.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.078ns (5.714%)  route 1.287ns (94.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 3.960 - 3.000 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.177ns (routing 0.187ns, distribution 0.990ns)
  Clock Net Delay (Destination): 0.828ns (routing 0.167ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         1.177     1.340    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X20Y187        FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y187        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.418 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[47]/Q
                         net (fo=1, routed)           1.287     2.705    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/maxigp2_rid[12]
    PS8_X0Y0             PS8                                          r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RID[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     3.107    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.132 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         0.828     3.960    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.051     4.011    
                         clock uncertainty           -0.114     3.897    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2RID[12])
                                                     -0.982     2.915    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          2.915    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RDATA[26]
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_1 rise@3.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.080ns (5.525%)  route 1.368ns (94.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 3.960 - 3.000 ) 
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.173ns (routing 0.187ns, distribution 0.986ns)
  Clock Net Delay (Destination): 0.828ns (routing 0.167ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         1.173     1.336    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X22Y180        FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y180        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.416 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           1.368     2.784    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/maxigp2_rdata[26]
    PS8_X0Y0             PS8                                          r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RDATA[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     3.107    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.132 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         0.828     3.960    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.051     4.011    
                         clock uncertainty           -0.114     3.897    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2RDATA[26])
                                                     -0.873     3.024    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          3.024    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RID[0]
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_1 rise@3.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.078ns (5.579%)  route 1.320ns (94.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 3.960 - 3.000 ) 
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.156ns (routing 0.187ns, distribution 0.969ns)
  Clock Net Delay (Destination): 0.828ns (routing 0.167ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         1.156     1.319    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X20Y184        FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y184        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.397 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[35]/Q
                         net (fo=1, routed)           1.320     2.717    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/maxigp2_rid[0]
    PS8_X0Y0             PS8                                          r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     3.107    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.132 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         0.828     3.960    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.051     4.011    
                         clock uncertainty           -0.114     3.897    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2RID[0])
                                                     -0.902     2.995    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          2.995    
                         arrival time                          -2.717    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ARREADY
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_1 rise@3.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.080ns (5.810%)  route 1.297ns (94.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 3.960 - 3.000 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.187ns, distribution 1.005ns)
  Clock Net Delay (Destination): 0.828ns (routing 0.167ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         1.192     1.355    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X16Y182        FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y182        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.435 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/Q
                         net (fo=133, routed)         1.297     2.732    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/maxigp2_arready
    PS8_X0Y0             PS8                                          r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ARREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     3.107    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.132 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         0.828     3.960    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.051     4.011    
                         clock uncertainty           -0.114     3.897    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2ARREADY)
                                                     -0.885     3.012    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -2.732    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2BID[6]
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_1 rise@3.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.077ns (5.500%)  route 1.323ns (94.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 3.960 - 3.000 ) 
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.203ns (routing 0.187ns, distribution 1.016ns)
  Clock Net Delay (Destination): 0.828ns (routing 0.167ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         1.203     1.366    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X16Y180        FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.443 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           1.323     2.766    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/maxigp2_bid[6]
    PS8_X0Y0             PS8                                          r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     3.107    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.132 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         0.828     3.960    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.051     4.011    
                         clock uncertainty           -0.114     3.897    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2BID[6])
                                                     -0.841     3.056    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -2.766    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RDATA[30]
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_1 rise@3.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.081ns (6.348%)  route 1.195ns (93.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 3.960 - 3.000 ) 
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.161ns (routing 0.187ns, distribution 0.974ns)
  Clock Net Delay (Destination): 0.828ns (routing 0.167ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         1.161     1.324    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X18Y184        FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y184        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.405 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           1.195     2.600    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/maxigp2_rdata[30]
    PS8_X0Y0             PS8                                          r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RDATA[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     3.107    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.132 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         0.828     3.960    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.051     4.011    
                         clock uncertainty           -0.114     3.897    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2RDATA[30])
                                                     -0.984     2.913    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          2.913    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_1 rise@3.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.851ns (33.703%)  route 1.674ns (66.297%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 4.135 - 3.000 ) 
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.948ns (routing 0.187ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.167ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         0.948     1.111    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WVALID)
                                                      0.666     1.777 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WVALID
                         net (fo=6, routed)           1.170     2.947    system_wrapper_m1/system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y182        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.095 f  system_wrapper_m1/system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4/O
                         net (fo=1, routed)           0.040     3.135    system_wrapper_m1/system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4_n_0
    SLICE_X11Y182        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     3.172 r  system_wrapper_m1/system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_1/O
                         net (fo=3, routed)           0.464     3.636    system_wrapper_m1/system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/SR[0]
    SLICE_X22Y182        FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     3.107    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.132 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         1.003     4.135    system_wrapper_m1/system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X22Y182        FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
                         clock pessimism              0.051     4.186    
                         clock uncertainty           -0.114     4.072    
    SLICE_X22Y182        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.074     3.998    system_wrapper_m1/system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                          3.998    
                         arrival time                          -3.636    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RDATA[2]
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_1 rise@3.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.080ns (6.354%)  route 1.179ns (93.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 3.960 - 3.000 ) 
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.171ns (routing 0.187ns, distribution 0.984ns)
  Clock Net Delay (Destination): 0.828ns (routing 0.167ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         1.171     1.334    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X21Y180        FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y180        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.414 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           1.179     2.593    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/maxigp2_rdata[2]
    PS8_X0Y0             PS8                                          r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RDATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     3.107    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.132 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         0.828     3.960    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.051     4.011    
                         clock uncertainty           -0.114     3.897    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2RDATA[2])
                                                     -0.930     2.967    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          2.967    
                         arrival time                          -2.593    
  -------------------------------------------------------------------
                         slack                                  0.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            system_wrapper_m1/system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.095ns (50.802%)  route 0.092ns (49.198%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      1.055ns (routing 0.167ns, distribution 0.888ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.187ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         1.055     1.187    system_wrapper_m1/system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X6Y180         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y180         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.246 r  system_wrapper_m1/system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/Q
                         net (fo=8, routed)           0.068     1.314    system_wrapper_m1/system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X8Y180         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     1.350 r  system_wrapper_m1/system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[1]_i_1/O
                         net (fo=1, routed)           0.024     1.374    system_wrapper_m1/system_i/axi_gpio_1/U0/gpio_core_1/D[2]
    SLICE_X8Y180         FDSE                                         r  system_wrapper_m1/system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         1.227     1.390    system_wrapper_m1/system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y180         FDSE                                         r  system_wrapper_m1/system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                         clock pessimism             -0.096     1.294    
    SLICE_X8Y180         FDSE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.354    system_wrapper_m1/system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.082ns (44.565%)  route 0.102ns (55.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      1.032ns (routing 0.167ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.200ns (routing 0.187ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         1.032     1.164    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X15Y186        FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y186        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.223 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/Q
                         net (fo=12, routed)          0.078     1.301    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[0]
    SLICE_X17Y186        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     1.324 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[0]_i_1/O
                         net (fo=1, routed)           0.024     1.348    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_2[0]
    SLICE_X17Y186        FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         1.200     1.363    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X17Y186        FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/C
                         clock pessimism             -0.096     1.267    
    SLICE_X17Y186        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.327    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.080ns (40.000%)  route 0.120ns (60.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.398ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      1.052ns (routing 0.167ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.187ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         1.052     1.184    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X4Y181         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y181         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.242 f  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/Q
                         net (fo=7, routed)           0.085     1.327    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[0]
    SLICE_X5Y181         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.022     1.349 r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_i_1/O
                         net (fo=1, routed)           0.035     1.384    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_i_1_n_0
    SLICE_X5Y181         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         1.235     1.398    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y181         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                         clock pessimism             -0.096     1.302    
    SLICE_X5Y181         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     1.362    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.093ns (46.269%)  route 0.108ns (53.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.398ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      1.052ns (routing 0.167ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.187ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         1.052     1.184    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X4Y181         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y181         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.242 f  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/Q
                         net (fo=7, routed)           0.079     1.321    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[1]
    SLICE_X5Y181         LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.035     1.356 r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.029     1.385    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_i_1_n_0
    SLICE_X5Y181         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         1.235     1.398    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y181         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
                         clock pessimism             -0.096     1.302    
    SLICE_X5Y181         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     1.362    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.053ns (56.989%)  route 0.040ns (43.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.735ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.642ns (routing 0.102ns, distribution 0.540ns)
  Clock Net Delay (Destination): 0.741ns (routing 0.118ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         0.642     0.735    system_wrapper_m1/system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X21Y185        FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y185        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.774 r  system_wrapper_m1/system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/Q
                         net (fo=1, routed)           0.025     0.799    system_wrapper_m1/system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[23]
    SLICE_X21Y185        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.014     0.813 r  system_wrapper_m1/system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_1/O
                         net (fo=1, routed)           0.015     0.828    system_wrapper_m1/system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]
    SLICE_X21Y185        FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         0.741     0.857    system_wrapper_m1/system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X21Y185        FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                         clock pessimism             -0.105     0.752    
    SLICE_X21Y185        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.798    system_wrapper_m1/system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.058ns (34.940%)  route 0.108ns (65.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.368ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      1.039ns (routing 0.167ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.187ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         1.039     1.171    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X14Y180        FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y180        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.229 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.108     1.337    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X16Y182        SRL16E                                       r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         1.205     1.368    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X16Y182        SRL16E                                       r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.096     1.272    
    SLICE_X16Y182        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     1.304    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.080ns (43.478%)  route 0.104ns (56.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      1.039ns (routing 0.167ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.187ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         1.039     1.171    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X14Y185        FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y185        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.229 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]/Q
                         net (fo=7, routed)           0.075     1.304    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[0]
    SLICE_X13Y185        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     1.326 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[0]_i_1__0/O
                         net (fo=1, routed)           0.029     1.355    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][0]
    SLICE_X13Y185        FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         1.193     1.356    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X13Y185        FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
                         clock pessimism             -0.096     1.260    
    SLICE_X13Y185        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     1.320    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.063ns (64.948%)  route 0.034ns (35.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.750ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.657ns (routing 0.102ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.756ns (routing 0.118ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         0.657     0.750    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X13Y181        FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y181        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.789 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[24]/Q
                         net (fo=1, routed)           0.025     0.814    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[24]
    SLICE_X13Y181        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     0.838 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[24]_i_1__0/O
                         net (fo=1, routed)           0.009     0.847    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[24]_i_1__0_n_0
    SLICE_X13Y181        FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         0.756     0.872    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X13Y181        FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]/C
                         clock pessimism             -0.108     0.764    
    SLICE_X13Y181        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.811    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.637ns (routing 0.102ns, distribution 0.535ns)
  Clock Net Delay (Destination): 0.741ns (routing 0.118ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         0.637     0.730    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X22Y188        FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y188        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.769 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.119     0.888    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X25Y188        SRLC32E                                      r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         0.741     0.857    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X25Y188        SRLC32E                                      r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.068     0.789    
    SLICE_X25Y188        SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.062     0.851    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.449%)  route 0.068ns (63.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.760ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      0.667ns (routing 0.102ns, distribution 0.565ns)
  Clock Net Delay (Destination): 0.766ns (routing 0.118ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         0.667     0.760    system_wrapper_m1/system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X4Y180         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y180         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.799 r  system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/Q
                         net (fo=1, routed)           0.068     0.867    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X4Y182         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         0.766     0.882    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X4Y182         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.102     0.780    
    SLICE_X4Y182         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.827    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.003         3.000       -0.003     PS8_X0Y0       system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.000       1.936      SLICE_X22Y183  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.000       1.936      SLICE_X19Y186  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.000       1.936      SLICE_X22Y184  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.000       1.936      SLICE_X22Y185  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.000       1.936      SLICE_X22Y183  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.000       1.936      SLICE_X22Y184  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.000       1.936      SLICE_X22Y184  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.000       1.936      SLICE_X22Y184  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.000       1.936      SLICE_X22Y184  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.502         1.500       -0.002     PS8_X0Y0       system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.502         1.500       -0.002     PS8_X0Y0       system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.532         1.500       0.968      SLICE_X13Y183  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.532         1.500       0.968      SLICE_X13Y183  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.532         1.500       0.968      SLICE_X13Y183  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.532         1.500       0.968      SLICE_X13Y183  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.532         1.500       0.968      SLICE_X13Y183  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][20]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.532         1.500       0.968      SLICE_X13Y183  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][21]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.532         1.500       0.968      SLICE_X13Y183  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][22]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.532         1.500       0.968      SLICE_X13Y183  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][23]_srl4/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.502         1.500       -0.002     PS8_X0Y0       system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.502         1.500       -0.002     PS8_X0Y0       system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         1.500       0.968      SLICE_X19Y186  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         1.500       0.968      SLICE_X22Y185  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         1.500       0.968      SLICE_X22Y185  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         1.500       0.968      SLICE_X22Y185  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         1.500       0.968      SLICE_X22Y185  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         1.500       0.968      SLICE_X22Y185  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         1.500       0.968      SLICE_X22Y185  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         1.500       0.968      SLICE_X19Y186  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pl_top_m1/PLL_m1/inst/clk_in1
  To Clock:  pl_top_m1/PLL_m1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pl_top_m1/PLL_m1/inst/clk_in1
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { pl_top_m1/PLL_m1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.000       1.929      MMCM_X0Y2  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         1.500       1.050      MMCM_X0Y2  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         1.500       1.050      MMCM_X0Y2  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         1.500       1.050      MMCM_X0Y2  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         1.500       1.050      MMCM_X0Y2  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL
  To Clock:  clk_out1_PLL

Setup :            0  Failing Endpoints,  Worst Slack        2.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out1_PLL rise@3.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.079ns (13.884%)  route 0.490ns (86.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 4.525 - 3.000 ) 
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.640ns (routing 0.781ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.715ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.249    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.221 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4, routed)           1.640     1.419    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X57Y134        FDSE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y134        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.498 r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/Q
                         net (fo=1, routed)           0.490     1.988    pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain
    SLICE_X45Y132        FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.099    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.123 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4, routed)           1.402     4.525    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X45Y132        FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
                         clock pessimism             -0.238     4.287    
                         clock uncertainty           -0.053     4.234    
    SLICE_X45Y132        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     4.259    pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg
  -------------------------------------------------------------------
                         required time                          4.259    
                         arrival time                          -1.988    
  -------------------------------------------------------------------
                         slack                                  2.271    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/interrupt_m1/image_finish_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out1_PLL rise@3.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.079ns (14.338%)  route 0.472ns (85.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 4.537 - 3.000 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.781ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.715ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.249    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.221 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4, routed)           1.578     1.357    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X45Y132        FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y132        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.436 r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/Q
                         net (fo=1, routed)           0.472     1.908    pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r
    SLICE_X37Y132        FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.099    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.123 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4, routed)           1.414     4.537    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X37Y132        FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_reg/C
                         clock pessimism             -0.240     4.297    
                         clock uncertainty           -0.053     4.244    
    SLICE_X37Y132        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     4.269    pl_top_m1/interrupt_m1/image_finish_inter_reg
  -------------------------------------------------------------------
                         required time                          4.269    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                  2.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/interrupt_m1/image_finish_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.039ns (15.663%)  route 0.210ns (84.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.804ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Net Delay (Source):      0.872ns (routing 0.427ns, distribution 0.445ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.472ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        0.923     0.923    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.031    -0.108 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.037    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.054 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4, routed)           0.872     0.926    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X45Y132        FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y132        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.965 r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/Q
                         net (fo=1, routed)           0.210     1.175    pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r
    SLICE_X37Y132        FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.036     1.036    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.412    -0.376 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.211    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.192 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4, routed)           0.996     0.804    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X37Y132        FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_reg/C
                         clock pessimism              0.178     0.982    
    SLICE_X37Y132        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.028    pl_top_m1/interrupt_m1/image_finish_inter_reg
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.039ns (14.338%)  route 0.233ns (85.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Net Delay (Source):      0.907ns (routing 0.427ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.472ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        0.923     0.923    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.031    -0.108 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.037    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.054 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4, routed)           0.907     0.961    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X57Y134        FDSE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y134        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.000 r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/Q
                         net (fo=1, routed)           0.233     1.233    pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain
    SLICE_X45Y132        FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.036     1.036    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.412    -0.376 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.211    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.192 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4, routed)           0.985     0.793    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X45Y132        FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
                         clock pessimism              0.177     0.970    
    SLICE_X45Y132        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.016    pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         3.000       1.710      BUFGCE_X0Y62   pl_top_m1/PLL_m1/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         3.000       1.929      MMCM_X0Y2      pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         3.000       2.450      SLICE_X11Y180  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         3.000       2.450      SLICE_X45Y132  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
Min Period        n/a     FDSE/C              n/a            0.550         3.000       2.450      SLICE_X57Y134  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         3.000       2.450      SLICE_X37Y132  pl_top_m1/interrupt_m1/image_finish_inter_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.500       1.225      SLICE_X37Y132  pl_top_m1/interrupt_m1/image_finish_inter_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.500       1.225      SLICE_X45Y132  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.275         1.500       1.225      SLICE_X57Y134  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.500       1.225      SLICE_X37Y132  pl_top_m1/interrupt_m1/image_finish_inter_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.500       1.225      SLICE_X45Y132  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.275         1.500       1.225      SLICE_X57Y134  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.500       1.225      SLICE_X11Y180  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.500       1.225      SLICE_X11Y180  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.275         1.500       1.225      SLICE_X57Y134  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.500       1.225      SLICE_X11Y180  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.500       1.225      SLICE_X11Y180  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.275         1.500       1.225      SLICE_X57Y134  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.500       1.225      SLICE_X37Y132  pl_top_m1/interrupt_m1/image_finish_inter_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.500       1.225      SLICE_X37Y132  pl_top_m1/interrupt_m1/image_finish_inter_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.500       1.225      SLICE_X45Y132  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.500       1.225      SLICE_X45Y132  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL
  To Clock:  clk_out2_PLL

Setup :         2360  Failing Endpoints,  Worst Slack       -0.067ns,  Total Violation      -88.331ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[19]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 2.247ns (78.953%)  route 0.599ns (21.047%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 5.030 - 3.000 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.085ns (routing 0.852ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.779ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.085     1.870    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X51Y69         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.949 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.192     2.141    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X51Y65         LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.070     2.211 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_22/O
                         net (fo=2, routed)           0.407     2.618    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[18]
    DSP48E2_X10Y26       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     2.810 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     2.810    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_PREADD_AB[18])
                                                      0.124     2.934 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/PREADD_AB[18]
                         net (fo=1, routed)           0.000     2.934    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.PREADD_AB<18>
    DSP48E2_X10Y26       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[18]_AD[18])
                                                      0.488     3.422 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_INST/AD[18]
                         net (fo=1, routed)           0.000     3.422    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD.AD<18>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[18]_AD_DATA[18])
                                                      0.050     3.472 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/AD_DATA[18]
                         net (fo=1, routed)           0.000     3.472    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.AD_DATA<18>
    DSP48E2_X10Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[18]_U[19])
                                                      0.612     4.084 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     4.084    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER.U<19>
    DSP48E2_X10Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.047     4.131 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     4.131    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA.U_DATA<19>
    DSP48E2_X10Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.585     4.716 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     4.716    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU.ALU_OUT<19>
    DSP48E2_X10Y26       DSP_OUTPUT                                   r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.902     5.030    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
    DSP48E2_X10Y26       DSP_OUTPUT                                   r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.204     4.826    
                         clock uncertainty           -0.053     4.773    
    DSP48E2_X10Y26       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[19])
                                                     -0.124     4.649    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.649    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[20]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 2.247ns (78.953%)  route 0.599ns (21.047%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 5.030 - 3.000 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.085ns (routing 0.852ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.779ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.085     1.870    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X51Y69         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.949 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.192     2.141    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X51Y65         LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.070     2.211 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_22/O
                         net (fo=2, routed)           0.407     2.618    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[18]
    DSP48E2_X10Y26       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     2.810 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     2.810    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_PREADD_AB[18])
                                                      0.124     2.934 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/PREADD_AB[18]
                         net (fo=1, routed)           0.000     2.934    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.PREADD_AB<18>
    DSP48E2_X10Y26       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[18]_AD[19])
                                                      0.488     3.422 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_INST/AD[19]
                         net (fo=1, routed)           0.000     3.422    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD.AD<19>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[19]_AD_DATA[19])
                                                      0.050     3.472 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/AD_DATA[19]
                         net (fo=1, routed)           0.000     3.472    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.AD_DATA<19>
    DSP48E2_X10Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[19]_U[20])
                                                      0.612     4.084 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000     4.084    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER.U<20>
    DSP48E2_X10Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.047     4.131 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000     4.131    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA.U_DATA<20>
    DSP48E2_X10Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.585     4.716 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     4.716    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU.ALU_OUT<20>
    DSP48E2_X10Y26       DSP_OUTPUT                                   r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.902     5.030    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
    DSP48E2_X10Y26       DSP_OUTPUT                                   r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.204     4.826    
                         clock uncertainty           -0.053     4.773    
    DSP48E2_X10Y26       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[20])
                                                     -0.124     4.649    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.649    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[21]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 2.247ns (78.953%)  route 0.599ns (21.047%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 5.030 - 3.000 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.085ns (routing 0.852ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.779ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.085     1.870    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X51Y69         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.949 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.192     2.141    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X51Y65         LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.070     2.211 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_22/O
                         net (fo=2, routed)           0.407     2.618    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[18]
    DSP48E2_X10Y26       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     2.810 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     2.810    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_PREADD_AB[18])
                                                      0.124     2.934 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/PREADD_AB[18]
                         net (fo=1, routed)           0.000     2.934    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.PREADD_AB<18>
    DSP48E2_X10Y26       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[18]_AD[20])
                                                      0.488     3.422 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_INST/AD[20]
                         net (fo=1, routed)           0.000     3.422    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD.AD<20>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[20]_AD_DATA[20])
                                                      0.050     3.472 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/AD_DATA[20]
                         net (fo=1, routed)           0.000     3.472    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.AD_DATA<20>
    DSP48E2_X10Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[20]_U[21])
                                                      0.612     4.084 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     4.084    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER.U<21>
    DSP48E2_X10Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     4.131 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     4.131    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA.U_DATA<21>
    DSP48E2_X10Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     4.716 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     4.716    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU.ALU_OUT<21>
    DSP48E2_X10Y26       DSP_OUTPUT                                   r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.902     5.030    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
    DSP48E2_X10Y26       DSP_OUTPUT                                   r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.204     4.826    
                         clock uncertainty           -0.053     4.773    
    DSP48E2_X10Y26       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[21])
                                                     -0.124     4.649    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.649    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[22]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 2.247ns (78.953%)  route 0.599ns (21.047%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 5.030 - 3.000 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.085ns (routing 0.852ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.779ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.085     1.870    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X51Y69         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.949 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.192     2.141    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X51Y65         LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.070     2.211 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_22/O
                         net (fo=2, routed)           0.407     2.618    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[18]
    DSP48E2_X10Y26       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     2.810 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     2.810    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_PREADD_AB[18])
                                                      0.124     2.934 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/PREADD_AB[18]
                         net (fo=1, routed)           0.000     2.934    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.PREADD_AB<18>
    DSP48E2_X10Y26       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[18]_AD[21])
                                                      0.488     3.422 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_INST/AD[21]
                         net (fo=1, routed)           0.000     3.422    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD.AD<21>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[21]_AD_DATA[21])
                                                      0.050     3.472 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/AD_DATA[21]
                         net (fo=1, routed)           0.000     3.472    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.AD_DATA<21>
    DSP48E2_X10Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[21]_U[22])
                                                      0.612     4.084 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     4.084    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER.U<22>
    DSP48E2_X10Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.047     4.131 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     4.131    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA.U_DATA<22>
    DSP48E2_X10Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.585     4.716 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     4.716    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU.ALU_OUT<22>
    DSP48E2_X10Y26       DSP_OUTPUT                                   r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.902     5.030    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
    DSP48E2_X10Y26       DSP_OUTPUT                                   r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.204     4.826    
                         clock uncertainty           -0.053     4.773    
    DSP48E2_X10Y26       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[22])
                                                     -0.124     4.649    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.649    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[23]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 2.247ns (78.953%)  route 0.599ns (21.047%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 5.030 - 3.000 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.085ns (routing 0.852ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.779ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.085     1.870    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X51Y69         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.949 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.192     2.141    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X51Y65         LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.070     2.211 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_22/O
                         net (fo=2, routed)           0.407     2.618    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[18]
    DSP48E2_X10Y26       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     2.810 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     2.810    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_PREADD_AB[18])
                                                      0.124     2.934 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/PREADD_AB[18]
                         net (fo=1, routed)           0.000     2.934    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.PREADD_AB<18>
    DSP48E2_X10Y26       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[18]_AD[22])
                                                      0.488     3.422 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, routed)           0.000     3.422    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD.AD<22>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[22]_AD_DATA[22])
                                                      0.050     3.472 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, routed)           0.000     3.472    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.AD_DATA<22>
    DSP48E2_X10Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[22]_U[23])
                                                      0.612     4.084 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     4.084    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER.U<23>
    DSP48E2_X10Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     4.131 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     4.131    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA.U_DATA<23>
    DSP48E2_X10Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.585     4.716 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     4.716    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU.ALU_OUT<23>
    DSP48E2_X10Y26       DSP_OUTPUT                                   r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.902     5.030    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
    DSP48E2_X10Y26       DSP_OUTPUT                                   r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.204     4.826    
                         clock uncertainty           -0.053     4.773    
    DSP48E2_X10Y26       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[23])
                                                     -0.124     4.649    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.649    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[24]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 2.247ns (78.953%)  route 0.599ns (21.047%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 5.030 - 3.000 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.085ns (routing 0.852ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.779ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.085     1.870    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X51Y69         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.949 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.192     2.141    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X51Y65         LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.070     2.211 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_22/O
                         net (fo=2, routed)           0.407     2.618    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[18]
    DSP48E2_X10Y26       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     2.810 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     2.810    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_PREADD_AB[18])
                                                      0.124     2.934 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/PREADD_AB[18]
                         net (fo=1, routed)           0.000     2.934    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.PREADD_AB<18>
    DSP48E2_X10Y26       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[18]_AD[23])
                                                      0.488     3.422 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_INST/AD[23]
                         net (fo=1, routed)           0.000     3.422    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD.AD<23>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[23]_AD_DATA[23])
                                                      0.050     3.472 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/AD_DATA[23]
                         net (fo=1, routed)           0.000     3.472    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.AD_DATA<23>
    DSP48E2_X10Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[23]_U[24])
                                                      0.612     4.084 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER_INST/U[24]
                         net (fo=1, routed)           0.000     4.084    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER.U<24>
    DSP48E2_X10Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[24]_U_DATA[24])
                                                      0.047     4.131 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA_INST/U_DATA[24]
                         net (fo=1, routed)           0.000     4.131    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA.U_DATA<24>
    DSP48E2_X10Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[24]_ALU_OUT[24])
                                                      0.585     4.716 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     4.716    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU.ALU_OUT<24>
    DSP48E2_X10Y26       DSP_OUTPUT                                   r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.902     5.030    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
    DSP48E2_X10Y26       DSP_OUTPUT                                   r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.204     4.826    
                         clock uncertainty           -0.053     4.773    
    DSP48E2_X10Y26       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[24])
                                                     -0.124     4.649    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.649    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[25]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 2.247ns (78.953%)  route 0.599ns (21.047%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 5.030 - 3.000 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.085ns (routing 0.852ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.779ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.085     1.870    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X51Y69         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.949 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.192     2.141    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X51Y65         LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.070     2.211 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_22/O
                         net (fo=2, routed)           0.407     2.618    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[18]
    DSP48E2_X10Y26       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     2.810 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     2.810    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_PREADD_AB[18])
                                                      0.124     2.934 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/PREADD_AB[18]
                         net (fo=1, routed)           0.000     2.934    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.PREADD_AB<18>
    DSP48E2_X10Y26       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[18]_AD[24])
                                                      0.488     3.422 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_INST/AD[24]
                         net (fo=1, routed)           0.000     3.422    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD.AD<24>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[24]_AD_DATA[24])
                                                      0.050     3.472 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/AD_DATA[24]
                         net (fo=1, routed)           0.000     3.472    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.AD_DATA<24>
    DSP48E2_X10Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[24]_U[25])
                                                      0.612     4.084 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     4.084    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER.U<25>
    DSP48E2_X10Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[25]_U_DATA[25])
                                                      0.047     4.131 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     4.131    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA.U_DATA<25>
    DSP48E2_X10Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[25]_ALU_OUT[25])
                                                      0.585     4.716 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     4.716    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU.ALU_OUT<25>
    DSP48E2_X10Y26       DSP_OUTPUT                                   r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.902     5.030    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
    DSP48E2_X10Y26       DSP_OUTPUT                                   r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.204     4.826    
                         clock uncertainty           -0.053     4.773    
    DSP48E2_X10Y26       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[25])
                                                     -0.124     4.649    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.649    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[26]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 2.247ns (78.953%)  route 0.599ns (21.047%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 5.030 - 3.000 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.085ns (routing 0.852ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.779ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.085     1.870    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X51Y69         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.949 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.192     2.141    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X51Y65         LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.070     2.211 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_22/O
                         net (fo=2, routed)           0.407     2.618    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[18]
    DSP48E2_X10Y26       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     2.810 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     2.810    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_PREADD_AB[18])
                                                      0.124     2.934 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/PREADD_AB[18]
                         net (fo=1, routed)           0.000     2.934    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.PREADD_AB<18>
    DSP48E2_X10Y26       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[18]_AD[25])
                                                      0.488     3.422 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_INST/AD[25]
                         net (fo=1, routed)           0.000     3.422    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD.AD<25>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[25]_AD_DATA[25])
                                                      0.050     3.472 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/AD_DATA[25]
                         net (fo=1, routed)           0.000     3.472    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.AD_DATA<25>
    DSP48E2_X10Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[25]_U[26])
                                                      0.612     4.084 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER_INST/U[26]
                         net (fo=1, routed)           0.000     4.084    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER.U<26>
    DSP48E2_X10Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[26]_U_DATA[26])
                                                      0.047     4.131 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA_INST/U_DATA[26]
                         net (fo=1, routed)           0.000     4.131    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA.U_DATA<26>
    DSP48E2_X10Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[26]_ALU_OUT[26])
                                                      0.585     4.716 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU_INST/ALU_OUT[26]
                         net (fo=1, routed)           0.000     4.716    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU.ALU_OUT<26>
    DSP48E2_X10Y26       DSP_OUTPUT                                   r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.902     5.030    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
    DSP48E2_X10Y26       DSP_OUTPUT                                   r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.204     4.826    
                         clock uncertainty           -0.053     4.773    
    DSP48E2_X10Y26       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[26])
                                                     -0.124     4.649    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.649    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[27]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 2.247ns (78.953%)  route 0.599ns (21.047%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 5.030 - 3.000 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.085ns (routing 0.852ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.779ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.085     1.870    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X51Y69         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.949 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.192     2.141    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X51Y65         LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.070     2.211 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_22/O
                         net (fo=2, routed)           0.407     2.618    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[18]
    DSP48E2_X10Y26       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     2.810 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     2.810    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_PREADD_AB[18])
                                                      0.124     2.934 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/PREADD_AB[18]
                         net (fo=1, routed)           0.000     2.934    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.PREADD_AB<18>
    DSP48E2_X10Y26       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[18]_AD[26])
                                                      0.488     3.422 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     3.422    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD.AD<26>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[26]_AD_DATA[26])
                                                      0.050     3.472 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/AD_DATA[26]
                         net (fo=1, routed)           0.000     3.472    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.AD_DATA<26>
    DSP48E2_X10Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[26]_U[27])
                                                      0.612     4.084 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER_INST/U[27]
                         net (fo=1, routed)           0.000     4.084    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER.U<27>
    DSP48E2_X10Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[27]_U_DATA[27])
                                                      0.047     4.131 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA_INST/U_DATA[27]
                         net (fo=1, routed)           0.000     4.131    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA.U_DATA<27>
    DSP48E2_X10Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[27]_ALU_OUT[27])
                                                      0.585     4.716 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU_INST/ALU_OUT[27]
                         net (fo=1, routed)           0.000     4.716    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU.ALU_OUT<27>
    DSP48E2_X10Y26       DSP_OUTPUT                                   r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.902     5.030    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
    DSP48E2_X10Y26       DSP_OUTPUT                                   r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.204     4.826    
                         clock uncertainty           -0.053     4.773    
    DSP48E2_X10Y26       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[27])
                                                     -0.124     4.649    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.649    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[28]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 2.247ns (78.953%)  route 0.599ns (21.047%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 5.030 - 3.000 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.085ns (routing 0.852ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.779ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.085     1.870    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X51Y69         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.949 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.192     2.141    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X51Y65         LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.070     2.211 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_22/O
                         net (fo=2, routed)           0.407     2.618    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[18]
    DSP48E2_X10Y26       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     2.810 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     2.810    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_PREADD_AB[18])
                                                      0.124     2.934 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/PREADD_AB[18]
                         net (fo=1, routed)           0.000     2.934    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.PREADD_AB<18>
    DSP48E2_X10Y26       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[18]_AD[26])
                                                      0.488     3.422 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     3.422    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD.AD<26>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[26]_AD_DATA[26])
                                                      0.050     3.472 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/AD_DATA[26]
                         net (fo=1, routed)           0.000     3.472    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.AD_DATA<26>
    DSP48E2_X10Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[26]_U[28])
                                                      0.612     4.084 f  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, routed)           0.000     4.084    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER.U<28>
    DSP48E2_X10Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[28]_U_DATA[28])
                                                      0.047     4.131 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, routed)           0.000     4.131    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA.U_DATA<28>
    DSP48E2_X10Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[28]_ALU_OUT[28])
                                                      0.585     4.716 r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU_INST/ALU_OUT[28]
                         net (fo=1, routed)           0.000     4.716    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU.ALU_OUT<28>
    DSP48E2_X10Y26       DSP_OUTPUT                                   r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.902     5.030    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
    DSP48E2_X10Y26       DSP_OUTPUT                                   r  pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.204     4.826    
                         clock uncertainty           -0.053     4.773    
    DSP48E2_X10Y26       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[28])
                                                     -0.124     4.649    pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.649    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 -0.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/data_from_window_m1/window_image_reg[0][7][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/data_from_window_m1/window_data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.137ns (57.806%)  route 0.100ns (42.194%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      1.940ns (routing 0.779ns, distribution 1.161ns)
  Clock Net Delay (Destination): 2.200ns (routing 0.852ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     1.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624    -0.115 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.940     2.068    pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/data_from_window_m1/CLK
    SLICE_X68Y61         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/data_from_window_m1/window_image_reg[0][7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y61         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.127 r  pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/data_from_window_m1/window_image_reg[0][7][2]/Q
                         net (fo=3, routed)           0.071     2.198    pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/data_from_window_m1/window_image_reg[0][7]__0[2]
    SLICE_X68Y59         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.056     2.254 r  pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/data_from_window_m1/window_data_out[2]_i_3/O
                         net (fo=1, routed)           0.019     2.273    pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/data_from_window_m1/window_data_out[2]_i_3_n_0
    SLICE_X68Y59         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.022     2.295 r  pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/data_from_window_m1/window_data_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.010     2.305    pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/data_from_window_m1/window_data_out_reg[2]_i_1_n_0
    SLICE_X68Y59         FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/data_from_window_m1/window_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.200     1.985    pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/data_from_window_m1/CLK
    SLICE_X68Y59         FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/data_from_window_m1/window_data_out_reg[2]/C
                         clock pessimism              0.249     2.234    
    SLICE_X68Y59         FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.060     2.294    pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/data_from_window_m1/window_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/sumorder_control_m1/nextround_addend_reg[251]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.058ns (24.370%)  route 0.180ns (75.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Net Delay (Source):      2.066ns (routing 0.779ns, distribution 1.287ns)
  Clock Net Delay (Destination): 2.308ns (routing 0.852ns, distribution 1.456ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     1.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624    -0.115 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.066     2.194    pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/sumorder_control_m1/CLK
    SLICE_X89Y118        FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/sumorder_control_m1/nextround_addend_reg[251]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.252 r  pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/sumorder_control_m1/nextround_addend_reg[251]/Q
                         net (fo=7, routed)           0.180     2.432    pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/s_axis_b_tdata[4]
    SLICE_X89Y120        FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.308     2.093    pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclk
    SLICE_X89Y120        FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.266     2.359    
    SLICE_X89Y120        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.421    pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_kernel_m1/kernel_bias_div_loop[1].kernel_q_reg[320]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/kernel_data_r_reg[320]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.058ns (18.125%)  route 0.262ns (81.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Net Delay (Source):      2.054ns (routing 0.779ns, distribution 1.275ns)
  Clock Net Delay (Destination): 2.374ns (routing 0.852ns, distribution 1.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     1.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624    -0.115 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.054     2.182    pl_top_m1/load_data_m1/load_kernel_m1/clk_out2
    SLICE_X91Y167        FDRE                                         r  pl_top_m1/load_data_m1/load_kernel_m1/kernel_bias_div_loop[1].kernel_q_reg[320]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y167        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.240 r  pl_top_m1/load_data_m1/load_kernel_m1/kernel_bias_div_loop[1].kernel_q_reg[320]/Q
                         net (fo=1, routed)           0.262     2.502    pl_top_m1/cal_image_m1/kernel_bias_div_loop[7].kernel_q_reg[2303][320]
    SLICE_X89Y181        FDRE                                         r  pl_top_m1/cal_image_m1/kernel_data_r_reg[320]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.374     2.159    pl_top_m1/cal_image_m1/CLK
    SLICE_X89Y181        FDRE                                         r  pl_top_m1/cal_image_m1/kernel_data_r_reg[320]/C
                         clock pessimism              0.270     2.429    
    SLICE_X89Y181        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.491    pl_top_m1/cal_image_m1/kernel_data_r_reg[320]
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.058ns (32.768%)  route 0.119ns (67.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Net Delay (Source):      1.921ns (routing 0.779ns, distribution 1.142ns)
  Clock Net Delay (Destination): 2.172ns (routing 0.852ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     1.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624    -0.115 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.921     2.049    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X67Y113        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y113        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.107 r  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/Q
                         net (fo=4, routed)           0.119     2.226    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5]
    SLICE_X66Y113        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.172     1.957    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y113        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism              0.198     2.155    
    SLICE_X66Y113        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.215    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_kernel_m1/kernel_q_loop[6].kernel_bias_div_temp_reg[6][3][38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/load_data_m1/load_kernel_m1/kernel_bias_div_loop[6].kernel_q_reg[1894]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.059ns (31.551%)  route 0.128ns (68.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      1.854ns (routing 0.779ns, distribution 1.075ns)
  Clock Net Delay (Destination): 2.108ns (routing 0.852ns, distribution 1.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     1.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624    -0.115 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.854     1.982    pl_top_m1/load_data_m1/load_kernel_m1/clk_out2
    SLICE_X45Y221        FDRE                                         r  pl_top_m1/load_data_m1/load_kernel_m1/kernel_q_loop[6].kernel_bias_div_temp_reg[6][3][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y221        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.041 r  pl_top_m1/load_data_m1/load_kernel_m1/kernel_q_loop[6].kernel_bias_div_temp_reg[6][3][38]/Q
                         net (fo=2, routed)           0.128     2.169    pl_top_m1/load_data_m1/load_kernel_m1/kernel_q_loop[6].kernel_bias_div_temp_reg[6][3]__0[38]
    SLICE_X46Y221        FDRE                                         r  pl_top_m1/load_data_m1/load_kernel_m1/kernel_bias_div_loop[6].kernel_q_reg[1894]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.108     1.893    pl_top_m1/load_data_m1/load_kernel_m1/clk_out2
    SLICE_X46Y221        FDRE                                         r  pl_top_m1/load_data_m1/load_kernel_m1/kernel_bias_div_loop[6].kernel_q_reg[1894]/C
                         clock pessimism              0.205     2.098    
    SLICE_X46Y221        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     2.158    pl_top_m1/load_data_m1/load_kernel_m1/kernel_bias_div_loop[6].kernel_q_reg[1894]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/data_r_reg[222]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop1[3].float_add_IP_mA/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.059ns (49.167%)  route 0.061ns (50.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      1.807ns (routing 0.779ns, distribution 1.028ns)
  Clock Net Delay (Destination): 2.037ns (routing 0.852ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     1.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624    -0.115 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.807     1.935    pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/clk_out2
    SLICE_X54Y151        FDRE                                         r  pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/data_r_reg[222]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.994 r  pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/data_r_reg[222]/Q
                         net (fo=6, routed)           0.061     2.055    pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop1[3].float_add_IP_mA/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/s_axis_a_tdata[7]
    SLICE_X54Y152        FDRE                                         r  pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop1[3].float_add_IP_mA/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.037     1.822    pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop1[3].float_add_IP_mA/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/aclk
    SLICE_X54Y152        FDRE                                         r  pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop1[3].float_add_IP_mA/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.161     1.983    
    SLICE_X54Y152        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.043    pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop1[3].float_add_IP_mA/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 pl_top_m1/cal_image_m1/kernel_data_r_reg[331]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/kernel_q_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.059ns (17.507%)  route 0.278ns (82.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    2.178ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Net Delay (Source):      2.050ns (routing 0.779ns, distribution 1.271ns)
  Clock Net Delay (Destination): 2.386ns (routing 0.852ns, distribution 1.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     1.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624    -0.115 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.050     2.178    pl_top_m1/cal_image_m1/CLK
    SLICE_X89Y178        FDRE                                         r  pl_top_m1/cal_image_m1/kernel_data_r_reg[331]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y178        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.237 r  pl_top_m1/cal_image_m1/kernel_data_r_reg[331]/Q
                         net (fo=1, routed)           0.278     2.515    pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/kernel_data_r_reg[575][43]
    SLICE_X91Y180        FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/kernel_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.386     2.171    pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/CLK
    SLICE_X91Y180        FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/kernel_q_reg[43]/C
                         clock pessimism              0.270     2.441    
    SLICE_X91Y180        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.503    pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/kernel_q_reg[43]
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.080ns (34.783%)  route 0.150ns (65.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Net Delay (Source):      2.068ns (routing 0.779ns, distribution 1.289ns)
  Clock Net Delay (Destination): 2.303ns (routing 0.852ns, distribution 1.451ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     1.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624    -0.115 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.068     2.196    pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/aclk
    SLICE_X88Y118        FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.254 r  pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=5, routed)           0.126     2.380    pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_1
    SLICE_X89Y120        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022     2.402 r  pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__1/O
                         net (fo=1, routed)           0.024     2.426    pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/D[0]
    SLICE_X89Y120        FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.303     2.088    pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X89Y120        FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.266     2.354    
    SLICE_X89Y120        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.414    pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_kernel_m1/kernel_bias_div_loop[1].kernel_q_reg[530]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/kernel_data_r_reg[530]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.059ns (46.094%)  route 0.069ns (53.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    -0.145ns
  Clock Net Delay (Source):      1.988ns (routing 0.779ns, distribution 1.209ns)
  Clock Net Delay (Destination): 2.240ns (routing 0.852ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     1.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624    -0.115 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.988     2.116    pl_top_m1/load_data_m1/load_kernel_m1/clk_out2
    SLICE_X83Y169        FDRE                                         r  pl_top_m1/load_data_m1/load_kernel_m1/kernel_bias_div_loop[1].kernel_q_reg[530]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y169        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.175 r  pl_top_m1/load_data_m1/load_kernel_m1/kernel_bias_div_loop[1].kernel_q_reg[530]/Q
                         net (fo=1, routed)           0.069     2.244    pl_top_m1/cal_image_m1/kernel_bias_div_loop[7].kernel_q_reg[2303][530]
    SLICE_X83Y168        FDRE                                         r  pl_top_m1/cal_image_m1/kernel_data_r_reg[530]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.240     2.025    pl_top_m1/cal_image_m1/CLK
    SLICE_X83Y168        FDRE                                         r  pl_top_m1/cal_image_m1/kernel_data_r_reg[530]/C
                         clock pessimism              0.145     2.170    
    SLICE_X83Y168        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.232    pl_top_m1/cal_image_m1/kernel_data_r_reg[530]
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.058ns (37.179%)  route 0.098ns (62.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Net Delay (Source):      1.883ns (routing 0.779ns, distribution 1.104ns)
  Clock Net Delay (Destination): 2.105ns (routing 0.852ns, distribution 1.253ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     1.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624    -0.115 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.883     2.011    pl_top_m1/interrupt_m1/clk_out2
    SLICE_X59Y134        FDCE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y134        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.069 r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[9]/Q
                         net (fo=4, routed)           0.098     2.167    pl_top_m1/interrupt_m1/inter_cnt
    SLICE_X60Y134        FDPE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.105     1.890    pl_top_m1/interrupt_m1/clk_out2
    SLICE_X60Y134        FDPE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[0]/C
                         clock pessimism              0.203     2.093    
    SLICE_X60Y134        FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.155    pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_PLL
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.000       1.431      RAMB36_X6Y36  pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.000       1.431      RAMB36_X6Y36  pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.000       1.431      RAMB36_X7Y36  pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.000       1.431      RAMB36_X7Y36  pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.000       1.431      RAMB36_X7Y39  pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.000       1.431      RAMB36_X7Y39  pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.000       1.431      RAMB36_X5Y36  pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.000       1.431      RAMB36_X5Y36  pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.000       1.431      RAMB36_X5Y35  pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.000       1.431      RAMB36_X5Y35  pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X3Y47  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[0].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X3Y37  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[0].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X5Y44  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[1].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X2Y36  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[1].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X4Y38  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[1].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB36_X3Y45  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[3].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X2Y37  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[3].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X6Y37  pl_top_m1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X1Y40  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[4].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X3Y39  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[5].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X6Y36  pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB36_X6Y36  pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB36_X6Y36  pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X7Y36  pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB36_X7Y36  pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB36_X7Y36  pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X7Y39  pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB36_X7Y39  pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB36_X7Y39  pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X5Y39  pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL
  To Clock:  clkfbout_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I             n/a            1.290         3.000       1.710      BUFGCE_X0Y68  pl_top_m1/PLL_m1/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         3.000       1.929      MMCM_X0Y2     pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         3.000       1.929      MMCM_X0Y2     pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.590ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.076ns (4.709%)  route 1.538ns (95.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 4.669 - 3.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.213ns (routing 0.187ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.500ns, distribution 1.039ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         1.213     1.376    system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y180         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y180         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.452 r  system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           1.538     2.990    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin
    SLICE_X12Y180        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.539     4.669    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X12Y180        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp_reg/C
                         clock pessimism              0.000     4.669    
                         clock uncertainty           -0.114     4.555    
    SLICE_X12Y180        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     4.580    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp_reg
  -------------------------------------------------------------------
                         required time                          4.580    
                         arrival time                          -2.990    
  -------------------------------------------------------------------
                         slack                                  1.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.038ns (4.697%)  route 0.771ns (95.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.760ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.667ns (routing 0.102ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.347ns, distribution 0.749ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         0.667     0.760    system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y180         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y180         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.798 r  system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.771     1.569    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin
    SLICE_X12Y180        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.096     1.212    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X12Y180        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp_reg/C
                         clock pessimism              0.000     1.212    
                         clock uncertainty            0.114     1.326    
    SLICE_X12Y180        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.372    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.197    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_size_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.243ns (12.623%)  route 1.682ns (87.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 4.535 - 3.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      2.039ns (routing 0.852ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.500ns, distribution 0.905ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.039     1.824    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X46Y142        FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_size_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y142        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     1.900 r  pl_top_m1/load_data_m1/load_head_m1/image_size_reg[5]/Q
                         net (fo=128, routed)         1.332     3.232    pl_top_m1/load_data_m1/load_head_m1/Q[5]
    SLICE_X41Y126        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.167     3.399 r  pl_top_m1/load_data_m1/load_head_m1/or_maxpooling_image_size[5]_i_1/O
                         net (fo=1, routed)           0.350     3.749    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_size_reg[7][5]
    SLICE_X42Y121        FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.405     4.535    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
    SLICE_X42Y121        FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[5]/C
                         clock pessimism              0.108     4.643    
                         clock uncertainty           -0.188     4.455    
    SLICE_X42Y121        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     4.480    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[5]
  -------------------------------------------------------------------
                         required time                          4.480    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.374ns (26.394%)  route 1.043ns (73.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 4.512 - 3.000 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      2.122ns (routing 0.852ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.500ns, distribution 0.882ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.122     1.907    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X58Y121        FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y121        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.985 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/Q
                         net (fo=2, routed)           0.359     2.344    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][2]
    SLICE_X57Y120        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.490 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_3/O
                         net (fo=1, routed)           0.195     2.685    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_3_n_0
    SLICE_X57Y120        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.835 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_1/O
                         net (fo=13, routed)          0.489     3.324    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r0__0
    SLICE_X55Y119        FDSE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.382     4.512    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X55Y119        FDSE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[0]/C
                         clock pessimism              0.057     4.569    
                         clock uncertainty           -0.188     4.381    
    SLICE_X55Y119        FDSE (Setup_AFF_SLICEM_C_S)
                                                     -0.074     4.307    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[0]
  -------------------------------------------------------------------
                         required time                          4.307    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.374ns (26.394%)  route 1.043ns (73.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 4.512 - 3.000 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      2.122ns (routing 0.852ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.500ns, distribution 0.882ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.122     1.907    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X58Y121        FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y121        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.985 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/Q
                         net (fo=2, routed)           0.359     2.344    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][2]
    SLICE_X57Y120        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.490 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_3/O
                         net (fo=1, routed)           0.195     2.685    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_3_n_0
    SLICE_X57Y120        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.835 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_1/O
                         net (fo=13, routed)          0.489     3.324    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r0__0
    SLICE_X55Y119        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.382     4.512    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X55Y119        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[10]/C
                         clock pessimism              0.057     4.569    
                         clock uncertainty           -0.188     4.381    
    SLICE_X55Y119        FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.074     4.307    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[10]
  -------------------------------------------------------------------
                         required time                          4.307    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.374ns (26.394%)  route 1.043ns (73.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 4.512 - 3.000 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      2.122ns (routing 0.852ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.500ns, distribution 0.882ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.122     1.907    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X58Y121        FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y121        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.985 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/Q
                         net (fo=2, routed)           0.359     2.344    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][2]
    SLICE_X57Y120        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.490 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_3/O
                         net (fo=1, routed)           0.195     2.685    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_3_n_0
    SLICE_X57Y120        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.835 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_1/O
                         net (fo=13, routed)          0.489     3.324    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r0__0
    SLICE_X55Y119        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.382     4.512    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X55Y119        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[2]/C
                         clock pessimism              0.057     4.569    
                         clock uncertainty           -0.188     4.381    
    SLICE_X55Y119        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074     4.307    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[2]
  -------------------------------------------------------------------
                         required time                          4.307    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.374ns (26.394%)  route 1.043ns (73.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 4.512 - 3.000 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      2.122ns (routing 0.852ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.500ns, distribution 0.882ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.122     1.907    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X58Y121        FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y121        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.985 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/Q
                         net (fo=2, routed)           0.359     2.344    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][2]
    SLICE_X57Y120        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.490 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_3/O
                         net (fo=1, routed)           0.195     2.685    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_3_n_0
    SLICE_X57Y120        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.835 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_1/O
                         net (fo=13, routed)          0.489     3.324    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r0__0
    SLICE_X55Y119        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.382     4.512    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X55Y119        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[6]/C
                         clock pessimism              0.057     4.569    
                         clock uncertainty           -0.188     4.381    
    SLICE_X55Y119        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074     4.307    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[6]
  -------------------------------------------------------------------
                         required time                          4.307    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.374ns (26.394%)  route 1.043ns (73.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 4.512 - 3.000 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      2.122ns (routing 0.852ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.500ns, distribution 0.882ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.122     1.907    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X58Y121        FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y121        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.985 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/Q
                         net (fo=2, routed)           0.359     2.344    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][2]
    SLICE_X57Y120        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.490 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_3/O
                         net (fo=1, routed)           0.195     2.685    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_3_n_0
    SLICE_X57Y120        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.835 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_1/O
                         net (fo=13, routed)          0.489     3.324    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r0__0
    SLICE_X55Y119        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.382     4.512    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X55Y119        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[7]/C
                         clock pessimism              0.057     4.569    
                         clock uncertainty           -0.188     4.381    
    SLICE_X55Y119        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074     4.307    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[7]
  -------------------------------------------------------------------
                         required time                          4.307    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.374ns (25.811%)  route 1.075ns (74.189%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 4.566 - 3.000 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      2.122ns (routing 0.852ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.500ns, distribution 0.936ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.122     1.907    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X58Y121        FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y121        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.985 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/Q
                         net (fo=2, routed)           0.359     2.344    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][2]
    SLICE_X57Y120        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.490 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_3/O
                         net (fo=1, routed)           0.195     2.685    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_3_n_0
    SLICE_X57Y120        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.835 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_1/O
                         net (fo=13, routed)          0.521     3.356    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r0__0
    SLICE_X53Y120        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.436     4.566    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X53Y120        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[12]/C
                         clock pessimism              0.108     4.674    
                         clock uncertainty           -0.188     4.486    
    SLICE_X53Y120        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074     4.412    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[12]
  -------------------------------------------------------------------
                         required time                          4.412    
                         arrival time                          -3.356    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.374ns (25.811%)  route 1.075ns (74.189%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 4.566 - 3.000 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      2.122ns (routing 0.852ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.500ns, distribution 0.936ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.122     1.907    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X58Y121        FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y121        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.985 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/Q
                         net (fo=2, routed)           0.359     2.344    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][2]
    SLICE_X57Y120        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.490 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_3/O
                         net (fo=1, routed)           0.195     2.685    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_3_n_0
    SLICE_X57Y120        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.835 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_1/O
                         net (fo=13, routed)          0.521     3.356    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r0__0
    SLICE_X53Y120        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.436     4.566    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X53Y120        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[1]/C
                         clock pessimism              0.108     4.674    
                         clock uncertainty           -0.188     4.486    
    SLICE_X53Y120        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.074     4.412    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[1]
  -------------------------------------------------------------------
                         required time                          4.412    
                         arrival time                          -3.356    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.374ns (25.811%)  route 1.075ns (74.189%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 4.566 - 3.000 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      2.122ns (routing 0.852ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.500ns, distribution 0.936ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.122     1.907    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X58Y121        FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y121        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.985 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/Q
                         net (fo=2, routed)           0.359     2.344    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][2]
    SLICE_X57Y120        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.490 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_3/O
                         net (fo=1, routed)           0.195     2.685    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_3_n_0
    SLICE_X57Y120        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.835 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_1/O
                         net (fo=13, routed)          0.521     3.356    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r0__0
    SLICE_X53Y120        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.436     4.566    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X53Y120        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[3]/C
                         clock pessimism              0.108     4.674    
                         clock uncertainty           -0.188     4.486    
    SLICE_X53Y120        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.074     4.412    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[3]
  -------------------------------------------------------------------
                         required time                          4.412    
                         arrival time                          -3.356    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.374ns (27.827%)  route 0.970ns (72.173%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 4.516 - 3.000 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      2.122ns (routing 0.852ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.500ns, distribution 0.886ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.122     1.907    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X58Y121        FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y121        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.985 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/Q
                         net (fo=2, routed)           0.359     2.344    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][2]
    SLICE_X57Y120        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.490 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_3/O
                         net (fo=1, routed)           0.195     2.685    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_3_n_0
    SLICE_X57Y120        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.835 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]_i_1/O
                         net (fo=13, routed)          0.416     3.251    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r0__0
    SLICE_X54Y119        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.386     4.516    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X54Y119        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[4]/C
                         clock pessimism              0.057     4.573    
                         clock uncertainty           -0.188     4.385    
    SLICE_X54Y119        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     4.311    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[4]
  -------------------------------------------------------------------
                         required time                          4.311    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                  1.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_size_after_maxpooling_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_size_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.039ns (20.635%)  route 0.150ns (79.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.098ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.112ns (routing 0.464ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.347ns, distribution 0.635ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        0.923     0.923    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.031    -0.108 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.040    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.057 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.112     1.169    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X51Y120        FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_size_after_maxpooling_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.208 r  pl_top_m1/load_data_m1/load_head_m1/image_size_after_maxpooling_reg[5]/Q
                         net (fo=1, routed)           0.150     1.358    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_size_after_maxpooling_reg[7][5]
    SLICE_X51Y112        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_size_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        0.982     1.098    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X51Y112        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_size_r_reg[5]/C
                         clock pessimism             -0.041     1.057    
                         clock uncertainty            0.188     1.245    
    SLICE_X51Y112        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.291    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_size_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.040ns (26.667%)  route 0.110ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.159ns (routing 0.464ns, distribution 0.695ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.347ns, distribution 0.639ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        0.923     0.923    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.031    -0.108 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.040    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.057 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.159     1.216    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X58Y121        FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y121        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.256 r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[6]/Q
                         net (fo=2, routed)           0.110     1.366    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][6]
    SLICE_X55Y119        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        0.986     1.102    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X55Y119        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[6]/C
                         clock pessimism             -0.041     1.061    
                         clock uncertainty            0.188     1.249    
    SLICE_X55Y119        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.296    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pl_top_m1/interrupt_m1/image_one_return_finish_ready_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/interrupt_m1/image_one_return_finish_ready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.038ns (20.994%)  route 0.143ns (79.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.165ns (routing 0.464ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.347ns, distribution 0.710ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        0.923     0.923    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.031    -0.108 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.040    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.057 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.165     1.222    pl_top_m1/interrupt_m1/clk_out2
    SLICE_X61Y135        FDRE                                         r  pl_top_m1/interrupt_m1/image_one_return_finish_ready_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y135        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.260 r  pl_top_m1/interrupt_m1/image_one_return_finish_ready_reg__0/Q
                         net (fo=2, routed)           0.143     1.403    pl_top_m1/interrupt_m1/image_one_return_finish_ready_reg__0_n_0
    SLICE_X64Y135        FDRE                                         r  pl_top_m1/interrupt_m1/image_one_return_finish_ready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.057     1.173    pl_top_m1/interrupt_m1/AXI_CLK
    SLICE_X64Y135        FDRE                                         r  pl_top_m1/interrupt_m1/image_one_return_finish_ready_r_reg/C
                         clock pessimism             -0.076     1.097    
                         clock uncertainty            0.188     1.285    
    SLICE_X64Y135        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.331    pl_top_m1/interrupt_m1/image_one_return_finish_ready_r_reg
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_size_after_maxpooling_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_size_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.313%)  route 0.153ns (79.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.094ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.112ns (routing 0.464ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.347ns, distribution 0.631ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        0.923     0.923    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.031    -0.108 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.040    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.057 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.112     1.169    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X51Y120        FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_size_after_maxpooling_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.208 r  pl_top_m1/load_data_m1/load_head_m1/image_size_after_maxpooling_reg[6]/Q
                         net (fo=1, routed)           0.153     1.361    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_size_after_maxpooling_reg[7][6]
    SLICE_X51Y111        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_size_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        0.978     1.094    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X51Y111        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_size_r_reg[6]/C
                         clock pessimism             -0.041     1.053    
                         clock uncertainty            0.188     1.241    
    SLICE_X51Y111        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.287    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_size_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.041ns (22.043%)  route 0.145ns (77.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.160ns (routing 0.464ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.347ns, distribution 0.673ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        0.923     0.923    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.031    -0.108 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.040    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.057 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.160     1.217    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X58Y121        FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y121        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.258 r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[9]/Q
                         net (fo=2, routed)           0.145     1.403    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][9]
    SLICE_X57Y119        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.020     1.136    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X57Y119        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[9]/C
                         clock pessimism             -0.041     1.095    
                         clock uncertainty            0.188     1.283    
    SLICE_X57Y119        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.329    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_size_after_maxpooling_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_size_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.313%)  route 0.153ns (79.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.118ns (routing 0.464ns, distribution 0.654ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.347ns, distribution 0.665ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        0.923     0.923    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.031    -0.108 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.040    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.057 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.118     1.175    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X52Y120        FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_size_after_maxpooling_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y120        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.214 r  pl_top_m1/load_data_m1/load_head_m1/image_size_after_maxpooling_reg[1]/Q
                         net (fo=1, routed)           0.153     1.367    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_size_after_maxpooling_reg[7][1]
    SLICE_X52Y120        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_size_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.012     1.128    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X52Y120        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_size_r_reg[1]/C
                         clock pessimism             -0.073     1.055    
                         clock uncertainty            0.188     1.243    
    SLICE_X52Y120        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.290    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_size_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_size_after_maxpooling_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_size_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.039ns (21.429%)  route 0.143ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.095ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.127ns (routing 0.464ns, distribution 0.663ns)
  Clock Net Delay (Destination): 0.979ns (routing 0.347ns, distribution 0.632ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        0.923     0.923    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.031    -0.108 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.040    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.057 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.127     1.184    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X51Y119        FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_size_after_maxpooling_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y119        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.223 r  pl_top_m1/load_data_m1/load_head_m1/image_size_after_maxpooling_reg[7]/Q
                         net (fo=1, routed)           0.143     1.366    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_size_after_maxpooling_reg[7][7]
    SLICE_X51Y113        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_size_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        0.979     1.095    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X51Y113        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_size_r_reg[7]/C
                         clock pessimism             -0.041     1.054    
                         clock uncertainty            0.188     1.242    
    SLICE_X51Y113        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.288    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_size_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/head_bufer_control_m1/algorithm_finish_req_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/head_bufer_control_m1/algorithm_finish_req_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.039ns (16.738%)  route 0.194ns (83.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.125ns (routing 0.464ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.347ns, distribution 0.712ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        0.923     0.923    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.031    -0.108 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.040    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.057 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.125     1.182    pl_top_m1/buffer_control_m1/head_bufer_control_m1/clk_out2
    SLICE_X53Y122        FDRE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/algorithm_finish_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y122        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.221 r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/algorithm_finish_req_reg/Q
                         net (fo=2, routed)           0.194     1.415    pl_top_m1/buffer_control_m1/head_bufer_control_m1/algorithm_finish_req
    SLICE_X56Y124        FDRE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/algorithm_finish_req_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.059     1.175    pl_top_m1/buffer_control_m1/head_bufer_control_m1/AXI_CLK
    SLICE_X56Y124        FDRE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/algorithm_finish_req_r_reg/C
                         clock pessimism             -0.076     1.099    
                         clock uncertainty            0.188     1.287    
    SLICE_X56Y124        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.334    pl_top_m1/buffer_control_m1/head_bufer_control_m1/algorithm_finish_req_r_reg
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_req_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_req_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.039ns (20.103%)  route 0.155ns (79.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.125ns (routing 0.464ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.347ns, distribution 0.665ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        0.923     0.923    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.031    -0.108 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.040    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.057 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.125     1.182    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
    SLICE_X53Y122        FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y122        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.221 r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_req_reg/Q
                         net (fo=2, routed)           0.155     1.376    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_req
    SLICE_X53Y122        FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_req_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.012     1.128    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/AXI_CLK
    SLICE_X53Y122        FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_req_r_reg/C
                         clock pessimism             -0.073     1.055    
                         clock uncertainty            0.188     1.243    
    SLICE_X53Y122        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.290    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_req_r_reg
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.038ns (18.537%)  route 0.167ns (81.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.159ns (routing 0.464ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.347ns, distribution 0.673ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        0.923     0.923    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.031    -0.108 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.040    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.057 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.159     1.216    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X58Y121        FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y121        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.254 r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[11]/Q
                         net (fo=2, routed)           0.167     1.421    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][11]
    SLICE_X57Y119        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.020     1.136    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X57Y119        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[11]/C
                         clock pessimism             -0.041     1.095    
                         clock uncertainty            0.188     1.283    
    SLICE_X57Y119        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.329    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_out1_PLL

Setup :            0  Failing Endpoints,  Worst Slack        1.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.446ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/interrupt_m1/image_begin_inter_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out1_PLL rise@3.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.076ns (4.768%)  route 1.518ns (95.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 4.725 - 3.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.213ns (routing 0.187ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.715ns, distribution 0.887ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         1.213     1.376    system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y180         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y180         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.452 r  system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           1.518     2.970    pl_top_m1/interrupt_m1/image_begin
    SLICE_X11Y180        FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.099    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.123 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4, routed)           1.602     4.725    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X11Y180        FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
                         clock pessimism              0.000     4.725    
                         clock uncertainty           -0.130     4.595    
    SLICE_X11Y180        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     4.620    pl_top_m1/interrupt_m1/image_begin_inter_r_reg
  -------------------------------------------------------------------
                         required time                          4.620    
                         arrival time                          -2.970    
  -------------------------------------------------------------------
                         slack                                  1.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/interrupt_m1/image_begin_inter_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.038ns (4.810%)  route 0.752ns (95.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.760ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      0.667ns (routing 0.102ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.472ns, distribution 0.648ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=985, routed)         0.667     0.760    system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y180         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y180         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.798 r  system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.752     1.550    pl_top_m1/interrupt_m1/image_begin
    SLICE_X11Y180        FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.036     1.036    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.412    -0.376 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.211    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.192 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4, routed)           1.120     0.928    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X11Y180        FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
                         clock pessimism              0.000     0.928    
                         clock uncertainty            0.130     1.058    
    SLICE_X11Y180        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.104    pl_top_m1/interrupt_m1/image_begin_inter_r_reg
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.446    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL
  To Clock:  clk_out1_PLL

Setup :            0  Failing Endpoints,  Worst Slack        1.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out1_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.079ns (25.902%)  route 0.226ns (74.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 4.577 - 3.000 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    -0.378ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.122ns (routing 0.852ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.715ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.122     1.907    pl_top_m1/interrupt_m1/clk_out2
    SLICE_X59Y134        FDCE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y134        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     1.986 r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[9]/Q
                         net (fo=4, routed)           0.226     2.212    pl_top_m1/interrupt_m1/inter_cnt
    SLICE_X57Y134        FDSE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.099    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.123 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4, routed)           1.454     4.577    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X57Y134        FDSE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
                         clock pessimism             -0.378     4.199    
                         clock uncertainty           -0.173     4.026    
    SLICE_X57Y134        FDSE (Setup_EFF_SLICEL_C_S)
                                                     -0.074     3.952    pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg
  -------------------------------------------------------------------
                         required time                          3.952    
                         arrival time                          -2.212    
  -------------------------------------------------------------------
                         slack                                  1.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.159ns (routing 0.464ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.472ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        0.923     0.923    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.031    -0.108 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.040    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.057 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.159     1.216    pl_top_m1/interrupt_m1/clk_out2
    SLICE_X59Y134        FDCE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y134        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.255 r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[9]/Q
                         net (fo=4, routed)           0.102     1.357    pl_top_m1/interrupt_m1/inter_cnt
    SLICE_X57Y134        FDSE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.036     1.036    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.412    -0.376 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.211    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.192 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4, routed)           1.026     0.834    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X57Y134        FDSE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
                         clock pessimism              0.268     1.102    
                         clock uncertainty            0.173     1.275    
    SLICE_X57Y134        FDSE (Hold_EFF_SLICEL_C_S)
                                                     -0.010     1.265    pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_out2_PLL

Setup :            0  Failing Endpoints,  Worst Slack        0.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 1.224ns (43.950%)  route 1.561ns (56.050%))
  Logic Levels:           12  (CARRY8=5 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 4.945 - 3.000 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.594ns (routing 0.557ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.779ns, distribution 1.038ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.594     1.757    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
    SLICE_X42Y121        FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.836 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/Q
                         net (fo=16, routed)          0.239     2.075    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/or_maxpooling_image_size_reg[7][1]
    SLICE_X41Y122        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.137     2.212 r  pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/i___104_i_1/O
                         net (fo=1, routed)           0.232     2.444    pl_top_m1/buffer_control_m1/row_reg[5]_1
    SLICE_X42Y122        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     2.495 r  pl_top_m1/buffer_control_m1/i___104/O
                         net (fo=1, routed)           0.010     2.505    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][7]
    SLICE_X42Y122        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.620 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/CO[7]
                         net (fo=1, routed)           0.026     2.646    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_0
    SLICE_X42Y123        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.702 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0/O[0]
                         net (fo=2, routed)           0.228     2.930    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0_n_15
    SLICE_X43Y122        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.028 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/i___113_i_2/O
                         net (fo=2, routed)           0.046     3.074    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_6
    SLICE_X43Y122        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     3.165 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_1__0/O
                         net (fo=2, routed)           0.115     3.280    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_155
    SLICE_X43Y123        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.432 r  pl_top_m1/buffer_control_m1/i___116/O
                         net (fo=1, routed)           0.015     3.447    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[6][4]
    SLICE_X43Y123        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.564 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry/CO[7]
                         net (fo=1, routed)           0.026     3.590    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_n_0
    SLICE_X43Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     3.657 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0/O[2]
                         net (fo=1, routed)           0.341     3.998    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0_n_13
    SLICE_X42Y126        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.134     4.132 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_i_1/O[6]
                         net (fo=3, routed)           0.169     4.301    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter[1]
    SLICE_X43Y127        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     4.391 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_i_2/O
                         net (fo=1, routed)           0.042     4.433    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change0
    SLICE_X43Y127        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     4.470 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_i_1/O
                         net (fo=1, routed)           0.072     4.542    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_i_1_n_0
    SLICE_X43Y127        FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.817     4.945    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X43Y127        FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_reg/C
                         clock pessimism              0.108     5.053    
                         clock uncertainty           -0.130     4.923    
    SLICE_X43Y127        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     4.948    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_reg
  -------------------------------------------------------------------
                         required time                          4.948    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_edge_mask_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 1.203ns (45.311%)  route 1.452ns (54.689%))
  Logic Levels:           11  (CARRY8=5 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 4.945 - 3.000 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.594ns (routing 0.557ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.779ns, distribution 1.038ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.594     1.757    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
    SLICE_X42Y121        FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.836 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/Q
                         net (fo=16, routed)          0.239     2.075    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/or_maxpooling_image_size_reg[7][1]
    SLICE_X41Y122        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.137     2.212 r  pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/i___104_i_1/O
                         net (fo=1, routed)           0.232     2.444    pl_top_m1/buffer_control_m1/row_reg[5]_1
    SLICE_X42Y122        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     2.495 r  pl_top_m1/buffer_control_m1/i___104/O
                         net (fo=1, routed)           0.010     2.505    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][7]
    SLICE_X42Y122        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.620 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/CO[7]
                         net (fo=1, routed)           0.026     2.646    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_0
    SLICE_X42Y123        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.702 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0/O[0]
                         net (fo=2, routed)           0.228     2.930    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0_n_15
    SLICE_X43Y122        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.028 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/i___113_i_2/O
                         net (fo=2, routed)           0.046     3.074    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_6
    SLICE_X43Y122        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     3.165 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_1__0/O
                         net (fo=2, routed)           0.115     3.280    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_155
    SLICE_X43Y123        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.432 r  pl_top_m1/buffer_control_m1/i___116/O
                         net (fo=1, routed)           0.015     3.447    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[6][4]
    SLICE_X43Y123        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.564 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry/CO[7]
                         net (fo=1, routed)           0.026     3.590    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_n_0
    SLICE_X43Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     3.657 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0/O[2]
                         net (fo=1, routed)           0.341     3.998    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0_n_13
    SLICE_X42Y126        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.141     4.139 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_i_1/O[7]
                         net (fo=3, routed)           0.125     4.264    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter[2]
    SLICE_X42Y127        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     4.363 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_edge_mask_i_1/O
                         net (fo=1, routed)           0.049     4.412    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_edge_mask0
    SLICE_X42Y127        FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_edge_mask_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.817     4.945    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X42Y127        FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_edge_mask_reg/C
                         clock pessimism              0.108     5.053    
                         clock uncertainty           -0.130     4.923    
    SLICE_X42Y127        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     4.948    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_edge_mask_reg
  -------------------------------------------------------------------
                         required time                          4.948    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 1.104ns (45.847%)  route 1.304ns (54.153%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 4.947 - 3.000 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.594ns (routing 0.557ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.779ns, distribution 1.040ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.594     1.757    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
    SLICE_X42Y121        FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.836 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/Q
                         net (fo=16, routed)          0.239     2.075    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/or_maxpooling_image_size_reg[7][1]
    SLICE_X41Y122        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.137     2.212 r  pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/i___104_i_1/O
                         net (fo=1, routed)           0.232     2.444    pl_top_m1/buffer_control_m1/row_reg[5]_1
    SLICE_X42Y122        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     2.495 r  pl_top_m1/buffer_control_m1/i___104/O
                         net (fo=1, routed)           0.010     2.505    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][7]
    SLICE_X42Y122        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.620 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/CO[7]
                         net (fo=1, routed)           0.026     2.646    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_0
    SLICE_X42Y123        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.702 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0/O[0]
                         net (fo=2, routed)           0.228     2.930    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0_n_15
    SLICE_X43Y122        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.028 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/i___113_i_2/O
                         net (fo=2, routed)           0.046     3.074    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_6
    SLICE_X43Y122        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     3.165 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_1__0/O
                         net (fo=2, routed)           0.115     3.280    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_155
    SLICE_X43Y123        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.432 r  pl_top_m1/buffer_control_m1/i___116/O
                         net (fo=1, routed)           0.015     3.447    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[6][4]
    SLICE_X43Y123        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.564 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry/CO[7]
                         net (fo=1, routed)           0.026     3.590    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_n_0
    SLICE_X43Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     3.657 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0/O[2]
                         net (fo=1, routed)           0.341     3.998    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0_n_13
    SLICE_X42Y126        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.141     4.139 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_i_1/O[7]
                         net (fo=3, routed)           0.026     4.165    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter[2]
    SLICE_X42Y126        FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.819     4.947    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X42Y126        FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[2]/C
                         clock pessimism              0.108     5.055    
                         clock uncertainty           -0.130     4.925    
    SLICE_X42Y126        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     4.950    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[2]
  -------------------------------------------------------------------
                         required time                          4.950    
                         arrival time                          -4.165    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 1.097ns (45.689%)  route 1.304ns (54.311%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 4.947 - 3.000 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.594ns (routing 0.557ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.779ns, distribution 1.040ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.594     1.757    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
    SLICE_X42Y121        FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.836 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/Q
                         net (fo=16, routed)          0.239     2.075    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/or_maxpooling_image_size_reg[7][1]
    SLICE_X41Y122        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.137     2.212 r  pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/i___104_i_1/O
                         net (fo=1, routed)           0.232     2.444    pl_top_m1/buffer_control_m1/row_reg[5]_1
    SLICE_X42Y122        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     2.495 r  pl_top_m1/buffer_control_m1/i___104/O
                         net (fo=1, routed)           0.010     2.505    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][7]
    SLICE_X42Y122        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.620 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/CO[7]
                         net (fo=1, routed)           0.026     2.646    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_0
    SLICE_X42Y123        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.702 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0/O[0]
                         net (fo=2, routed)           0.228     2.930    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0_n_15
    SLICE_X43Y122        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.028 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/i___113_i_2/O
                         net (fo=2, routed)           0.046     3.074    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_6
    SLICE_X43Y122        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     3.165 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_1__0/O
                         net (fo=2, routed)           0.115     3.280    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_155
    SLICE_X43Y123        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.432 r  pl_top_m1/buffer_control_m1/i___116/O
                         net (fo=1, routed)           0.015     3.447    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[6][4]
    SLICE_X43Y123        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.564 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry/CO[7]
                         net (fo=1, routed)           0.026     3.590    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_n_0
    SLICE_X43Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     3.657 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0/O[2]
                         net (fo=1, routed)           0.341     3.998    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0_n_13
    SLICE_X42Y126        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.134     4.132 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_i_1/O[6]
                         net (fo=3, routed)           0.026     4.158    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter[1]
    SLICE_X42Y126        FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.819     4.947    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X42Y126        FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[1]/C
                         clock pessimism              0.108     5.055    
                         clock uncertainty           -0.130     4.925    
    SLICE_X42Y126        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     4.950    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[1]
  -------------------------------------------------------------------
                         required time                          4.950    
                         arrival time                          -4.158    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 1.139ns (47.617%)  route 1.253ns (52.383%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 4.947 - 3.000 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.594ns (routing 0.557ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.779ns, distribution 1.040ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.594     1.757    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
    SLICE_X42Y121        FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.836 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/Q
                         net (fo=16, routed)          0.239     2.075    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/or_maxpooling_image_size_reg[7][1]
    SLICE_X41Y122        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.137     2.212 r  pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/i___104_i_1/O
                         net (fo=1, routed)           0.232     2.444    pl_top_m1/buffer_control_m1/row_reg[5]_1
    SLICE_X42Y122        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     2.495 r  pl_top_m1/buffer_control_m1/i___104/O
                         net (fo=1, routed)           0.010     2.505    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][7]
    SLICE_X42Y122        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.620 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/CO[7]
                         net (fo=1, routed)           0.026     2.646    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_0
    SLICE_X42Y123        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.702 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0/O[0]
                         net (fo=2, routed)           0.228     2.930    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0_n_15
    SLICE_X43Y122        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.028 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/i___113_i_2/O
                         net (fo=2, routed)           0.046     3.074    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_6
    SLICE_X43Y122        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     3.165 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_1__0/O
                         net (fo=2, routed)           0.115     3.280    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_155
    SLICE_X43Y123        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.432 r  pl_top_m1/buffer_control_m1/i___116/O
                         net (fo=1, routed)           0.015     3.447    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[6][4]
    SLICE_X43Y123        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.564 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry/CO[7]
                         net (fo=1, routed)           0.026     3.590    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_n_0
    SLICE_X43Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.646 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0/O[0]
                         net (fo=1, routed)           0.291     3.937    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0_n_15
    SLICE_X42Y126        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.187     4.124 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_i_1/O[5]
                         net (fo=3, routed)           0.025     4.149    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter[0]
    SLICE_X42Y126        FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.819     4.947    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X42Y126        FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[0]/C
                         clock pessimism              0.108     5.055    
                         clock uncertainty           -0.130     4.925    
    SLICE_X42Y126        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     4.950    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[0]
  -------------------------------------------------------------------
                         required time                          4.950    
                         arrival time                          -4.149    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[5].user_update_fifo_m/rd_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.166ns (7.199%)  route 2.140ns (92.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 4.990 - 3.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.549ns (routing 0.557ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.779ns, distribution 1.083ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.549     1.712    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.788 f  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        0.550     2.338    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[7].user_update_fifo_m/soft_rstArray_n[0]
    SLICE_X44Y138        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     2.428 r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[7].user_update_fifo_m/rd_cnt[5]_i_1__15/O
                         net (fo=88, routed)          1.590     4.018    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[5].user_update_fifo_m/SR[0]
    SLICE_X42Y197        FDRE                                         r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[5].user_update_fifo_m/rd_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.862     4.990    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[5].user_update_fifo_m/clk_out2
    SLICE_X42Y197        FDRE                                         r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[5].user_update_fifo_m/rd_cnt_reg[0]/C
                         clock pessimism              0.057     5.047    
                         clock uncertainty           -0.130     4.917    
    SLICE_X42Y197        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     4.843    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[5].user_update_fifo_m/rd_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.843    
                         arrival time                          -4.018    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 1.096ns (46.658%)  route 1.253ns (53.342%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 4.947 - 3.000 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.594ns (routing 0.557ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.779ns, distribution 1.040ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.594     1.757    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
    SLICE_X42Y121        FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.836 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/Q
                         net (fo=16, routed)          0.239     2.075    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/or_maxpooling_image_size_reg[7][1]
    SLICE_X41Y122        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.137     2.212 r  pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/i___104_i_1/O
                         net (fo=1, routed)           0.232     2.444    pl_top_m1/buffer_control_m1/row_reg[5]_1
    SLICE_X42Y122        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     2.495 r  pl_top_m1/buffer_control_m1/i___104/O
                         net (fo=1, routed)           0.010     2.505    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][7]
    SLICE_X42Y122        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.620 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/CO[7]
                         net (fo=1, routed)           0.026     2.646    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_0
    SLICE_X42Y123        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.702 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0/O[0]
                         net (fo=2, routed)           0.228     2.930    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0_n_15
    SLICE_X43Y122        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.028 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/i___113_i_2/O
                         net (fo=2, routed)           0.046     3.074    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_6
    SLICE_X43Y122        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     3.165 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_1__0/O
                         net (fo=2, routed)           0.115     3.280    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_155
    SLICE_X43Y123        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.432 r  pl_top_m1/buffer_control_m1/i___116/O
                         net (fo=1, routed)           0.015     3.447    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[6][4]
    SLICE_X43Y123        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.564 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry/CO[7]
                         net (fo=1, routed)           0.026     3.590    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_n_0
    SLICE_X43Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.646 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0/O[0]
                         net (fo=1, routed)           0.291     3.937    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0_n_15
    SLICE_X42Y126        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     4.081 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_i_1/O[4]
                         net (fo=1, routed)           0.025     4.106    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr[11]
    SLICE_X42Y126        FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.819     4.947    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X42Y126        FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[11]/C
                         clock pessimism              0.108     5.055    
                         clock uncertainty           -0.130     4.925    
    SLICE_X42Y126        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     4.950    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[11]
  -------------------------------------------------------------------
                         required time                          4.950    
                         arrival time                          -4.106    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_rd/row_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.113ns (5.132%)  route 2.089ns (94.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 4.940 - 3.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.549ns (routing 0.557ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.779ns, distribution 1.033ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.549     1.712    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.788 f  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        1.732     3.520    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_rd/soft_rstArray_n[0]
    SLICE_X43Y142        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     3.557 r  pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_rd/row[7]_i_1__0/O
                         net (fo=8, routed)           0.357     3.914    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_rd/row[7]_i_1__0_n_0
    SLICE_X46Y141        FDRE                                         r  pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_rd/row_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.812     4.940    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_rd/clk_out2
    SLICE_X46Y141        FDRE                                         r  pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_rd/row_reg[0]/C
                         clock pessimism              0.057     4.997    
                         clock uncertainty           -0.130     4.867    
    SLICE_X46Y141        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074     4.793    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_rd/row_reg[0]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -3.914    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_rd/row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.113ns (5.132%)  route 2.089ns (94.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 4.940 - 3.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.549ns (routing 0.557ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.779ns, distribution 1.033ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.549     1.712    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.788 f  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        1.732     3.520    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_rd/soft_rstArray_n[0]
    SLICE_X43Y142        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     3.557 r  pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_rd/row[7]_i_1__0/O
                         net (fo=8, routed)           0.357     3.914    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_rd/row[7]_i_1__0_n_0
    SLICE_X46Y141        FDRE                                         r  pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_rd/row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.812     4.940    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_rd/clk_out2
    SLICE_X46Y141        FDRE                                         r  pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_rd/row_reg[1]/C
                         clock pessimism              0.057     4.997    
                         clock uncertainty           -0.130     4.867    
    SLICE_X46Y141        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074     4.793    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_rd/row_reg[1]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -3.914    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_rd/row_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.113ns (5.132%)  route 2.089ns (94.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 4.940 - 3.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.549ns (routing 0.557ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.779ns, distribution 1.033ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.549     1.712    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.788 f  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        1.732     3.520    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_rd/soft_rstArray_n[0]
    SLICE_X43Y142        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     3.557 r  pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_rd/row[7]_i_1__0/O
                         net (fo=8, routed)           0.357     3.914    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_rd/row[7]_i_1__0_n_0
    SLICE_X46Y141        FDRE                                         r  pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_rd/row_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.812     4.940    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_rd/clk_out2
    SLICE_X46Y141        FDRE                                         r  pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_rd/row_reg[2]/C
                         clock pessimism              0.057     4.997    
                         clock uncertainty           -0.130     4.867    
    SLICE_X46Y141        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074     4.793    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_rd/row_reg[2]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -3.914    
  -------------------------------------------------------------------
                         slack                                  0.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/maxpooling_finish_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.080ns (16.064%)  route 0.418ns (83.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.365ns (routing 0.500ns, distribution 0.865ns)
  Clock Net Delay (Destination): 2.056ns (routing 0.852ns, distribution 1.204ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.365     1.495    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X46Y110        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.553 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp2_reg/Q
                         net (fo=2, routed)           0.396     1.949    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp2
    SLICE_X47Y112        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.971 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/maxpooling_finish_req_i_1/O
                         net (fo=1, routed)           0.022     1.993    pl_top_m1/axi_interface_control_m1/information_read_write_m1/maxpooling_finish_req_i_1_n_0
    SLICE_X47Y112        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/maxpooling_finish_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.056     1.841    pl_top_m1/axi_interface_control_m1/information_read_write_m1/clk_out2
    SLICE_X47Y112        FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/maxpooling_finish_req_reg/C
                         clock pessimism             -0.057     1.784    
                         clock uncertainty            0.130     1.914    
    SLICE_X47Y112        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.974    pl_top_m1/axi_interface_control_m1/information_read_write_m1/maxpooling_finish_req_reg
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_in_load_image_clk_domain_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.058ns (14.146%)  route 0.352ns (85.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.476ns (routing 0.500ns, distribution 0.976ns)
  Clock Net Delay (Destination): 2.120ns (routing 0.852ns, distribution 1.268ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.476     1.606    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/AXI_CLK
    SLICE_X58Y125        FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y125        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.664 r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_reg[1]/Q
                         net (fo=1, routed)           0.352     2.016    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_reg_n_0_[1]
    SLICE_X58Y125        FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_in_load_image_clk_domain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.120     1.905    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
    SLICE_X58Y125        FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_in_load_image_clk_domain_reg[1]/C
                         clock pessimism             -0.110     1.795    
                         clock uncertainty            0.130     1.925    
    SLICE_X58Y125        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.987    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_in_load_image_clk_domain_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_in_load_image_clk_domain_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.061ns (14.489%)  route 0.360ns (85.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.476ns (routing 0.500ns, distribution 0.976ns)
  Clock Net Delay (Destination): 2.120ns (routing 0.852ns, distribution 1.268ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.476     1.606    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/AXI_CLK
    SLICE_X58Y125        FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y125        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.667 r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_reg[3]/Q
                         net (fo=1, routed)           0.360     2.027    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_reg_n_0_[3]
    SLICE_X58Y125        FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_in_load_image_clk_domain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.120     1.905    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
    SLICE_X58Y125        FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_in_load_image_clk_domain_reg[3]/C
                         clock pessimism             -0.110     1.795    
                         clock uncertainty            0.130     1.925    
    SLICE_X58Y125        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.987    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_in_load_image_clk_domain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.060ns (14.815%)  route 0.345ns (85.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.435ns (routing 0.500ns, distribution 0.935ns)
  Clock Net Delay (Destination): 2.057ns (routing 0.852ns, distribution 1.205ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.435     1.565    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/AXI_CLK
    SLICE_X54Y121        FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y121        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.625 r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_reg[2]/Q
                         net (fo=1, routed)           0.345     1.970    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record[2]
    SLICE_X54Y122        FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.057     1.842    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
    SLICE_X54Y122        FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[2]/C
                         clock pessimism             -0.108     1.734    
                         clock uncertainty            0.130     1.864    
    SLICE_X54Y122        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.924    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_fifo_pre_read_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_fifo_pre_read_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.058ns (11.508%)  route 0.446ns (88.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.341ns (routing 0.500ns, distribution 0.841ns)
  Clock Net Delay (Destination): 2.008ns (routing 0.852ns, distribution 1.156ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.341     1.471    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
    SLICE_X40Y94         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_fifo_pre_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.529 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_fifo_pre_read_reg/Q
                         net (fo=2, routed)           0.446     1.975    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_fifo_pre_read_reg_n_0
    SLICE_X39Y94         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_fifo_pre_read_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.008     1.793    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X39Y94         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_fifo_pre_read_reg1_reg/C
                         clock pessimism             -0.057     1.736    
                         clock uncertainty            0.130     1.866    
    SLICE_X39Y94         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.928    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_fifo_pre_read_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.211ns (49.415%)  route 0.216ns (50.585%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.405ns (routing 0.500ns, distribution 0.905ns)
  Clock Net Delay (Destination): 2.044ns (routing 0.852ns, distribution 1.192ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.405     1.535    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
    SLICE_X42Y121        FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.594 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[1]/Q
                         net (fo=17, routed)          0.070     1.664    pl_top_m1/buffer_control_m1/or_maxpooling_image_size[1]
    SLICE_X42Y122        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     1.699 r  pl_top_m1/buffer_control_m1/i___65/O
                         net (fo=1, routed)           0.010     1.709    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][2]
    SLICE_X42Y122        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.026     1.735 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/O[2]
                         net (fo=2, routed)           0.116     1.851    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_13
    SLICE_X42Y125        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.065     1.916 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_addr_r[6]_i_7/O
                         net (fo=1, routed)           0.010     1.926    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_addr_r[6]_i_7_n_0
    SLICE_X42Y125        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.026     1.952 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_addr_r_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.010     1.962    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr[1]
    SLICE_X42Y125        FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.044     1.829    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X42Y125        FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[1]/C
                         clock pessimism             -0.108     1.721    
                         clock uncertainty            0.130     1.851    
    SLICE_X42Y125        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.911    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/head_bufer_control_m1/algorithm_finish_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/head_bufer_control_m1/algorithm_finish_ack_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.057ns (13.318%)  route 0.371ns (86.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.423ns (routing 0.500ns, distribution 0.923ns)
  Clock Net Delay (Destination): 2.057ns (routing 0.852ns, distribution 1.205ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.423     1.553    pl_top_m1/buffer_control_m1/head_bufer_control_m1/AXI_CLK
    SLICE_X55Y122        FDRE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/algorithm_finish_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y122        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.610 r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/algorithm_finish_ack_reg/Q
                         net (fo=1, routed)           0.371     1.981    pl_top_m1/buffer_control_m1/head_bufer_control_m1/algorithm_finish_ack
    SLICE_X54Y122        FDRE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/algorithm_finish_ack_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.057     1.842    pl_top_m1/buffer_control_m1/head_bufer_control_m1/clk_out2
    SLICE_X54Y122        FDRE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/algorithm_finish_ack_r_reg/C
                         clock pessimism             -0.108     1.734    
                         clock uncertainty            0.130     1.864    
    SLICE_X54Y122        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.926    pl_top_m1/buffer_control_m1/head_bufer_control_m1/algorithm_finish_ack_r_reg
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_ack_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.060ns (13.793%)  route 0.375ns (86.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.423ns (routing 0.500ns, distribution 0.923ns)
  Clock Net Delay (Destination): 2.062ns (routing 0.852ns, distribution 1.210ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.423     1.553    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/AXI_CLK
    SLICE_X53Y122        FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y122        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.613 r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_ack_reg/Q
                         net (fo=1, routed)           0.375     1.988    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_ack
    SLICE_X53Y122        FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_ack_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.062     1.847    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
    SLICE_X53Y122        FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_ack_r_reg/C
                         clock pessimism             -0.108     1.739    
                         clock uncertainty            0.130     1.869    
    SLICE_X53Y122        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     1.931    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_ack_r_reg
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.219ns (50.461%)  route 0.215ns (49.539%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.405ns (routing 0.500ns, distribution 0.905ns)
  Clock Net Delay (Destination): 2.044ns (routing 0.852ns, distribution 1.192ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.405     1.535    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
    SLICE_X42Y121        FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.594 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[1]/Q
                         net (fo=17, routed)          0.070     1.664    pl_top_m1/buffer_control_m1/or_maxpooling_image_size[1]
    SLICE_X42Y122        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     1.699 r  pl_top_m1/buffer_control_m1/i___65/O
                         net (fo=1, routed)           0.010     1.709    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][2]
    SLICE_X42Y122        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[3])
                                                      0.042     1.751 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/O[3]
                         net (fo=3, routed)           0.116     1.867    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_12
    SLICE_X42Y125        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     1.924 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_addr_r[6]_i_6/O
                         net (fo=1, routed)           0.009     1.933    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_addr_r[6]_i_6_n_0
    SLICE_X42Y125        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.026     1.959 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_addr_r_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.010     1.969    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr[2]
    SLICE_X42Y125        FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.044     1.829    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X42Y125        FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[2]/C
                         clock pessimism             -0.108     1.721    
                         clock uncertainty            0.130     1.851    
    SLICE_X42Y125        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.911    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_in_load_image_clk_domain_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.058ns (13.182%)  route 0.382ns (86.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.476ns (routing 0.500ns, distribution 0.976ns)
  Clock Net Delay (Destination): 2.120ns (routing 0.852ns, distribution 1.268ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.476     1.606    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/AXI_CLK
    SLICE_X58Y125        FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y125        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.664 r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_reg[2]/Q
                         net (fo=1, routed)           0.382     2.046    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_reg_n_0_[2]
    SLICE_X58Y125        FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_in_load_image_clk_domain_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.120     1.905    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
    SLICE_X58Y125        FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_in_load_image_clk_domain_reg[2]/C
                         clock pessimism             -0.110     1.795    
                         clock uncertainty            0.130     1.925    
    SLICE_X58Y125        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     1.985    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_in_load_image_clk_domain_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL
  To Clock:  clk_out2_PLL

Setup :            0  Failing Endpoints,  Worst Slack        1.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/interrupt_m1/image_begin_inter_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.076ns (5.592%)  route 1.283ns (94.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 4.921 - 3.000 ) 
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    -0.378ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.801ns (routing 0.781ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.779ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.249    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.221 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4, routed)           1.801     1.580    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X11Y180        FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y180        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.656 r  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/Q
                         net (fo=1, routed)           1.283     2.939    pl_top_m1/interrupt_m1/image_begin_inter_r
    SLICE_X37Y155        FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.793     4.921    pl_top_m1/interrupt_m1/clk_out2
    SLICE_X37Y155        FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r1_reg/C
                         clock pessimism             -0.378     4.543    
                         clock uncertainty           -0.173     4.370    
    SLICE_X37Y155        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     4.395    pl_top_m1/interrupt_m1/image_begin_inter_r1_reg
  -------------------------------------------------------------------
                         required time                          4.395    
                         arrival time                          -2.939    
  -------------------------------------------------------------------
                         slack                                  1.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/interrupt_m1/image_begin_inter_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.058ns (6.721%)  route 0.805ns (93.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.378ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.602ns (routing 0.715ns, distribution 0.887ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.852ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     1.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.624    -0.115 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     0.099    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.123 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4, routed)           1.602     1.725    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X11Y180        FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y180        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.783 r  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/Q
                         net (fo=1, routed)           0.805     2.588    pl_top_m1/interrupt_m1/image_begin_inter_r
    SLICE_X37Y155        FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.018     1.803    pl_top_m1/interrupt_m1/clk_out2
    SLICE_X37Y155        FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r1_reg/C
                         clock pessimism              0.378     2.181    
                         clock uncertainty            0.173     2.354    
    SLICE_X37Y155        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.414    pl_top_m1/interrupt_m1/image_begin_inter_r1_reg
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_PLL
  To Clock:  clk_out2_PLL

Setup :            0  Failing Endpoints,  Worst Slack        0.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.080ns (4.556%)  route 1.676ns (95.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 5.040 - 3.000 ) 
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.213ns (routing 0.852ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.912ns (routing 0.779ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.213     1.998    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y206        FDPE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y206        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.078 f  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.676     3.754    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X68Y133        FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.912     5.040    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X68Y133        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.270     4.770    
                         clock uncertainty           -0.053     4.717    
    SLICE_X68Y133        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     4.651    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                          4.651    
                         arrival time                          -3.754    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.080ns (4.662%)  route 1.636ns (95.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 5.053 - 3.000 ) 
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.213ns (routing 0.852ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.779ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.213     1.998    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y206        FDPE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y206        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.078 f  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.636     3.714    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X72Y117        FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.925     5.053    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y117        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.270     4.783    
                         clock uncertainty           -0.053     4.730    
    SLICE_X72Y117        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     4.664    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          4.664    
                         arrival time                          -3.714    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.080ns (4.662%)  route 1.636ns (95.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 5.053 - 3.000 ) 
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.213ns (routing 0.852ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.779ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.213     1.998    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y206        FDPE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y206        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.078 f  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.636     3.714    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X72Y117        FDPE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.925     5.053    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y117        FDPE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.270     4.783    
                         clock uncertainty           -0.053     4.730    
    SLICE_X72Y117        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066     4.664    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          4.664    
                         arrival time                          -3.714    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.080ns (4.662%)  route 1.636ns (95.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 5.053 - 3.000 ) 
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.213ns (routing 0.852ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.779ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.213     1.998    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y206        FDPE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y206        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.078 f  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.636     3.714    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X72Y117        FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.925     5.053    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y117        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.270     4.783    
                         clock uncertainty           -0.053     4.730    
    SLICE_X72Y117        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     4.664    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          4.664    
                         arrival time                          -3.714    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.080ns (4.662%)  route 1.636ns (95.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 5.053 - 3.000 ) 
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.213ns (routing 0.852ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.779ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.213     1.998    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y206        FDPE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y206        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.078 f  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.636     3.714    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X72Y117        FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.925     5.053    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y117        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.270     4.783    
                         clock uncertainty           -0.053     4.730    
    SLICE_X72Y117        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     4.664    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          4.664    
                         arrival time                          -3.714    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.080ns (4.662%)  route 1.636ns (95.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 5.053 - 3.000 ) 
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.213ns (routing 0.852ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.779ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.213     1.998    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y206        FDPE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y206        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.078 f  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.636     3.714    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X72Y117        FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.925     5.053    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y117        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism             -0.270     4.783    
                         clock uncertainty           -0.053     4.730    
    SLICE_X72Y117        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     4.664    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          4.664    
                         arrival time                          -3.714    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.080ns (4.662%)  route 1.636ns (95.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 5.053 - 3.000 ) 
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.213ns (routing 0.852ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.779ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.213     1.998    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y206        FDPE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y206        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.078 f  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.636     3.714    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X72Y117        FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.925     5.053    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y117        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism             -0.270     4.783    
                         clock uncertainty           -0.053     4.730    
    SLICE_X72Y117        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     4.664    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          4.664    
                         arrival time                          -3.714    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.080ns (4.665%)  route 1.635ns (95.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 5.055 - 3.000 ) 
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.213ns (routing 0.852ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.779ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.213     1.998    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y206        FDPE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y206        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.078 f  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.635     3.713    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X72Y117        FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.927     5.055    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y117        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.270     4.785    
                         clock uncertainty           -0.053     4.732    
    SLICE_X72Y117        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     4.666    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.666    
                         arrival time                          -3.713    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.080ns (4.665%)  route 1.635ns (95.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 5.055 - 3.000 ) 
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.213ns (routing 0.852ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.779ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.213     1.998    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y206        FDPE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y206        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.078 f  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.635     3.713    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X72Y117        FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.927     5.055    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y117        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.270     4.785    
                         clock uncertainty           -0.053     4.732    
    SLICE_X72Y117        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     4.666    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          4.666    
                         arrival time                          -3.713    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.080ns (4.665%)  route 1.635ns (95.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 5.055 - 3.000 ) 
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.213ns (routing 0.852ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.779ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.213     1.998    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y206        FDPE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y206        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.078 f  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.635     3.713    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X72Y117        FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.927     5.055    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y117        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.270     4.785    
                         clock uncertainty           -0.053     4.732    
    SLICE_X72Y117        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     4.666    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          4.666    
                         arrival time                          -3.713    
  -------------------------------------------------------------------
                         slack                                  0.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    -0.149ns
  Clock Net Delay (Source):      1.205ns (routing 0.464ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.514ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        0.923     0.923    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.031    -0.108 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.040    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.057 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.205     1.262    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X76Y235        FDPE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y235        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.301 f  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.094     1.395    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X75Y235        FDPE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.036     1.036    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.412    -0.376 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.207    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.188 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.354     1.166    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X75Y235        FDPE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.149     1.315    
    SLICE_X75Y235        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.295    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    -0.149ns
  Clock Net Delay (Source):      1.205ns (routing 0.464ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.514ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        0.923     0.923    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.031    -0.108 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.040    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.057 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.205     1.262    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X76Y235        FDPE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y235        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.301 f  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.094     1.395    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X75Y235        FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.036     1.036    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.412    -0.376 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.207    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.188 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.354     1.166    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X75Y235        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.149     1.315    
    SLICE_X75Y235        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.295    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    -0.149ns
  Clock Net Delay (Source):      1.205ns (routing 0.464ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.514ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        0.923     0.923    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.031    -0.108 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.040    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.057 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.205     1.262    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X76Y235        FDPE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y235        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.301 f  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.094     1.395    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X75Y235        FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.036     1.036    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.412    -0.376 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.207    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.188 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.354     1.166    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X75Y235        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.149     1.315    
    SLICE_X75Y235        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.295    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Net Delay (Source):      1.105ns (routing 0.464ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.514ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        0.923     0.923    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.031    -0.108 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.040    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.057 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.105     1.162    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y88         FDPE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.201 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.090     1.291    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y88         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.036     1.036    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.412    -0.376 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.207    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.188 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.247     1.059    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y88         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.151     1.210    
    SLICE_X36Y88         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.190    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Net Delay (Source):      1.177ns (routing 0.464ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.514ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        0.923     0.923    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.031    -0.108 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.040    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.057 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.177     1.234    pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X76Y98         FDPE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.273 f  pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.099     1.372    pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X75Y98         FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.036     1.036    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.412    -0.376 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.207    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.188 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.331     1.143    pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X75Y98         FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.147     1.290    
    SLICE_X75Y98         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.270    pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Net Delay (Source):      1.177ns (routing 0.464ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.514ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        0.923     0.923    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.031    -0.108 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.040    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.057 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.177     1.234    pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X76Y98         FDPE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.273 f  pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.099     1.372    pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X75Y98         FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.036     1.036    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.412    -0.376 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.207    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.188 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.331     1.143    pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X75Y98         FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.147     1.290    
    SLICE_X75Y98         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.270    pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.139ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Net Delay (Source):      1.177ns (routing 0.464ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.514ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        0.923     0.923    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.031    -0.108 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.040    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.057 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.177     1.234    pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X76Y98         FDPE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.273 f  pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.099     1.372    pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X75Y98         FDPE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.036     1.036    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.412    -0.376 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.207    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.188 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.327     1.139    pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X75Y98         FDPE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.147     1.286    
    SLICE_X75Y98         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.266    pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      1.197ns (routing 0.464ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.347ns (routing 0.514ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        0.923     0.923    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.031    -0.108 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.040    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.057 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.197     1.254    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X63Y201        FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y201        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.294 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     1.360    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X63Y201        FDPE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.036     1.036    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.412    -0.376 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.207    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.188 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.347     1.159    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y201        FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.112     1.271    
    SLICE_X63Y201        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.251    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      1.197ns (routing 0.464ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.347ns (routing 0.514ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        0.923     0.923    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.031    -0.108 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.040    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.057 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.197     1.254    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X63Y201        FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y201        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.294 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     1.360    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X63Y201        FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.036     1.036    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.412    -0.376 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.207    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.188 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.347     1.159    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y201        FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.112     1.271    
    SLICE_X63Y201        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.251    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      1.197ns (routing 0.464ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.347ns (routing 0.514ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        0.923     0.923    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.031    -0.108 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.040    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.057 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.197     1.254    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X63Y201        FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y201        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.294 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     1.360    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X63Y201        FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.036     1.036    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.412    -0.376 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.207    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.188 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       1.347     1.159    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y201        FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.112     1.271    
    SLICE_X63Y201        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.251    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.109    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_out2_PLL

Setup :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[187]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 0.076ns (2.316%)  route 3.205ns (97.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.186ns = ( 5.186 - 3.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.549ns (routing 0.557ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.058ns (routing 0.779ns, distribution 1.279ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.549     1.712    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.788 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        3.205     4.993    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/soft_rstArray_n_reg[4]
    SLICE_X84Y190        FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[187]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.058     5.186    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/CLK
    SLICE_X84Y190        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[187]/C
                         clock pessimism              0.057     5.243    
                         clock uncertainty           -0.130     5.113    
    SLICE_X84Y190        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     5.047    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[187]
  -------------------------------------------------------------------
                         required time                          5.047    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[282]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.076ns (2.321%)  route 3.198ns (97.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 5.187 - 3.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.549ns (routing 0.557ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.059ns (routing 0.779ns, distribution 1.280ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.549     1.712    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.788 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        3.198     4.986    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/soft_rstArray_n_reg[4]
    SLICE_X84Y186        FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[282]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.059     5.187    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/CLK
    SLICE_X84Y186        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[282]/C
                         clock pessimism              0.057     5.244    
                         clock uncertainty           -0.130     5.114    
    SLICE_X84Y186        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     5.048    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[282]
  -------------------------------------------------------------------
                         required time                          5.048    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[285]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.076ns (2.321%)  route 3.198ns (97.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 5.187 - 3.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.549ns (routing 0.557ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.059ns (routing 0.779ns, distribution 1.280ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.549     1.712    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.788 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        3.198     4.986    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/soft_rstArray_n_reg[4]
    SLICE_X84Y186        FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[285]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.059     5.187    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/CLK
    SLICE_X84Y186        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[285]/C
                         clock pessimism              0.057     5.244    
                         clock uncertainty           -0.130     5.114    
    SLICE_X84Y186        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     5.048    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[285]
  -------------------------------------------------------------------
                         required time                          5.048    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[90]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.076ns (2.321%)  route 3.198ns (97.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 5.187 - 3.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.549ns (routing 0.557ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.059ns (routing 0.779ns, distribution 1.280ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.549     1.712    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.788 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        3.198     4.986    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/soft_rstArray_n_reg[4]
    SLICE_X84Y186        FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[90]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.059     5.187    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/CLK
    SLICE_X84Y186        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[90]/C
                         clock pessimism              0.057     5.244    
                         clock uncertainty           -0.130     5.114    
    SLICE_X84Y186        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     5.048    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[90]
  -------------------------------------------------------------------
                         required time                          5.048    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[93]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.076ns (2.321%)  route 3.198ns (97.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 5.187 - 3.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.549ns (routing 0.557ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.059ns (routing 0.779ns, distribution 1.280ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.549     1.712    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.788 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        3.198     4.986    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/soft_rstArray_n_reg[4]
    SLICE_X84Y186        FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[93]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.059     5.187    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/CLK
    SLICE_X84Y186        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[93]/C
                         clock pessimism              0.057     5.244    
                         clock uncertainty           -0.130     5.114    
    SLICE_X84Y186        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     5.048    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[93]
  -------------------------------------------------------------------
                         required time                          5.048    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[268]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.076ns (2.305%)  route 3.221ns (97.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 5.232 - 3.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.549ns (routing 0.557ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.104ns (routing 0.779ns, distribution 1.325ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.549     1.712    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.788 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        3.221     5.009    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/soft_rstArray_n_reg[4]
    SLICE_X87Y192        FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[268]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.104     5.232    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/CLK
    SLICE_X87Y192        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[268]/C
                         clock pessimism              0.057     5.289    
                         clock uncertainty           -0.130     5.159    
    SLICE_X87Y192        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     5.093    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[268]
  -------------------------------------------------------------------
                         required time                          5.093    
                         arrival time                          -5.009    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[76]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.076ns (2.305%)  route 3.221ns (97.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 5.232 - 3.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.549ns (routing 0.557ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.104ns (routing 0.779ns, distribution 1.325ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.549     1.712    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.788 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        3.221     5.009    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/soft_rstArray_n_reg[4]
    SLICE_X87Y192        FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[76]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.104     5.232    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/CLK
    SLICE_X87Y192        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[76]/C
                         clock pessimism              0.057     5.289    
                         clock uncertainty           -0.130     5.159    
    SLICE_X87Y192        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     5.093    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[76]
  -------------------------------------------------------------------
                         required time                          5.093    
                         arrival time                          -5.009    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[265]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.076ns (2.351%)  route 3.157ns (97.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.186ns = ( 5.186 - 3.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.549ns (routing 0.557ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.058ns (routing 0.779ns, distribution 1.279ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.549     1.712    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.788 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        3.157     4.945    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/soft_rstArray_n_reg[4]
    SLICE_X84Y188        FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[265]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.058     5.186    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/CLK
    SLICE_X84Y188        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[265]/C
                         clock pessimism              0.057     5.243    
                         clock uncertainty           -0.130     5.113    
    SLICE_X84Y188        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     5.047    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[265]
  -------------------------------------------------------------------
                         required time                          5.047    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[280]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.076ns (2.351%)  route 3.157ns (97.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.186ns = ( 5.186 - 3.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.549ns (routing 0.557ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.058ns (routing 0.779ns, distribution 1.279ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.549     1.712    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.788 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        3.157     4.945    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/soft_rstArray_n_reg[4]
    SLICE_X84Y188        FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[280]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.058     5.186    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/CLK
    SLICE_X84Y188        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[280]/C
                         clock pessimism              0.057     5.243    
                         clock uncertainty           -0.130     5.113    
    SLICE_X84Y188        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     5.047    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[280]
  -------------------------------------------------------------------
                         required time                          5.047    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[73]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.076ns (2.351%)  route 3.157ns (97.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.186ns = ( 5.186 - 3.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.549ns (routing 0.557ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.058ns (routing 0.779ns, distribution 1.279ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.549     1.712    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.788 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        3.157     4.945    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/soft_rstArray_n_reg[4]
    SLICE_X84Y188        FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[73]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.509     4.509    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.624     2.885 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.104    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.128 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.058     5.186    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/CLK
    SLICE_X84Y188        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[73]/C
                         clock pessimism              0.057     5.243    
                         clock uncertainty           -0.130     5.113    
    SLICE_X84Y188        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     5.047    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/window_data_out_reg[73]
  -------------------------------------------------------------------
                         required time                          5.047    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                  0.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/data_from_window_m1/window_data_out_reg[280]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.058ns (13.242%)  route 0.380ns (86.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.365ns (routing 0.500ns, distribution 0.865ns)
  Clock Net Delay (Destination): 2.073ns (routing 0.852ns, distribution 1.221ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.365     1.495    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.553 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        0.380     1.933    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/data_from_window_m1/soft_rstArray_n_reg[4]
    SLICE_X54Y104        FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/data_from_window_m1/window_data_out_reg[280]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.073     1.858    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/data_from_window_m1/CLK
    SLICE_X54Y104        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/data_from_window_m1/window_data_out_reg[280]/C
                         clock pessimism             -0.057     1.801    
                         clock uncertainty            0.130     1.931    
    SLICE_X54Y104        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.032     1.899    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/data_from_window_m1/window_data_out_reg[280]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/data_from_window_m1/window_data_out_reg[88]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.058ns (13.242%)  route 0.380ns (86.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.365ns (routing 0.500ns, distribution 0.865ns)
  Clock Net Delay (Destination): 2.073ns (routing 0.852ns, distribution 1.221ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.365     1.495    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.553 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        0.380     1.933    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/data_from_window_m1/soft_rstArray_n_reg[4]
    SLICE_X54Y104        FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/data_from_window_m1/window_data_out_reg[88]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.073     1.858    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/data_from_window_m1/CLK
    SLICE_X54Y104        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/data_from_window_m1/window_data_out_reg[88]/C
                         clock pessimism             -0.057     1.801    
                         clock uncertainty            0.130     1.931    
    SLICE_X54Y104        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.032     1.899    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/data_from_window_m1/window_data_out_reg[88]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/load_data_m1/load_image_m1/CalImageChannel_replication_m1/q_reg[64]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.058ns (10.432%)  route 0.498ns (89.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.365ns (routing 0.500ns, distribution 0.865ns)
  Clock Net Delay (Destination): 2.153ns (routing 0.852ns, distribution 1.301ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.365     1.495    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.553 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        0.498     2.051    pl_top_m1/load_data_m1/load_image_m1/CalImageChannel_replication_m1/soft_rstArray_n_reg[4]
    SLICE_X67Y110        FDCE                                         f  pl_top_m1/load_data_m1/load_image_m1/CalImageChannel_replication_m1/q_reg[64]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.153     1.938    pl_top_m1/load_data_m1/load_image_m1/CalImageChannel_replication_m1/clk_out2
    SLICE_X67Y110        FDCE                                         r  pl_top_m1/load_data_m1/load_image_m1/CalImageChannel_replication_m1/q_reg[64]/C
                         clock pessimism             -0.057     1.881    
                         clock uncertainty            0.130     2.011    
    SLICE_X67Y110        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.032     1.979    pl_top_m1/load_data_m1/load_image_m1/CalImageChannel_replication_m1/q_reg[64]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/load_data_m1/load_image_m1/CalImageChannel_replication_m1/q_reg[96]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.058ns (10.432%)  route 0.498ns (89.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.365ns (routing 0.500ns, distribution 0.865ns)
  Clock Net Delay (Destination): 2.153ns (routing 0.852ns, distribution 1.301ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.365     1.495    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.553 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        0.498     2.051    pl_top_m1/load_data_m1/load_image_m1/CalImageChannel_replication_m1/soft_rstArray_n_reg[4]
    SLICE_X67Y110        FDCE                                         f  pl_top_m1/load_data_m1/load_image_m1/CalImageChannel_replication_m1/q_reg[96]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.153     1.938    pl_top_m1/load_data_m1/load_image_m1/CalImageChannel_replication_m1/clk_out2
    SLICE_X67Y110        FDCE                                         r  pl_top_m1/load_data_m1/load_image_m1/CalImageChannel_replication_m1/q_reg[96]/C
                         clock pessimism             -0.057     1.881    
                         clock uncertainty            0.130     2.011    
    SLICE_X67Y110        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.032     1.979    pl_top_m1/load_data_m1/load_image_m1/CalImageChannel_replication_m1/q_reg[96]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/data_from_window_m1/window_data_out_reg[83]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.058ns (11.789%)  route 0.434ns (88.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.365ns (routing 0.500ns, distribution 0.865ns)
  Clock Net Delay (Destination): 2.057ns (routing 0.852ns, distribution 1.205ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.365     1.495    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.553 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        0.434     1.987    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/data_from_window_m1/soft_rstArray_n_reg[4]
    SLICE_X55Y103        FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/data_from_window_m1/window_data_out_reg[83]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.057     1.842    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/data_from_window_m1/CLK
    SLICE_X55Y103        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/data_from_window_m1/window_data_out_reg[83]/C
                         clock pessimism             -0.057     1.785    
                         clock uncertainty            0.130     1.915    
    SLICE_X55Y103        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.032     1.883    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/data_from_window_m1/window_data_out_reg[83]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/data_from_window_m1/window_data_out_reg[179]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.058ns (11.813%)  route 0.433ns (88.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.365ns (routing 0.500ns, distribution 0.865ns)
  Clock Net Delay (Destination): 2.055ns (routing 0.852ns, distribution 1.203ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.365     1.495    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.553 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        0.433     1.986    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/data_from_window_m1/soft_rstArray_n_reg[4]
    SLICE_X55Y103        FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/data_from_window_m1/window_data_out_reg[179]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.055     1.840    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/data_from_window_m1/CLK
    SLICE_X55Y103        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/data_from_window_m1/window_data_out_reg[179]/C
                         clock pessimism             -0.057     1.783    
                         clock uncertainty            0.130     1.913    
    SLICE_X55Y103        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.032     1.881    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/data_from_window_m1/window_data_out_reg[179]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_reg/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.058ns (12.134%)  route 0.420ns (87.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.365ns (routing 0.500ns, distribution 0.865ns)
  Clock Net Delay (Destination): 2.035ns (routing 0.852ns, distribution 1.183ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.365     1.495    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.553 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        0.420     1.973    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/soft_rstArray_n_reg[4]
    SLICE_X43Y127        FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.035     1.820    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X43Y127        FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_reg/C
                         clock pessimism             -0.057     1.763    
                         clock uncertainty            0.130     1.893    
    SLICE_X43Y127        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.032     1.861    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_reg
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/data_from_window_m1/window_data_out_reg[228]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.058ns (11.440%)  route 0.449ns (88.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.365ns (routing 0.500ns, distribution 0.865ns)
  Clock Net Delay (Destination): 2.028ns (routing 0.852ns, distribution 1.176ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.365     1.495    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.553 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        0.449     2.002    pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/data_from_window_m1/soft_rstArray_n_reg[4]
    SLICE_X48Y90         FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/data_from_window_m1/window_data_out_reg[228]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.028     1.813    pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/data_from_window_m1/CLK
    SLICE_X48Y90         FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/data_from_window_m1/window_data_out_reg[228]/C
                         clock pessimism             -0.057     1.756    
                         clock uncertainty            0.130     1.886    
    SLICE_X48Y90         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.032     1.854    pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/data_from_window_m1/window_data_out_reg[228]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/data_from_window_m1/window_data_out_reg[36]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.058ns (11.440%)  route 0.449ns (88.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.365ns (routing 0.500ns, distribution 0.865ns)
  Clock Net Delay (Destination): 2.028ns (routing 0.852ns, distribution 1.176ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.365     1.495    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.553 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        0.449     2.002    pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/data_from_window_m1/soft_rstArray_n_reg[4]
    SLICE_X48Y90         FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/data_from_window_m1/window_data_out_reg[36]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.028     1.813    pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/data_from_window_m1/CLK
    SLICE_X48Y90         FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/data_from_window_m1/window_data_out_reg[36]/C
                         clock pessimism             -0.057     1.756    
                         clock uncertainty            0.130     1.886    
    SLICE_X48Y90         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.032     1.854    pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/data_from_window_m1/window_data_out_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/data_from_window_m1/window_data_out_reg[227]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.058ns (7.370%)  route 0.729ns (92.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.074ns
  Clock Net Delay (Source):      1.365ns (routing 0.500ns, distribution 0.865ns)
  Clock Net Delay (Destination): 2.304ns (routing 0.852ns, distribution 1.452ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.365     1.495    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.553 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        0.729     2.282    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/data_from_window_m1/soft_rstArray_n_reg[4]
    SLICE_X90Y109        FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/data_from_window_m1/window_data_out_reg[227]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1688, routed)        1.686     1.686    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.179    -0.493 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.243    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.215 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=55426, routed)       2.304     2.089    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/data_from_window_m1/CLK
    SLICE_X90Y109        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/data_from_window_m1/window_data_out_reg[227]/C
                         clock pessimism             -0.057     2.032    
                         clock uncertainty            0.130     2.162    
    SLICE_X90Y109        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.032     2.130    pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/data_from_window_m1/window_data_out_reg[227]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.128ns (6.534%)  route 1.831ns (93.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 4.518 - 3.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.549ns (routing 0.557ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.388ns (routing 0.500ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.549     1.712    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.788 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        0.292     2.080    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X44Y119        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     2.132 f  pl_top_m1/reset_m1/cntij_threshold[3]_i_2/O
                         net (fo=309, routed)         1.539     3.671    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
    SLICE_X53Y110        FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.388     4.518    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X53Y110        FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
                         clock pessimism              0.140     4.658    
                         clock uncertainty           -0.114     4.544    
    SLICE_X53Y110        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     4.478    pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]
  -------------------------------------------------------------------
                         required time                          4.478    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[8]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.128ns (6.534%)  route 1.831ns (93.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 4.518 - 3.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.549ns (routing 0.557ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.388ns (routing 0.500ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.549     1.712    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.788 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        0.292     2.080    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X44Y119        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     2.132 f  pl_top_m1/reset_m1/cntij_threshold[3]_i_2/O
                         net (fo=309, routed)         1.539     3.671    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
    SLICE_X53Y110        FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.388     4.518    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X53Y110        FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[8]/C
                         clock pessimism              0.140     4.658    
                         clock uncertainty           -0.114     4.544    
    SLICE_X53Y110        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     4.478    pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[8]
  -------------------------------------------------------------------
                         required time                          4.478    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.128ns (6.584%)  route 1.816ns (93.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 4.514 - 3.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.549ns (routing 0.557ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.384ns (routing 0.500ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.549     1.712    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.788 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        0.292     2.080    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X44Y119        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     2.132 f  pl_top_m1/reset_m1/cntij_threshold[3]_i_2/O
                         net (fo=309, routed)         1.524     3.656    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
    SLICE_X54Y110        FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.384     4.514    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X54Y110        FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[2]/C
                         clock pessimism              0.140     4.654    
                         clock uncertainty           -0.114     4.540    
    SLICE_X54Y110        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     4.474    pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[2]
  -------------------------------------------------------------------
                         required time                          4.474    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[9]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.128ns (6.584%)  route 1.816ns (93.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 4.514 - 3.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.549ns (routing 0.557ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.384ns (routing 0.500ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.549     1.712    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.788 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        0.292     2.080    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X44Y119        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     2.132 f  pl_top_m1/reset_m1/cntij_threshold[3]_i_2/O
                         net (fo=309, routed)         1.524     3.656    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
    SLICE_X54Y110        FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.384     4.514    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X54Y110        FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[9]/C
                         clock pessimism              0.140     4.654    
                         clock uncertainty           -0.114     4.540    
    SLICE_X54Y110        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     4.474    pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[9]
  -------------------------------------------------------------------
                         required time                          4.474    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.128ns (6.588%)  route 1.815ns (93.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 4.516 - 3.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.549ns (routing 0.557ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.500ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.549     1.712    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.788 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        0.292     2.080    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X44Y119        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     2.132 f  pl_top_m1/reset_m1/cntij_threshold[3]_i_2/O
                         net (fo=309, routed)         1.523     3.655    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
    SLICE_X54Y110        FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.386     4.516    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X54Y110        FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]/C
                         clock pessimism              0.140     4.656    
                         clock uncertainty           -0.114     4.542    
    SLICE_X54Y110        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     4.476    pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]
  -------------------------------------------------------------------
                         required time                          4.476    
                         arrival time                          -3.655    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[11]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.128ns (6.588%)  route 1.815ns (93.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 4.516 - 3.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.549ns (routing 0.557ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.500ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.549     1.712    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.788 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        0.292     2.080    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X44Y119        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     2.132 f  pl_top_m1/reset_m1/cntij_threshold[3]_i_2/O
                         net (fo=309, routed)         1.523     3.655    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
    SLICE_X54Y110        FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.386     4.516    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X54Y110        FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[11]/C
                         clock pessimism              0.140     4.656    
                         clock uncertainty           -0.114     4.542    
    SLICE_X54Y110        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     4.476    pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[11]
  -------------------------------------------------------------------
                         required time                          4.476    
                         arrival time                          -3.655    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.128ns (6.615%)  route 1.807ns (93.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 4.508 - 3.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.549ns (routing 0.557ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.378ns (routing 0.500ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.549     1.712    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.788 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        0.292     2.080    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X44Y119        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     2.132 f  pl_top_m1/reset_m1/cntij_threshold[3]_i_2/O
                         net (fo=309, routed)         1.515     3.647    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
    SLICE_X53Y108        FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.378     4.508    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X53Y108        FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[7]/C
                         clock pessimism              0.140     4.648    
                         clock uncertainty           -0.114     4.534    
    SLICE_X53Y108        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     4.468    pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[7]
  -------------------------------------------------------------------
                         required time                          4.468    
                         arrival time                          -3.647    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.128ns (6.625%)  route 1.804ns (93.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 4.507 - 3.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.549ns (routing 0.557ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.500ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.549     1.712    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.788 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        0.292     2.080    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X44Y119        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     2.132 f  pl_top_m1/reset_m1/cntij_threshold[3]_i_2/O
                         net (fo=309, routed)         1.512     3.644    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
    SLICE_X53Y108        FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.377     4.507    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X53Y108        FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[1]/C
                         clock pessimism              0.140     4.647    
                         clock uncertainty           -0.114     4.533    
    SLICE_X53Y108        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     4.467    pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[1]
  -------------------------------------------------------------------
                         required time                          4.467    
                         arrival time                          -3.644    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.128ns (6.625%)  route 1.804ns (93.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 4.507 - 3.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.549ns (routing 0.557ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.500ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.549     1.712    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.788 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        0.292     2.080    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X44Y119        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     2.132 f  pl_top_m1/reset_m1/cntij_threshold[3]_i_2/O
                         net (fo=309, routed)         1.512     3.644    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
    SLICE_X53Y108        FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.377     4.507    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X53Y108        FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[4]/C
                         clock pessimism              0.140     4.647    
                         clock uncertainty           -0.114     4.533    
    SLICE_X53Y108        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     4.467    pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[4]
  -------------------------------------------------------------------
                         required time                          4.467    
                         arrival time                          -3.644    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_pl_0 rise@3.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.128ns (6.625%)  route 1.804ns (93.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 4.507 - 3.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.549ns (routing 0.557ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.500ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.549     1.712    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X44Y117        FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.788 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3111, routed)        0.292     2.080    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X44Y119        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     2.132 f  pl_top_m1/reset_m1/cntij_threshold[3]_i_2/O
                         net (fo=309, routed)         1.512     3.644    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
    SLICE_X53Y108        FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.000     3.000 r  
    PS8_X0Y0             PS8                          0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.105    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.130 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.377     4.507    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X53Y108        FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[5]/C
                         clock pessimism              0.140     4.647    
                         clock uncertainty           -0.114     4.533    
    SLICE_X53Y108        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     4.467    pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[5]
  -------------------------------------------------------------------
                         required time                          4.467    
                         arrival time                          -3.644    
  -------------------------------------------------------------------
                         slack                                  0.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.676%)  route 0.097ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.957ns (routing 0.306ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.347ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        0.957     1.050    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X67Y227        FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y227        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.089 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.097     1.186    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X66Y227        FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.093     1.209    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y227        FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.107     1.102    
    SLICE_X66Y227        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.082    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.676%)  route 0.097ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.957ns (routing 0.306ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.347ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        0.957     1.050    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X67Y227        FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y227        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.089 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.097     1.186    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X66Y227        FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.093     1.209    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y227        FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.107     1.102    
    SLICE_X66Y227        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.082    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.949ns (routing 0.306ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.347ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        0.949     1.042    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X64Y220        FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y220        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.081 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.099     1.180    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X63Y220        FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.084     1.200    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y220        FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.107     1.093    
    SLICE_X63Y220        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.073    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.949ns (routing 0.306ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.347ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        0.949     1.042    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X64Y220        FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y220        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.081 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.099     1.180    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X63Y220        FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.084     1.200    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y220        FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.107     1.093    
    SLICE_X63Y220        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.073    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.676%)  route 0.097ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.957ns (routing 0.306ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.347ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        0.957     1.050    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X67Y227        FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y227        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.089 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.097     1.186    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X66Y227        FDPE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.089     1.205    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y227        FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.107     1.098    
    SLICE_X66Y227        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.078    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.949ns (routing 0.306ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.347ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        0.949     1.042    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X64Y220        FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y220        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.081 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.099     1.180    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X63Y220        FDPE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.080     1.196    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y220        FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.107     1.089    
    SLICE_X63Y220        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.069    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.697%)  route 0.069ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      0.927ns (routing 0.306ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.347ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        0.927     1.020    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y120        FDPE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y120        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.060 f  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.069     1.129    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X57Y120        FDPE                                         f  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.060     1.176    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X57Y120        FDPE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.139     1.037    
    SLICE_X57Y120        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.017    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.697%)  route 0.069ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      0.927ns (routing 0.306ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.347ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        0.927     1.020    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y120        FDPE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y120        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.060 f  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.069     1.129    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X57Y120        FDPE                                         f  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.060     1.176    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X57Y120        FDPE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.139     1.037    
    SLICE_X57Y120        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.017    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.039ns (21.081%)  route 0.146ns (78.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.888ns (routing 0.306ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.347ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        0.888     0.981    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X55Y121        FDPE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.020 f  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.146     1.166    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X57Y120        FDPE                                         f  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.056     1.172    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y120        FDPE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.100     1.072    
    SLICE_X57Y120        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     1.052    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.039ns (21.081%)  route 0.146ns (78.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.888ns (routing 0.306ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.347ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        0.888     0.981    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X55Y121        FDPE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.020 f  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.146     1.166    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X57Y120        FDPE                                         f  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1688, routed)        1.056     1.172    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y120        FDPE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.100     1.072    
    SLICE_X57Y120        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.052    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.114    





