

================================================================
== Vivado HLS Report for 'findpeaks'
================================================================
* Date:           Thu Jun 01 00:37:45 2017

* Version:        2016.4 (Build 1722992 on Wed Mar 08 18:30:27 MST 2017)
* Project:        Signal_Detection
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.30|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  600009|  600009|  600009|  600009|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                    |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- memset_shift_buf  |       2|       2|         1|          -|          -|       3|    no    |
        |- Local_Maxima      |  600004|  600004|         6|          1|          1|  600000|    yes   |
        +--------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    173|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|     150|    496|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    155|
|Register         |        -|      -|     220|     87|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     370|    911|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +-------------------------+----------------------+---------+-------+----+-----+
    |detect_calls_fcmpbkb_U5  |detect_calls_fcmpbkb  |        0|      0|  75|  248|
    |detect_calls_fcmpbkb_U6  |detect_calls_fcmpbkb  |        0|      0|  75|  248|
    +-------------------------+----------------------+---------+-------+----+-----+
    |Total                    |                      |        0|      0| 150|  496|
    +-------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_224_p2              |     +    |      0|  0|  20|          20|           1|
    |indvarinc_fu_160_p2      |     +    |      0|  0|   2|           2|           1|
    |ap_block_state4          |    and   |      0|  0|   1|           1|           1|
    |or_cond_fu_360_p2        |    and   |      0|  0|   1|           1|           1|
    |tmp_12_fu_350_p2         |    and   |      0|  0|   1|           1|           1|
    |tmp_14_fu_355_p2         |    and   |      0|  0|   1|           1|           1|
    |tmp_18_fu_335_p2         |    and   |      0|  0|   1|           1|           1|
    |tmp_20_fu_340_p2         |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_218_p2       |   icmp   |      0|  0|   7|          20|          20|
    |notlhs2_fu_282_p2        |   icmp   |      0|  0|   3|           8|           2|
    |notlhs6_fu_317_p2        |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_252_p2         |   icmp   |      0|  0|   3|           8|           2|
    |notrhs3_fu_288_p2        |   icmp   |      0|  0|   8|          23|           1|
    |notrhs7_fu_323_p2        |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_258_p2         |   icmp   |      0|  0|   8|          23|           1|
    |tmp_2_fu_180_p2          |   icmp   |      0|  0|   1|           2|           1|
    |tmp_fu_202_p2            |   icmp   |      0|  0|   2|           2|           3|
    |tmp_s_fu_166_p2          |   icmp   |      0|  0|   1|           2|           1|
    |ap_block_state1          |    or    |      0|  0|   1|           1|           1|
    |ap_enable_pp0            |    or    |      0|  0|   1|           1|           1|
    |tmp_10_fu_346_p2         |    or    |      0|  0|   1|           1|           1|
    |tmp_11_fu_294_p2         |    or    |      0|  0|   1|           1|           1|
    |tmp_17_fu_329_p2         |    or    |      0|  0|   1|           1|           1|
    |shift_buf_0_1_fu_186_p3  |  select  |      0|  0|  32|           1|          32|
    |shift_buf_1_1_fu_194_p3  |  select  |      0|  0|  32|           1|           1|
    |tmp_1_fu_172_p3          |  select  |      0|  0|  32|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 173|         155|          81|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |   1|          5|    1|          5|
    |ap_enable_reg_pp0_iter1       |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter5       |   1|          2|    1|          2|
    |invdar_reg_98                 |   2|          2|    2|          4|
    |samples_V_blk_n               |   1|          2|    1|          2|
    |shift_buf_1_13_phi_fu_135_p4  |  32|          2|   32|         64|
    |shift_buf_1_13_reg_130        |  32|          2|   32|         64|
    |shift_buf_1_2_phi_fu_123_p4   |  32|          2|   32|         64|
    |shift_buf_1_2_reg_120         |  32|          2|   32|         64|
    |tmp_3_reg_109                 |  20|          2|   20|         40|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 155|         25|  155|        313|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   4|   0|    4|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter4_tmp_11_reg_427  |   1|   0|    1|          0|
    |exitcond_reg_396                          |   1|   0|    1|          0|
    |invdar_reg_98                             |   2|   0|    2|          0|
    |notlhs_reg_417                            |   1|   0|    1|          0|
    |notrhs_reg_422                            |   1|   0|    1|          0|
    |shift_buf_1_13_reg_130                    |  32|   0|   32|          0|
    |shift_buf_1_2_reg_120                     |  32|   0|   32|          0|
    |shift_buf_1_fu_74                         |  32|   0|   32|          0|
    |shift_buf_fu_70                           |  32|   0|   32|          0|
    |tmp_11_reg_427                            |   1|   0|    1|          0|
    |tmp_13_reg_433                            |   1|   0|    1|          0|
    |tmp_20_reg_438                            |   1|   0|    1|          0|
    |tmp_22_reg_410                            |  32|   0|   32|          0|
    |tmp_3_reg_109                             |  20|   0|   20|          0|
    |tmp_5_reg_405                             |  20|   0|   32|         12|
    |exitcond_reg_396                          |   0|   1|    1|          0|
    |notlhs_reg_417                            |   0|   1|    1|          0|
    |notrhs_reg_422                            |   0|   1|    1|          0|
    |shift_buf_1_13_reg_130                    |   0|  32|   32|          0|
    |tmp_22_reg_410                            |   0|  32|   32|          0|
    |tmp_5_reg_405                             |   0|  20|   32|         12|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 220|  87|  331|         24|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |   findpeaks  | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |   findpeaks  | return value |
|ap_start            |  in |    1| ap_ctrl_hs |   findpeaks  | return value |
|ap_done             | out |    1| ap_ctrl_hs |   findpeaks  | return value |
|ap_continue         |  in |    1| ap_ctrl_hs |   findpeaks  | return value |
|ap_idle             | out |    1| ap_ctrl_hs |   findpeaks  | return value |
|ap_ready            | out |    1| ap_ctrl_hs |   findpeaks  | return value |
|samples_V_dout      |  in |   32|   ap_fifo  |   samples_V  |    pointer   |
|samples_V_empty_n   |  in |    1|   ap_fifo  |   samples_V  |    pointer   |
|samples_V_read      | out |    1|   ap_fifo  |   samples_V  |    pointer   |
|amplitude_V         | out |   32|   ap_vld   |  amplitude_V |    pointer   |
|amplitude_V_ap_vld  | out |    1|   ap_vld   |  amplitude_V |    pointer   |
|locations_V         | out |   32|   ap_vld   |  locations_V |    pointer   |
|locations_V_ap_vld  | out |    1|   ap_vld   |  locations_V |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

