INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/LAB0/Logic/SignalExt_32/SignalExt_32.srcs/sim_1/new/SignalExt_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalExt_32_tb
