| Class               | Category      | Extension     | IsaSet        | BaseCode    | Mod       | Reg       | Pattern                                                                                             | Operands
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| ADDPS               | SSE           | SSE           |               | 0f 58       | mm        | rrr       | 0x0F 0x58 no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | REG0=XMM_R():rw:ps MEM0:r:ps
| ADDPS               | SSE           | SSE           |               | 0f 58       | 0b11      | rrr       | 0x0F 0x58 no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=XMM_R():rw:ps REG1=XMM_B():r:ps
| ADDSS               | SSE           | SSE           |               | 0f 58       | mm        | rrr       | 0x0F 0x58 f3_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  IGNORE66() MODRM()                    | REG0=XMM_R():rw:ss MEM0:r:ss
| ADDSS               | SSE           | SSE           |               | 0f 58       | 0b11      | rrr       | 0x0F 0x58 f3_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  IGNORE66()                           | REG0=XMM_R():rw:ss REG1=XMM_B():r:ss
| ANDNPS              | LOGICAL_FP    | SSE           |               | 0f 55       | mm        | rrr       | 0x0F 0x55 no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | REG0=XMM_R():rw:xud MEM0:r:xud
| ANDNPS              | LOGICAL_FP    | SSE           |               | 0f 55       | 0b11      | rrr       | 0x0F 0x55 no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=XMM_R():rw:xud REG1=XMM_B():r:xud
| ANDPS               | LOGICAL_FP    | SSE           |               | 0f 54       | mm        | rrr       | 0x0F 0x54 no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | REG0=XMM_R():rw:xud MEM0:r:xud
| ANDPS               | LOGICAL_FP    | SSE           |               | 0f 54       | 0b11      | rrr       | 0x0F 0x54 no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=XMM_R():rw:xud REG1=XMM_B():r:xud
| CMPPS               | SSE           | SSE           |               | 0f c2       | mm        | rrr       | 0x0F 0xC2 no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM() UIMM8()                       | REG0=XMM_R():rw:ps MEM0:r:ps IMM0:r:b
| CMPPS               | SSE           | SSE           |               | 0f c2       | 0b11      | rrr       | 0x0F 0xC2 no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  UIMM8()                              | REG0=XMM_R():rw:ps REG1=XMM_B():r:ps IMM0:r:b
| CMPSS               | SSE           | SSE           |               | 0f c2       | mm        | rrr       | 0x0F 0xC2 f3_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  IGNORE66() MODRM() UIMM8()            | REG0=XMM_R():rw:ss MEM0:r:ss IMM0:r:b
| CMPSS               | SSE           | SSE           |               | 0f c2       | 0b11      | rrr       | 0x0F 0xC2 f3_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  IGNORE66() UIMM8()                   | REG0=XMM_R():rw:ss REG1=XMM_B():r:ss IMM0:r:b
| COMISS              | SSE           | SSE           |               | 0f 2f       | mm        | rrr       | 0x0F 0x2F no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | REG0=XMM_R():r:ss MEM0:r:ss
| COMISS              | SSE           | SSE           |               | 0f 2f       | 0b11      | rrr       | 0x0F 0x2F no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=XMM_R():r:ss REG1=XMM_B():r:ss
| CVTPI2PS            | CONVERT       | SSE           |               | 0f 2a       | mm        | rrr       | 0x0F 0x2A no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | REG0=XMM_R():w:q:f32 MEM0:r:q:i32
| CVTPI2PS            | CONVERT       | SSE           |               | 0f 2a       | 0b11      | rrr       | 0x0F 0x2A no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=XMM_R():w:q:f32 REG1=MMX_B():r:q:i32
| CVTPS2PI            | CONVERT       | SSE           |               | 0f 2d       | mm        | rrr       | 0x0F 0x2D no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | REG0=MMX_R():w:q:i32 MEM0:r:q:f32
| CVTPS2PI            | CONVERT       | SSE           |               | 0f 2d       | 0b11      | rrr       | 0x0F 0x2D no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=MMX_R():w:q:i32 REG1=XMM_B():r:q:f32
| CVTSI2SS            | CONVERT       | SSE           |               | 0f 2a       | mm        | rrr       | 0x0F 0x2A f3_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  IGNORE66() norexw_prefix MODRM()      | REG0=XMM_R():w:ss:f32 MEM0:r:d:i32
| CVTSI2SS            | CONVERT       | SSE           |               | 0f 2a       | 0b11      | rrr       | 0x0F 0x2A f3_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  IGNORE66() norexw_prefix             | REG0=XMM_R():w:ss:f32 REG1=GPR32_B():r:d:i32
| CVTSI2SS            | CONVERT       | SSE           |               | 0f 2a       | mm        | rrr       | 0x0F 0x2A f3_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  IGNORE66() rexw_prefix MODRM()        | REG0=XMM_R():w:ss:f32 MEM0:r:q:i32
| CVTSI2SS            | CONVERT       | SSE           |               | 0f 2a       | 0b11      | rrr       | 0x0F 0x2A f3_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  IGNORE66() rexw_prefix               | REG0=XMM_R():w:ss:f32 REG1=GPR64_B():r:q:i32
| CVTSS2SI            | CONVERT       | SSE           |               | 0f 2d       | mm        | rrr       | 0x0F 0x2D f3_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  IGNORE66() norexw_prefix MODRM()      | REG0=GPR32_R():w:d:i32 MEM0:r:ss:f32
| CVTSS2SI            | CONVERT       | SSE           |               | 0f 2d       | 0b11      | rrr       | 0x0F 0x2D f3_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  IGNORE66() norexw_prefix             | REG0=GPR32_R():w:d:i32 REG1=XMM_B():r:ss:f32
| CVTSS2SI            | CONVERT       | SSE           |               | 0f 2d       | mm        | rrr       | 0x0F 0x2D f3_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  IGNORE66() rexw_prefix MODRM()        | REG0=GPR64_R():w:q:i64 MEM0:r:ss:f32
| CVTSS2SI            | CONVERT       | SSE           |               | 0f 2d       | 0b11      | rrr       | 0x0F 0x2D f3_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  IGNORE66() rexw_prefix               | REG0=GPR64_R():w:q:i64 REG1=XMM_B():r:ss:f32
| CVTTPS2PI           | CONVERT       | SSE           |               | 0f 2c       | mm        | rrr       | 0x0F 0x2C no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | REG0=MMX_R():w:q:i32 MEM0:r:q:f32
| CVTTPS2PI           | CONVERT       | SSE           |               | 0f 2c       | 0b11      | rrr       | 0x0F 0x2C no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=MMX_R():w:q:i32 REG1=XMM_B():r:q:f32
| CVTTSS2SI           | CONVERT       | SSE           |               | 0f 2c       | mm        | rrr       | 0x0F 0x2C f3_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  IGNORE66() norexw_prefix MODRM()      | REG0=GPR32_R():w:d:i32 MEM0:r:ss:f32
| CVTTSS2SI           | CONVERT       | SSE           |               | 0f 2c       | 0b11      | rrr       | 0x0F 0x2C f3_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  IGNORE66() norexw_prefix             | REG0=GPR32_R():w:d:i32 REG1=XMM_B():r:ss:f32
| CVTTSS2SI           | CONVERT       | SSE           |               | 0f 2c       | mm        | rrr       | 0x0F 0x2C f3_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  IGNORE66() rexw_prefix MODRM()        | REG0=GPR64_R():w:q:i64 MEM0:r:ss:f32
| CVTTSS2SI           | CONVERT       | SSE           |               | 0f 2c       | 0b11      | rrr       | 0x0F 0x2C f3_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  IGNORE66() rexw_prefix               | REG0=GPR64_R():w:q:i64 REG1=XMM_B():r:ss:f32
| DIVPS               | SSE           | SSE           |               | 0f 5e       | mm        | rrr       | 0x0F 0x5E no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | REG0=XMM_R():rw:ps MEM0:r:ps
| DIVPS               | SSE           | SSE           |               | 0f 5e       | 0b11      | rrr       | 0x0F 0x5E no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=XMM_R():rw:ps REG1=XMM_B():r:ps
| DIVSS               | SSE           | SSE           |               | 0f 5e       | mm        | rrr       | 0x0F 0x5E f3_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  IGNORE66() MODRM()                    | REG0=XMM_R():rw:ss MEM0:r:ss
| DIVSS               | SSE           | SSE           |               | 0f 5e       | 0b11      | rrr       | 0x0F 0x5E f3_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  IGNORE66()                           | REG0=XMM_R():rw:ss REG1=XMM_B():r:ss
| FXRSTOR             | SSE           | SSE           | FXSAVE        | 0f ae       | mm        | 0b001     | 0x0F 0xAE MOD[mm] MOD!=3 REG[0b001] RM[nnn]   no_refining_prefix norexw_prefix MODRM()              | MEM0:r:mfpxenv REG0=XED_REG_X87CONTROL:w:SUPP
| FXRSTOR64           | SSE           | SSE           | FXSAVE64      | 0f ae       | mm        | 0b001     | 0x0F 0xAE MOD[mm] MOD!=3 REG[0b001] RM[nnn]   no_refining_prefix rexw_prefix MODRM()                | MEM0:r:mfpxenv REG0=XED_REG_X87CONTROL:w:SUPP
| FXSAVE              | SSE           | SSE           | FXSAVE        | 0f ae       | mm        | 0b000     | 0x0F 0xAE  MOD[mm] MOD!=3 REG[0b000] RM[nnn]  no_refining_prefix norexw_prefix MODRM()              | MEM0:w:mfpxenv REG0=XED_REG_X87CONTROL:r:SUPP
| FXSAVE64            | SSE           | SSE           | FXSAVE64      | 0f ae       | mm        | 0b000     | 0x0F 0xAE  MOD[mm] MOD!=3 REG[0b000] RM[nnn]  no_refining_prefix rexw_prefix MODRM()                | MEM0:w:mfpxenv REG0=XED_REG_X87CONTROL:r:SUPP
| LDMXCSR             | SSE           | SSE           | SSEMXCSR      | 0f ae       | mm        | 0b010     | 0x0F 0xAE MOD[mm] MOD!=3 REG[0b010] RM[nnn]  no_refining_prefix MODRM()                             | MEM0:r:d REG0=XED_REG_MXCSR:w:SUPP
| MAXPS               | SSE           | SSE           |               | 0f 5f       | mm        | rrr       | 0x0F 0x5F no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | REG0=XMM_R():rw:ps MEM0:r:ps
| MAXPS               | SSE           | SSE           |               | 0f 5f       | 0b11      | rrr       | 0x0F 0x5F no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=XMM_R():rw:ps REG1=XMM_B():r:ps
| MAXSS               | SSE           | SSE           |               | 0f 5f       | mm        | rrr       | 0x0F 0x5F f3_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  IGNORE66() MODRM()                    | REG0=XMM_R():rw:ss MEM0:r:ss
| MAXSS               | SSE           | SSE           |               | 0f 5f       | 0b11      | rrr       | 0x0F 0x5F f3_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  IGNORE66()                           | REG0=XMM_R():rw:ss REG1=XMM_B():r:ss
| MINPS               | SSE           | SSE           |               | 0f 5d       | mm        | rrr       | 0x0F 0x5D no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | REG0=XMM_R():rw:ps MEM0:r:ps
| MINPS               | SSE           | SSE           |               | 0f 5d       | 0b11      | rrr       | 0x0F 0x5D no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=XMM_R():rw:ps REG1=XMM_B():r:ps
| MINSS               | SSE           | SSE           |               | 0f 5d       | mm        | rrr       | 0x0F 0x5D f3_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  IGNORE66() MODRM()                    | REG0=XMM_R():rw:ss MEM0:r:ss
| MINSS               | SSE           | SSE           |               | 0f 5d       | 0b11      | rrr       | 0x0F 0x5D f3_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  IGNORE66()                           | REG0=XMM_R():rw:ss REG1=XMM_B():r:ss
| MOVAPS              | DATAXFER      | SSE           |               | 0f 28       | mm        | rrr       | 0x0F 0x28 no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | REG0=XMM_R():w:ps MEM0:r:ps
| MOVAPS              | DATAXFER      | SSE           |               | 0f 28       | 0b11      | rrr       | 0x0F 0x28 no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=XMM_R():w:ps REG1=XMM_B():r:ps
| MOVAPS              | DATAXFER      | SSE           |               | 0f 29       | mm        | rrr       | 0x0F 0x29 no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | MEM0:w:ps REG0=XMM_R():r:ps
| MOVAPS              | DATAXFER      | SSE           |               | 0f 29       | 0b11      | rrr       | 0x0F 0x29 no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=XMM_B():w:ps REG1=XMM_R():r:ps
| MOVHLPS             | DATAXFER      | SSE           |               | 0f 12       | 0b11      | rrr       | 0x0F 0x12 no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=XMM_R():w:q:f32 REG1=XMM_B():r:q:f32
| MOVHPS              | DATAXFER      | SSE           |               | 0f 16       | mm        | rrr       | 0x0F 0x16 no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | REG0=XMM_R():w:q:f32 MEM0:r:q:f32
| MOVHPS              | DATAXFER      | SSE           |               | 0f 17       | mm        | rrr       | 0x0F 0x17 no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                | MEM0:w:q:f32 REG0=XMM_R():r:ps:f32
| MOVLHPS             | DATAXFER      | SSE           |               | 0f 16       | 0b11      | rrr       | 0x0F 0x16 no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=XMM_R():w:q:f32 REG1=XMM_B():r:q:f32
| MOVLPS              | DATAXFER      | SSE           |               | 0f 12       | mm        | rrr       | 0x0F 0x12 no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | REG0=XMM_R():w:q:f32 MEM0:r:q:f32
| MOVLPS              | DATAXFER      | SSE           |               | 0f 13       | mm        | rrr       | 0x0F 0x13 no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                | MEM0:w:q:f32 REG0=XMM_R():r:ps:f32
| MOVMSKPS            | DATAXFER      | SSE           |               | 0f 50       | 0b11      | rrr       | 0x0F 0x50 no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=GPR32_R():w REG1=XMM_B():r:ps
| MOVNTPS             | DATAXFER      | SSE           |               | 0f 2b       | mm        | rrr       | 0x0F 0x2B no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | MEM0:w:dq REG0=XMM_R():r:ps
| MOVSS               | DATAXFER      | SSE           |               | 0f 10       | mm        | rrr       | 0x0F 0x10 f3_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  IGNORE66() MODRM()                    | REG0=XMM_R():w:dq:f32 MEM0:r:ss
| MOVSS               | DATAXFER      | SSE           |               | 0f 10       | 0b11      | rrr       | 0x0F 0x10 f3_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  IGNORE66()                           | REG0=XMM_R():w:ss REG1=XMM_B():r:ss
| MOVSS               | DATAXFER      | SSE           |               | 0f 11       | mm        | rrr       | 0x0F 0x11 f3_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  IGNORE66() MODRM()                    | MEM0:w:ss REG0=XMM_R():r:ss
| MOVSS               | DATAXFER      | SSE           |               | 0f 11       | 0b11      | rrr       | 0x0F 0x11 f3_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  IGNORE66()                           | REG0=XMM_B():w:ss REG1=XMM_R():r:ss
| MOVUPS              | DATAXFER      | SSE           |               | 0f 10       | mm        | rrr       | 0x0F 0x10 no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | REG0=XMM_R():w:ps MEM0:r:ps
| MOVUPS              | DATAXFER      | SSE           |               | 0f 10       | 0b11      | rrr       | 0x0F 0x10 no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=XMM_R():w:ps REG1=XMM_B():r:ps
| MOVUPS              | DATAXFER      | SSE           |               | 0f 11       | mm        | rrr       | 0x0F 0x11 no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | MEM0:w:ps REG0=XMM_R():r:ps
| MOVUPS              | DATAXFER      | SSE           |               | 0f 11       | 0b11      | rrr       | 0x0F 0x11 no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=XMM_B():w:ps REG1=XMM_R():r:ps
| MULPS               | SSE           | SSE           |               | 0f 59       | mm        | rrr       | 0x0F 0x59 no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | REG0=XMM_R():rw:ps MEM0:r:ps
| MULPS               | SSE           | SSE           |               | 0f 59       | 0b11      | rrr       | 0x0F 0x59 no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=XMM_R():rw:ps REG1=XMM_B():r:ps
| MULSS               | SSE           | SSE           |               | 0f 59       | mm        | rrr       | 0x0F 0x59 f3_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  IGNORE66() MODRM()                    | REG0=XMM_R():rw:ss MEM0:r:ss
| MULSS               | SSE           | SSE           |               | 0f 59       | 0b11      | rrr       | 0x0F 0x59 f3_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  IGNORE66()                           | REG0=XMM_R():rw:ss REG1=XMM_B():r:ss
| ORPS                | LOGICAL_FP    | SSE           |               | 0f 56       | mm        | rrr       | 0x0F 0x56 no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | REG0=XMM_R():rw:xud MEM0:r:xud
| ORPS                | LOGICAL_FP    | SSE           |               | 0f 56       | 0b11      | rrr       | 0x0F 0x56 no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=XMM_R():rw:xud REG1=XMM_B():r:xud
| PREFETCHNTA         | PREFETCH      | SSE           | SSE_PREFETCH  | 0f 18       | mm        | 0b000     | 0x0F 0x18 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM()                                                 | MEM0:r:mprefetch
| PREFETCHT0          | PREFETCH      | SSE           | SSE_PREFETCH  | 0f 18       | mm        | 0b001     | 0x0F 0x18 MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM()                                                 | MEM0:r:mprefetch
| PREFETCHT1          | PREFETCH      | SSE           | SSE_PREFETCH  | 0f 18       | mm        | 0b010     | 0x0F 0x18 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM()                                                 | MEM0:r:mprefetch
| PREFETCHT2          | PREFETCH      | SSE           | SSE_PREFETCH  | 0f 18       | mm        | 0b011     | 0x0F 0x18 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM()                                                 | MEM0:r:mprefetch
| RCPPS               | SSE           | SSE           |               | 0f 53       | mm        | rrr       | 0x0F 0x53 no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | REG0=XMM_R():w:ps MEM0:r:ps
| RCPPS               | SSE           | SSE           |               | 0f 53       | 0b11      | rrr       | 0x0F 0x53 no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=XMM_R():w:ps REG1=XMM_B():r:ps
| RCPSS               | SSE           | SSE           |               | 0f 53       | mm        | rrr       | 0x0F 0x53 f3_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  IGNORE66() MODRM()                    | REG0=XMM_R():w:ss MEM0:r:ss
| RCPSS               | SSE           | SSE           |               | 0f 53       | 0b11      | rrr       | 0x0F 0x53 f3_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  IGNORE66()                           | REG0=XMM_R():w:ss REG1=XMM_B():r:ss
| RSQRTPS             | SSE           | SSE           |               | 0f 52       | mm        | rrr       | 0x0F 0x52 no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | REG0=XMM_R():w:ps MEM0:r:ps
| RSQRTPS             | SSE           | SSE           |               | 0f 52       | 0b11      | rrr       | 0x0F 0x52 no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=XMM_R():w:ps REG1=XMM_B():r:ps
| RSQRTSS             | SSE           | SSE           |               | 0f 52       | mm        | rrr       | 0x0F 0x52 f3_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  IGNORE66() MODRM()                    | REG0=XMM_R():w:ss MEM0:r:ss
| RSQRTSS             | SSE           | SSE           |               | 0f 52       | 0b11      | rrr       | 0x0F 0x52 f3_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  IGNORE66()                           | REG0=XMM_R():w:ss REG1=XMM_B():r:ss
| SFENCE              | MISC          | SSE           |               | 0f ae       | 0b11      | 0b111     | 0x0F 0xAE  MOD[0b11] MOD=3 REG[0b111] RM[nnn]  no_refining_prefix                                   | 
| SHUFPS              | SSE           | SSE           |               | 0f c6       | mm        | rrr       | 0x0F 0xC6 no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM() UIMM8()                       | REG0=XMM_R():rw:ps MEM0:r:ps IMM0:r:b
| SHUFPS              | SSE           | SSE           |               | 0f c6       | 0b11      | rrr       | 0x0F 0xC6 no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  UIMM8()                              | REG0=XMM_R():rw:ps REG1=XMM_B():r:ps IMM0:r:b
| SQRTPS              | SSE           | SSE           |               | 0f 51       | mm        | rrr       | 0x0F 0x51 no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | REG0=XMM_R():w:ps MEM0:r:ps
| SQRTPS              | SSE           | SSE           |               | 0f 51       | 0b11      | rrr       | 0x0F 0x51 no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=XMM_R():w:ps REG1=XMM_B():r:ps
| SQRTSS              | SSE           | SSE           |               | 0f 51       | mm        | rrr       | 0x0F 0x51 f3_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  IGNORE66() MODRM()                    | REG0=XMM_R():w:ss MEM0:r:ss
| SQRTSS              | SSE           | SSE           |               | 0f 51       | 0b11      | rrr       | 0x0F 0x51 f3_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  IGNORE66()                           | REG0=XMM_R():w:ss REG1=XMM_B():r:ss
| STMXCSR             | SSE           | SSE           | SSEMXCSR      | 0f ae       | mm        | 0b011     | 0x0F 0xAE MOD[mm] MOD!=3 REG[0b011] RM[nnn] no_refining_prefix  MODRM()                             | MEM0:w:d REG0=XED_REG_MXCSR:r:SUPP
| SUBPS               | SSE           | SSE           |               | 0f 5c       | mm        | rrr       | 0x0F 0x5C no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | REG0=XMM_R():rw:ps MEM0:r:ps
| SUBPS               | SSE           | SSE           |               | 0f 5c       | 0b11      | rrr       | 0x0F 0x5C no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=XMM_R():rw:ps REG1=XMM_B():r:ps
| SUBSS               | SSE           | SSE           |               | 0f 5c       | mm        | rrr       | 0x0F 0x5C f3_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  IGNORE66() MODRM()                    | REG0=XMM_R():rw:ss MEM0:r:ss
| SUBSS               | SSE           | SSE           |               | 0f 5c       | 0b11      | rrr       | 0x0F 0x5C f3_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  IGNORE66()                           | REG0=XMM_R():rw:ss REG1=XMM_B():r:ss
| UCOMISS             | SSE           | SSE           |               | 0f 2e       | mm        | rrr       | 0x0F 0x2E no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | REG0=XMM_R():r:ss MEM0:r:ss
| UCOMISS             | SSE           | SSE           |               | 0f 2e       | 0b11      | rrr       | 0x0F 0x2E no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=XMM_R():r:ss REG1=XMM_B():r:ss
| UNPCKHPS            | SSE           | SSE           |               | 0f 15       | mm        | rrr       | 0x0F 0x15 no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | REG0=XMM_R():rw:ps MEM0:r:dq
| UNPCKHPS            | SSE           | SSE           |               | 0f 15       | 0b11      | rrr       | 0x0F 0x15 no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=XMM_R():rw:ps REG1=XMM_B():r:dq
| UNPCKLPS            | SSE           | SSE           |               | 0f 14       | mm        | rrr       | 0x0F 0x14 no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | REG0=XMM_R():rw:ps MEM0:r:dq
| UNPCKLPS            | SSE           | SSE           |               | 0f 14       | 0b11      | rrr       | 0x0F 0x14 no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=XMM_R():rw:ps REG1=XMM_B():r:q
| XORPS               | LOGICAL_FP    | SSE           |               | 0f 57       | mm        | rrr       | 0x0F 0x57 no_refining_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                               | REG0=XMM_R():rw:xud MEM0:r:xud
| XORPS               | LOGICAL_FP    | SSE           |               | 0f 57       | 0b11      | rrr       | 0x0F 0x57 no_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                       | REG0=XMM_R():rw:xud REG1=XMM_B():r:xud
