// Seed: 2063201466
module module_0 (
    input supply1 id_0,
    input tri0 id_1
    , id_26,
    input supply1 id_2,
    output supply1 id_3,
    input tri id_4,
    output tri id_5,
    input uwire id_6,
    output wand id_7,
    input wire id_8,
    input uwire id_9,
    output wor id_10,
    output uwire id_11,
    input wand id_12,
    output supply1 id_13,
    input wire id_14,
    input wire id_15,
    output wand id_16,
    input wire id_17,
    input wor id_18,
    output wire id_19,
    input tri1 id_20,
    input supply1 id_21,
    input wor id_22,
    output wor id_23,
    input uwire id_24
);
  assign id_11 = 1;
  assign id_5 = id_1;
  assign id_26[1] = id_12;
  wire id_27 = id_7++;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output tri id_2,
    input wire id_3,
    input supply1 id_4,
    output supply1 id_5,
    output tri1 id_6,
    input supply1 id_7,
    input supply1 id_8
);
  assign id_5 = 1'b0 == id_4;
  module_0(
      id_3,
      id_8,
      id_4,
      id_1,
      id_3,
      id_5,
      id_7,
      id_1,
      id_3,
      id_0,
      id_1,
      id_5,
      id_7,
      id_1,
      id_3,
      id_0,
      id_2,
      id_4,
      id_8,
      id_5,
      id_4,
      id_4,
      id_3,
      id_5,
      id_0
  );
endmodule
