module Chiaxung_1hz
#(parameter N= 26)
( input wire clk, output wire q );

// signal declaration
reg [N-1:0] r_reg=0;
wire [N-1:0] r_next;

// body, register
always @(posedge clk)
r_reg<=r_next;

// next state logic
assign r_next = r_reg + 1'b1;

// output logic
assign q=r_reg[25];

endmodule

