<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/insts/static_inst.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_412cb1e3c3e0b307fb4e20a3bc9a2471.html">insts</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">static_inst.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arch_2arm_2insts_2static__inst_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2010-2013,2016-2018 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2007-2008 The Florida State University</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Authors: Stephen Hines</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_INSTS_STATICINST_HH__</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define __ARCH_ARM_INSTS_STATICINST_HH__</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2faults_8hh.html">arch/arm/faults.hh</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2utility_8hh.html">arch/arm/utility.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2system_8hh.html">arch/arm/system.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="exec__context_8hh.html">cpu/exec_context.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2static__inst_8hh.html">cpu/static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="byteswap_8hh.html">sim/byteswap.hh</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceArmISA.html">ArmISA</a></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;{</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmStaticInst.html">   59</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a> : <span class="keyword">public</span> <a class="code" href="classStaticInst.html">StaticInst</a></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;{</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmStaticInst.html#a99efe0e18dff07cbd529c387398e9606">   62</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a99efe0e18dff07cbd529c387398e9606">aarch64</a>;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmStaticInst.html#a892f1f2171db8cbba6e632c688663f84">   63</a></span>&#160;    uint8_t <a class="code" href="classArmISA_1_1ArmStaticInst.html#a892f1f2171db8cbba6e632c688663f84">intWidth</a>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    int32_t <a class="code" href="classArmISA_1_1ArmStaticInst.html#a7aafcca97676656331a38e49d9282ca9">shift_rm_imm</a>(uint32_t <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>, uint32_t shamt,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                         uint32_t <a class="code" href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a>, uint32_t cfval) <span class="keyword">const</span>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    int32_t <a class="code" href="classArmISA_1_1ArmStaticInst.html#a22e48083eb0b8f578e066c131bcf288d">shift_rm_rs</a>(uint32_t <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>, uint32_t shamt,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                        uint32_t <a class="code" href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a>, uint32_t cfval) <span class="keyword">const</span>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a7b740a57a519f91ba57b6d2601c3b7d0">shift_carry_imm</a>(uint32_t <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>, uint32_t shamt,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                         uint32_t <a class="code" href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a>, uint32_t cfval) <span class="keyword">const</span>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#afb0ae0edf5bcc149420cc409e2f07706">shift_carry_rs</a>(uint32_t <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>, uint32_t shamt,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                        uint32_t <a class="code" href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a>, uint32_t cfval) <span class="keyword">const</span>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    int64_t <a class="code" href="classArmISA_1_1ArmStaticInst.html#aca0e7ec299a9a6442e02278f9a822e47">shiftReg64</a>(uint64_t <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>, uint64_t shiftAmt,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                       <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> <a class="code" href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a>, uint8_t <a class="code" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    int64_t <a class="code" href="classArmISA_1_1ArmStaticInst.html#a38e10a1df3604d8bc0ffe7d8bd87ea8b">extendReg64</a>(uint64_t <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>, <a class="code" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmExtendType</a> <a class="code" href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a>,</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                        uint64_t shiftAmt, uint8_t <a class="code" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keyword">template</span>&lt;<span class="keywordtype">int</span> w<span class="keywordtype">id</span>th&gt;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmStaticInst.html#ab3db369765d542e62f4a69605e121a38">   82</a></span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#ab3db369765d542e62f4a69605e121a38">saturateOp</a>(int32_t &amp;res, int64_t op1, int64_t op2, <span class="keywordtype">bool</span> sub=<span class="keyword">false</span>)</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    {</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        int64_t midRes = sub ? (op1 - op2) : (op1 + op2);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(midRes, <a class="code" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>) != <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(midRes, <a class="code" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a> - 1)) {</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;            <span class="keywordflow">if</span> (midRes &gt; 0)</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                res = (<a class="code" href="base_2types_8hh.html#a959db1cfc6f9f5c23aefcda92bfc763e">LL</a>(1) &lt;&lt; (<a class="code" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a> - 1)) - 1;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                res = -(<a class="code" href="base_2types_8hh.html#a959db1cfc6f9f5c23aefcda92bfc763e">LL</a>(1) &lt;&lt; (<a class="code" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a> - 1));</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;            res = midRes;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        }</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    }</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmStaticInst.html#ac3ee8b49f102dcfb025c5b52efb04751">   98</a></span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#ac3ee8b49f102dcfb025c5b52efb04751">satInt</a>(int32_t &amp;res, int64_t <a class="code" href="namespaceX86ISA.html#a4007a753f3efe061571f1c4ce2e5114f">op</a>, <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>)</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    {</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        width--;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        <span class="keywordflow">if</span> (op &gt;= (<a class="code" href="base_2types_8hh.html#a959db1cfc6f9f5c23aefcda92bfc763e">LL</a>(1) &lt;&lt; width)) {</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;            res = (<a class="code" href="base_2types_8hh.html#a959db1cfc6f9f5c23aefcda92bfc763e">LL</a>(1) &lt;&lt; <a class="code" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>) - 1;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (op &lt; -(<a class="code" href="base_2types_8hh.html#a959db1cfc6f9f5c23aefcda92bfc763e">LL</a>(1) &lt;&lt; width)) {</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;            res = -(<a class="code" href="base_2types_8hh.html#a959db1cfc6f9f5c23aefcda92bfc763e">LL</a>(1) &lt;&lt; <a class="code" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>);</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;            res = <a class="code" href="namespaceX86ISA.html#a4007a753f3efe061571f1c4ce2e5114f">op</a>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        }</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    }</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keyword">template</span>&lt;<span class="keywordtype">int</span> w<span class="keywordtype">id</span>th&gt;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmStaticInst.html#afd5414ae0012f8b1f5db227719b0de57">  115</a></span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#afd5414ae0012f8b1f5db227719b0de57">uSaturateOp</a>(uint32_t &amp;res, int64_t op1, int64_t op2, <span class="keywordtype">bool</span> sub=<span class="keyword">false</span>)</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    {</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        int64_t midRes = sub ? (op1 - op2) : (op1 + op2);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        <span class="keywordflow">if</span> (midRes &gt;= (<a class="code" href="base_2types_8hh.html#a959db1cfc6f9f5c23aefcda92bfc763e">LL</a>(1) &lt;&lt; <a class="code" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>)) {</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;            res = (<a class="code" href="base_2types_8hh.html#a959db1cfc6f9f5c23aefcda92bfc763e">LL</a>(1) &lt;&lt; <a class="code" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>) - 1;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (midRes &lt; 0) {</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;            res = 0;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;            res = midRes;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        }</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    }</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmStaticInst.html#aeec6e68879d2b739f1066b2dd02da0fa">  131</a></span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#aeec6e68879d2b739f1066b2dd02da0fa">uSatInt</a>(int32_t &amp;res, int64_t <a class="code" href="namespaceX86ISA.html#a4007a753f3efe061571f1c4ce2e5114f">op</a>, <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>)</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    {</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        <span class="keywordflow">if</span> (op &gt;= (<a class="code" href="base_2types_8hh.html#a959db1cfc6f9f5c23aefcda92bfc763e">LL</a>(1) &lt;&lt; width)) {</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;            res = (<a class="code" href="base_2types_8hh.html#a959db1cfc6f9f5c23aefcda92bfc763e">LL</a>(1) &lt;&lt; <a class="code" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>) - 1;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (op &lt; 0) {</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;            res = 0;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;            res = <a class="code" href="namespaceX86ISA.html#a4007a753f3efe061571f1c4ce2e5114f">op</a>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        }</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    }</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="comment">// Constructor</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmStaticInst.html#ad2b88138610e1f49dafb22df2d3c8733">  146</a></span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#ad2b88138610e1f49dafb22df2d3c8733">ArmStaticInst</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                  OpClass __opClass)</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        : <a class="code" href="classStaticInst.html">StaticInst</a>(mnem, _machInst, __opClass)</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    {</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        aarch64 = <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>.aarch64;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(<a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, 28, 24) == 0x10)</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;            intWidth = 64;  <span class="comment">// Force 64-bit width for ADR/ADRP</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;            intWidth = (aarch64 &amp;&amp; <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(<a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, 31)) ? 64 : 32;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    }</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx,</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                     uint8_t opWidth = 0) <span class="keyword">const</span>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a62d783ddb67b516bd0daf4e03ed9312b">printFloatReg</a>(std::ostream &amp;os, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx) <span class="keyword">const</span>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a596d4e08e5b23b65fd3cf281340ed59e">printVecReg</a>(std::ostream &amp;os, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx,</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                     <span class="keywordtype">bool</span> isSveVecReg = <span class="keyword">false</span>) <span class="keyword">const</span>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#ab2d2986518baa9f82670c8554f7d54cb">printVecPredReg</a>(std::ostream &amp;os, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx) <span class="keyword">const</span>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#ad7ba1abe0377ce0ea256b6677c597280">printCCReg</a>(std::ostream &amp;os, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx) <span class="keyword">const</span>;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a00c2f8099475eeedf72e4dd23d6941ab">printMiscReg</a>(std::ostream &amp;os, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx) <span class="keyword">const</span>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(std::ostream &amp;os,</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                       <span class="keyword">const</span> std::string &amp;suffix = <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                       <span class="keywordtype">bool</span> withPred = <span class="keyword">true</span>,</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                       <span class="keywordtype">bool</span> withCond64 = <span class="keyword">false</span>,</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                       <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ConditionCode</a> cond64 = <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64aa70d927da179eb57d3aadf6ecc27898e">COND_UC</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#add74160fe9cbc696019632788e348bcb">printTarget</a>(std::ostream &amp;os, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> target,</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const</span>;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a888b665e4fcfa89310b80cbda23689ca">printCondition</a>(std::ostream &amp;os, <span class="keywordtype">unsigned</span> code,</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                        <span class="keywordtype">bool</span> noImplicit=<span class="keyword">false</span>) <span class="keyword">const</span>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#aba74a01b3b7cb32d17c1f4f7d7c0f2ff">printMemSymbol</a>(std::ostream &amp;os, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                        <span class="keyword">const</span> std::string &amp;prefix, <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                        <span class="keyword">const</span> std::string &amp;suffix) <span class="keyword">const</span>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a2a6d36a46514bb80a0b7e8e09320ece9">printShiftOperand</a>(std::ostream &amp;os, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>,</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                           <span class="keywordtype">bool</span> immShift, uint32_t shiftAmt,</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                           <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#a4bad5cc5c9b261061b70f032741fb163">rs</a>, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> <a class="code" href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a9eae0c7959ee41127dbe11a385251482">printExtendOperand</a>(<span class="keywordtype">bool</span> firstOperand, std::ostream &amp;os,</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                            <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> rm, <a class="code" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmExtendType</a> type,</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                            int64_t shiftAmt) <span class="keyword">const</span>;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a701deeb2e11617dc9ae353ae27b6c8b5">printPFflags</a>(std::ostream &amp;os, <span class="keywordtype">int</span> flag) <span class="keyword">const</span>;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a8834c8e74e5c2d6f3656ea30966393f7">printDataInst</a>(std::ostream &amp;os, <span class="keywordtype">bool</span> withImm) <span class="keyword">const</span>;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a8834c8e74e5c2d6f3656ea30966393f7">printDataInst</a>(std::ostream &amp;os, <span class="keywordtype">bool</span> withImm, <span class="keywordtype">bool</span> immShift, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#ae32c8ef7b61b7855b3a47485974d0e2f">s</a>,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                       <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#ada4e065139ef501b35aaec37db4a76cb">rd</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> rm,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                       <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> rs, uint32_t shiftAmt, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> type,</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                       uint64_t <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmStaticInst.html#a957c672a552b87572f910f71010a3b79">  194</a></span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a957c672a552b87572f910f71010a3b79">advancePC</a>(<a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> &amp;pcState)<span class="keyword"> const override</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        pcState.advance();</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    }</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    std::string <a class="code" href="classArmISA_1_1ArmStaticInst.html#a2b949b20644edba3a5af9c22410ab872">generateDisassembly</a>(</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="keyword">static</span> <span class="keyword">inline</span> uint32_t</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmStaticInst.html#ada2d1752b617cf5b82dd2c5f5da849cd">  203</a></span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#ada2d1752b617cf5b82dd2c5f5da849cd">cpsrWriteByInstr</a>(CPSR cpsr, uint32_t <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, SCR scr, NSACR nsacr,</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;            uint8_t byteMask, <span class="keywordtype">bool</span> affectState, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a1e2e2ee4ddd793196769ceafc5203864">nmfi</a>, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    {</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        <span class="keywordtype">bool</span> privileged   = (cpsr.mode != <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">MODE_USER</a>);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        <span class="keywordtype">bool</span> haveVirt     = <a class="code" href="classArmSystem.html#a51a4ad0c83ab4119e940d3ca38ea3061">ArmSystem::haveVirtualization</a>(tc);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        <span class="keywordtype">bool</span> haveSecurity = <a class="code" href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">ArmSystem::haveSecurity</a>(tc);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        <span class="keywordtype">bool</span> isSecure     = <a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(scr, cpsr) || !haveSecurity;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        uint32_t bitMask = 0;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(byteMask, 3)) {</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;            <span class="keywordtype">unsigned</span> lowIdx = affectState ? 24 : 27;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;            bitMask = bitMask | <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(31, lowIdx);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        }</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(byteMask, 2)) {</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;            bitMask = bitMask | <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(19, 16);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        }</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(byteMask, 1)) {</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;            <span class="keywordtype">unsigned</span> highIdx = affectState ? 15 : 9;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;            <span class="keywordtype">unsigned</span> lowIdx = (privileged &amp;&amp; (isSecure || scr.aw || haveVirt))</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                            ? 8 : 9;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;            bitMask = bitMask | <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(highIdx, lowIdx);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        }</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(byteMask, 0)) {</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;            <span class="keywordflow">if</span> (privileged) {</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                bitMask |= 1 &lt;&lt; 7;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                <span class="keywordflow">if</span> ( (!nmfi || !((val &gt;&gt; 6) &amp; 0x1)) &amp;&amp;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                     (isSecure || scr.fw || haveVirt) ) {</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                    bitMask |= 1 &lt;&lt; 6;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                }</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                <span class="comment">// Now check the new mode is allowed</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> newMode = (<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>) (val &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(5));</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> oldMode = (<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>)(uint32_t)cpsr.mode;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                <span class="keywordflow">if</span> (!<a class="code" href="namespaceArmISA.html#a9770037b8955f1e6377e3aaa3e54d28e">badMode</a>(tc, newMode)) {</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                    <span class="keywordtype">bool</span> validModeChange = <span class="keyword">true</span>;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                    <span class="comment">// Check for attempts to enter modes only permitted in</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                    <span class="comment">// Secure state from Non-secure state. These are Monitor</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                    <span class="comment">// mode (&#39;10110&#39;), and FIQ mode (&#39;10001&#39;) if the Security</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                    <span class="comment">// Extensions have reserved it.</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                    <span class="keywordflow">if</span> (!isSecure &amp;&amp; newMode == <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">MODE_MON</a>)</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                        validModeChange = <span class="keyword">false</span>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                    <span class="keywordflow">if</span> (!isSecure &amp;&amp; newMode == <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa86013c5c3682ecc03deaf42c249be495">MODE_FIQ</a> &amp;&amp; nsacr.rfr == <span class="charliteral">&#39;1&#39;</span>)</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                        validModeChange = <span class="keyword">false</span>;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                    <span class="comment">// There is no Hyp mode (&#39;11010&#39;) in Secure state, so that</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                    <span class="comment">// is UNPREDICTABLE</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                    <span class="keywordflow">if</span> (scr.ns == <span class="charliteral">&#39;0&#39;</span> &amp;&amp; newMode == <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>)</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                        validModeChange = <span class="keyword">false</span>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                    <span class="comment">// Cannot move into Hyp mode directly from a Non-secure</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                    <span class="comment">// PL1 mode</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                    <span class="keywordflow">if</span> (!isSecure &amp;&amp; oldMode != <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a> &amp;&amp; newMode == <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>)</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                        validModeChange = <span class="keyword">false</span>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                    <span class="comment">// Cannot move out of Hyp mode with this function except</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                    <span class="comment">// on an exception return</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                    <span class="keywordflow">if</span> (oldMode == <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a> &amp;&amp; newMode != <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a> &amp;&amp; !affectState)</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                        validModeChange = <span class="keyword">false</span>;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                    <span class="comment">// Must not change to 64 bit when running in 32 bit mode</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                    <span class="keywordflow">if</span> (!opModeIs64(oldMode) &amp;&amp; opModeIs64(newMode))</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                        validModeChange = <span class="keyword">false</span>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                    <span class="comment">// If we passed all of the above then set the bit mask to</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                    <span class="comment">// copy the mode accross</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                    <span class="keywordflow">if</span> (validModeChange) {</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                        bitMask = bitMask | <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(5);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                        <a class="code" href="logging_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;Illegal change to CPSR mode attempted\n&quot;</span>);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                    }</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                    <a class="code" href="logging_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;Ignoring write of bad mode to CPSR.\n&quot;</span>);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                }</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;            }</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;            <span class="keywordflow">if</span> (affectState)</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                bitMask = bitMask | (1 &lt;&lt; 5);</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        }</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        <span class="keywordflow">return</span> ((uint32_t)cpsr &amp; ~bitMask) | (val &amp; bitMask);</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    }</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keyword">static</span> <span class="keyword">inline</span> uint32_t</div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmStaticInst.html#a7e259fd3a7508458183d2cd17f8cd6bd">  281</a></span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a7e259fd3a7508458183d2cd17f8cd6bd">spsrWriteByInstr</a>(uint32_t spsr, uint32_t <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>,</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;            uint8_t byteMask, <span class="keywordtype">bool</span> affectState)</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    {</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        uint32_t bitMask = 0;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(byteMask, 3))</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;            bitMask = bitMask | <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(31, 24);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(byteMask, 2))</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;            bitMask = bitMask | <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(19, 16);</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(byteMask, 1))</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;            bitMask = bitMask | <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(15, 8);</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(byteMask, 0))</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;            bitMask = bitMask | <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(7, 0);</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        <span class="keywordflow">return</span> ((spsr &amp; ~bitMask) | (val &amp; bitMask));</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    }</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmStaticInst.html#ad09414dd7c85bb719b25ea433df124b8">  299</a></span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#ad09414dd7c85bb719b25ea433df124b8">readPC</a>(<a class="code" href="classExecContext.html">ExecContext</a> *xc)</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    {</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        <span class="keywordflow">return</span> xc-&gt;<a class="code" href="classExecContext.html#a90ebbb4c159b256803867ebec289b460">pcState</a>().instPC();</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    }</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmStaticInst.html#abb9634d471dae0b3a214c790349b6e46">  305</a></span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#abb9634d471dae0b3a214c790349b6e46">setNextPC</a>(<a class="code" href="classExecContext.html">ExecContext</a> *xc, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    {</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> pc = xc-&gt;<a class="code" href="classExecContext.html#a90ebbb4c159b256803867ebec289b460">pcState</a>();</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        pc.instNPC(val);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        xc-&gt;<a class="code" href="classExecContext.html#a90ebbb4c159b256803867ebec289b460">pcState</a>(pc);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    }</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">class</span> T&gt;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <span class="keyword">static</span> <span class="keyword">inline</span> T</div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmStaticInst.html#a1f0b3ba3faf7b680b16f8d7163c3763a">  314</a></span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1f0b3ba3faf7b680b16f8d7163c3763a">cSwap</a>(T <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <span class="keywordtype">bool</span> big)</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    {</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        <span class="keywordflow">if</span> (big) {</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="byteswap_8hh.html#ab1193bcd42532bded409ce76412605e4">letobe</a>(val);</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        }</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    }</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">class</span> T, <span class="keyword">class</span> E&gt;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keyword">static</span> <span class="keyword">inline</span> T</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmStaticInst.html#a0d2e9b7acd5988292d4b89031d1f07b3">  325</a></span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a0d2e9b7acd5988292d4b89031d1f07b3">cSwap</a>(T <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <span class="keywordtype">bool</span> big)</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    {</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="classRefCounted.html#ae232708cf06eb0428f653f7da4a10278">count</a> = <span class="keyword">sizeof</span>(T) / <span class="keyword">sizeof</span>(<a class="code" href="namespaceX86ISA.html#a0ca5e25122bfd70d3d1e254b5a53df8f">E</a>);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        <span class="keyword">union </span>{</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;            T tVal;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;            <a class="code" href="namespaceX86ISA.html#a0ca5e25122bfd70d3d1e254b5a53df8f">E</a> eVals[<a class="code" href="classRefCounted.html#ae232708cf06eb0428f653f7da4a10278">count</a>];</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        } conv;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        conv.tVal = <a class="code" href="byteswap_8hh.html#a0056d1406080babcaeff852a5d6023b2">htole</a>(val);</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        <span class="keywordflow">if</span> (big) {</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classRefCounted.html#ae232708cf06eb0428f653f7da4a10278">count</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;                conv.eVals[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = <a class="code" href="byteswap_8hh.html#ab1193bcd42532bded409ce76412605e4">letobe</a>(conv.eVals[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]);</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;            }</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classRefCounted.html#ae232708cf06eb0428f653f7da4a10278">count</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;                conv.eVals[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = conv.eVals[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>];</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;            }</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        }</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a>(conv.tVal);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    }</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <span class="comment">// Perform an interworking branch.</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmStaticInst.html#ae3c0d6f622f39726f977ef6c49a42156">  347</a></span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#ae3c0d6f622f39726f977ef6c49a42156">setIWNextPC</a>(<a class="code" href="classExecContext.html">ExecContext</a> *xc, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    {</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> pc = xc-&gt;<a class="code" href="classExecContext.html#a90ebbb4c159b256803867ebec289b460">pcState</a>();</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        pc.instIWNPC(val);</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        xc-&gt;<a class="code" href="classExecContext.html#a90ebbb4c159b256803867ebec289b460">pcState</a>(pc);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    }</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="comment">// Perform an interworking branch in ARM mode, a regular branch</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <span class="comment">// otherwise.</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmStaticInst.html#aab8510126b1bd12f286d46f10c9c166b">  357</a></span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#aab8510126b1bd12f286d46f10c9c166b">setAIWNextPC</a>(<a class="code" href="classExecContext.html">ExecContext</a> *xc, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    {</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> pc = xc-&gt;<a class="code" href="classExecContext.html#a90ebbb4c159b256803867ebec289b460">pcState</a>();</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        pc.instAIWNPC(val);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        xc-&gt;<a class="code" href="classExecContext.html#a90ebbb4c159b256803867ebec289b460">pcState</a>(pc);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    }</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="keyword">inline</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmStaticInst.html#a5c260aef02b228e122f6aee1260f2e25">  365</a></span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a5c260aef02b228e122f6aee1260f2e25">disabledFault</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        <span class="keywordflow">return</span> std::make_shared&lt;UndefinedInstruction&gt;(<a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, <span class="keyword">false</span>,</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;                                                      <a class="code" href="classStaticInst.html#ad25adcfdbeb3d5c0686e7bf5445a8113">mnemonic</a>, <span class="keyword">true</span>);</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    }</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="comment">// Utility function used by checkForWFxTrap32 and checkForWFxTrap64</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="comment">// Returns true if processor has to trap a WFI/WFE instruction.</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a588421b5c4771e1e475d4c3d60290f61">isWFxTrapping</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc,</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;                       <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> targetEL, <span class="keywordtype">bool</span> isWfe) <span class="keyword">const</span>;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a561d48ae8f3cc421adf1e3aaa4406359">softwareBreakpoint32</a>(<a class="code" href="classExecContext.html">ExecContext</a> *xc, uint16_t imm) <span class="keyword">const</span>;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a5bb76d85fdabd6db8bd46df4a137a6e8">advSIMDFPAccessTrap64</a>(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="code" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classArmISA_1_1ArmStaticInst.html#ab451e03db27ee4711622ecc8c136bac3">checkFPAdvSIMDTrap64</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, CPSR cpsr) <span class="keyword">const</span>;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classArmISA_1_1ArmStaticInst.html#aba8787a4adc82c28f637ca9825ca55f6">checkFPAdvSIMDEnabled64</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc,</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                                  CPSR cpsr, CPACR cpacr) <span class="keyword">const</span>;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classArmISA_1_1ArmStaticInst.html#aa14d494073ff6066fe184ba2c4933844">checkAdvSIMDOrFPEnabled32</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc,</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                                    CPSR cpsr, CPACR cpacr,</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                                    NSACR nsacr, FPEXC fpexc,</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;                                    <span class="keywordtype">bool</span> fpexc_check, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a2ff7ab94a25cccfaf6a75bfd0d270ece">advsimd</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classArmISA_1_1ArmStaticInst.html#aa80be7e580f7e5540bd2b57131db28dd">checkForWFxTrap32</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc,</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                            <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> tgtEl, <span class="keywordtype">bool</span> isWfe) <span class="keyword">const</span>;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classArmISA_1_1ArmStaticInst.html#abc3052d7dc9c93e0ccf7d7df26a011f7">checkForWFxTrap64</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc,</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;                            <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> tgtEl, <span class="keywordtype">bool</span> isWfe) <span class="keyword">const</span>;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a8d1bf94c89c2a66686ac1561d5eb00c0">trapWFx</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, CPSR cpsr, SCR scr, <span class="keywordtype">bool</span> isWfe) <span class="keyword">const</span>;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a404d486c68167f11baaab2334c503e1b">checkSETENDEnabled</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, CPSR cpsr) <span class="keyword">const</span>;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a38574cf803dfd085c42f86f8cc0be9ed">undefinedFault32</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> el) <span class="keyword">const</span>;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a0f236df674d7ba2397720f17cfd325cf">undefinedFault64</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> el) <span class="keyword">const</span>;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classArmISA_1_1ArmStaticInst.html#af008044cf629d6e3e4cb45fba5a1e0eb">sveAccessTrap</a>(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> el) <span class="keyword">const</span>;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classArmISA_1_1ArmStaticInst.html#aed8aa3e04a0916e072b00b795655990e">checkSveTrap</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, CPSR cpsr) <span class="keyword">const</span>;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a85ff2b6f4f7814a056bbdce3ec3cda27">checkSveEnabled</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, CPSR cpsr, CPACR cpacr) <span class="keyword">const</span>;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    CPSR <a class="code" href="classArmISA_1_1ArmStaticInst.html#aa0eea025d96067edc07ff9024c00ee76">getPSTATEFromPSR</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, CPSR cpsr, CPSR spsr) <span class="keyword">const</span>;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a19ab66f160e69057a71da28184246a29">generalExceptionsToAArch64</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc,</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;                                    <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> pstateEL) <span class="keyword">const</span>;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmStaticInst.html#a6be8bd653539bbcc6a2bff4c0c2ed4a1">  511</a></span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a6be8bd653539bbcc6a2bff4c0c2ed4a1">annotateFault</a>(<a class="code" href="classArmISA_1_1ArmFault.html">ArmFault</a> *fault) {}</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    uint8_t</div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmStaticInst.html#afc4d067f9303e5c39aee96675d66e45f">  514</a></span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#afc4d067f9303e5c39aee96675d66e45f">getIntWidth</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a892f1f2171db8cbba6e632c688663f84">intWidth</a>;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    }</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    ssize_t</div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmStaticInst.html#a19b16e68a560df14b9d2113d5a75a884">  521</a></span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a19b16e68a560df14b9d2113d5a75a884">instSize</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        <span class="keywordflow">return</span> (!<a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>.thumb || <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>.bigThumb) ? 4 : 2;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    }</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <a class="code" href="namespaceArmISA.html#ac24a19fc8c1c73e2fe34a8702696b8d0">MachInst</a></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmStaticInst.html#af5bf50de62c50312d739dc1f1081aa5a">  533</a></span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#af5bf50de62c50312d739dc1f1081aa5a">encoding</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span><a class="code" href="namespaceArmISA.html#ac24a19fc8c1c73e2fe34a8702696b8d0">MachInst</a><span class="keyword">&gt;</span>(<a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a> &amp; (<a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(<a class="code" href="classArmISA_1_1ArmStaticInst.html#a19b16e68a560df14b9d2113d5a75a884">instSize</a>() * 8)));</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    }</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <span class="keywordtype">size_t</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmStaticInst.html#ac10a00fefc56d9d3f3da59fca0219360">  539</a></span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#ac10a00fefc56d9d3f3da59fca0219360">asBytes</a>(<span class="keywordtype">void</span> *buf, <span class="keywordtype">size_t</span> max_size)<span class="keyword"> override</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classStaticInst.html#aaa901bfd04ba9ff948bf5c2d566ab02e">simpleAsBytes</a>(buf, max_size, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>);</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    }</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a6d7c1ba41ca46f50cce1ffb75f58aed6">getCurSveVecLenInBits</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">unsigned</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmStaticInst.html#a7a7a557687e8e51254474a6ede848425">  547</a></span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a7a7a557687e8e51254474a6ede848425">getCurSveVecLenInQWords</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    {</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a6d7c1ba41ca46f50cce1ffb75f58aed6">getCurSveVecLenInBits</a>(tc) &gt;&gt; 6;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    }</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">unsigned</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmStaticInst.html#a9f7f34c74450f17f1f6412f4e47367b2">  554</a></span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a9f7f34c74450f17f1f6412f4e47367b2">getCurSveVecLen</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    {</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a6d7c1ba41ca46f50cce1ffb75f58aed6">getCurSveVecLenInBits</a>(tc) / (8 * <span class="keyword">sizeof</span>(T));</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    }</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;};</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;}</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#endif //__ARCH_ARM_INSTS_STATICINST_HH__</span></div><div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a7aafcca97676656331a38e49d9282ca9"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a7aafcca97676656331a38e49d9282ca9">ArmISA::ArmStaticInst::shift_rm_imm</a></div><div class="ttdeci">int32_t shift_rm_imm(uint32_t base, uint32_t shamt, uint32_t type, uint32_t cfval) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00057">static_inst.cc:57</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_aa0eea025d96067edc07ff9024c00ee76"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#aa0eea025d96067edc07ff9024c00ee76">ArmISA::ArmStaticInst::getPSTATEFromPSR</a></div><div class="ttdeci">CPSR getPSTATEFromPSR(ThreadContext *tc, CPSR cpsr, CPSR spsr) const</div><div class="ttdoc">Get the new PSTATE from a SPSR register in preparation for an exception return. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l01099">static_inst.cc:1099</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ac24a19fc8c1c73e2fe34a8702696b8d0"><div class="ttname"><a href="namespaceArmISA.html#ac24a19fc8c1c73e2fe34a8702696b8d0">ArmISA::MachInst</a></div><div class="ttdeci">uint32_t MachInst</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00054">types.hh:54</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a957c672a552b87572f910f71010a3b79"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a957c672a552b87572f910f71010a3b79">ArmISA::ArmStaticInst::advancePC</a></div><div class="ttdeci">void advancePC(PCState &amp;pcState) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00194">static_inst.hh:194</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a3101a9738abfd897f71c18065e636fd0"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">ArmISA::ArmStaticInst::printMnemonic</a></div><div class="ttdeci">void printMnemonic(std::ostream &amp;os, const std::string &amp;suffix=&quot;&quot;, bool withPred=true, bool withCond64=false, ConditionCode cond64=COND_UC) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00374">static_inst.cc:374</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">ArmISA::IntRegIndex</a></div><div class="ttdeci">IntRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00053">intregs.hh:53</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a1f0b3ba3faf7b680b16f8d7163c3763a"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a1f0b3ba3faf7b680b16f8d7163c3763a">ArmISA::ArmStaticInst::cSwap</a></div><div class="ttdeci">static T cSwap(T val, bool big)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00314">static_inst.hh:314</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_aed8aa3e04a0916e072b00b795655990e"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#aed8aa3e04a0916e072b00b795655990e">ArmISA::ArmStaticInst::checkSveTrap</a></div><div class="ttdeci">Fault checkSveTrap(ThreadContext *tc, CPSR cpsr) const</div><div class="ttdoc">Check an SVE access against CPTR_EL2 and CPTR_EL3. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00989">static_inst.cc:989</a></div></div>
<div class="ttc" id="classArmSystem_html_a4f2481881215d884fdc1b2c5d63a2c15"><div class="ttname"><a href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">ArmSystem::haveSecurity</a></div><div class="ttdeci">bool haveSecurity() const</div><div class="ttdoc">Returns true if this system implements the Security Extensions. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00191">system.hh:191</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a959db1cfc6f9f5c23aefcda92bfc763e"><div class="ttname"><a href="base_2types_8hh.html#a959db1cfc6f9f5c23aefcda92bfc763e">LL</a></div><div class="ttdeci">#define LL(N)</div><div class="ttdoc">int64_t constant </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00052">types.hh:52</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_aa80be7e580f7e5540bd2b57131db28dd"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#aa80be7e580f7e5540bd2b57131db28dd">ArmISA::ArmStaticInst::checkForWFxTrap32</a></div><div class="ttdeci">Fault checkForWFxTrap32(ThreadContext *tc, ExceptionLevel tgtEl, bool isWfe) const</div><div class="ttdoc">Check if WFE/WFI instruction execution in aarch32 should be trapped. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00802">static_inst.cc:802</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_ad2b88138610e1f49dafb22df2d3c8733"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#ad2b88138610e1f49dafb22df2d3c8733">ArmISA::ArmStaticInst::ArmStaticInst</a></div><div class="ttdeci">ArmStaticInst(const char *mnem, ExtMachInst _machInst, OpClass __opClass)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00146">static_inst.hh:146</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a9eae0c7959ee41127dbe11a385251482"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a9eae0c7959ee41127dbe11a385251482">ArmISA::ArmStaticInst::printExtendOperand</a></div><div class="ttdeci">void printExtendOperand(bool firstOperand, std::ostream &amp;os, IntRegIndex rm, ArmExtendType type, int64_t shiftAmt) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00557">static_inst.cc:557</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a85ff2b6f4f7814a056bbdce3ec3cda27"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a85ff2b6f4f7814a056bbdce3ec3cda27">ArmISA::ArmStaticInst::checkSveEnabled</a></div><div class="ttdeci">Fault checkSveEnabled(ThreadContext *tc, CPSR cpsr, CPACR cpacr) const</div><div class="ttdoc">Check an SVE access against CPACR_EL1, CPTR_EL2, and CPTR_EL3. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l01009">static_inst.cc:1009</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a0d2e9b7acd5988292d4b89031d1f07b3"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a0d2e9b7acd5988292d4b89031d1f07b3">ArmISA::ArmStaticInst::cSwap</a></div><div class="ttdeci">static T cSwap(T val, bool big)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00325">static_inst.hh:325</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_ac10a00fefc56d9d3f3da59fca0219360"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#ac10a00fefc56d9d3f3da59fca0219360">ArmISA::ArmStaticInst::asBytes</a></div><div class="ttdeci">size_t asBytes(void *buf, size_t max_size) override</div><div class="ttdoc">Instruction classes can override this function to return a a representation of themselves as a blob o...</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00539">static_inst.hh:539</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_ab3db369765d542e62f4a69605e121a38"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#ab3db369765d542e62f4a69605e121a38">ArmISA::ArmStaticInst::saturateOp</a></div><div class="ttdeci">static bool saturateOp(int32_t &amp;res, int64_t op1, int64_t op2, bool sub=false)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00082">static_inst.hh:82</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ada4e065139ef501b35aaec37db4a76cb"><div class="ttname"><a href="namespaceArmISA.html#ada4e065139ef501b35aaec37db4a76cb">ArmISA::rd</a></div><div class="ttdeci">Bitfield&lt; 15, 12 &gt; rd</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00124">types.hh:124</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html"><div class="ttname"><a href="classArmISA_1_1ArmFault.html">ArmISA::ArmFault</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00065">faults.hh:65</a></div></div>
<div class="ttc" id="classStaticInst_html_ad25adcfdbeb3d5c0686e7bf5445a8113"><div class="ttname"><a href="classStaticInst.html#ad25adcfdbeb3d5c0686e7bf5445a8113">StaticInst::mnemonic</a></div><div class="ttdeci">const char * mnemonic</div><div class="ttdoc">Base mnemonic (e.g., &quot;add&quot;). </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00244">static_inst.hh:244</a></div></div>
<div class="ttc" id="classExecContext_html_a90ebbb4c159b256803867ebec289b460"><div class="ttname"><a href="classExecContext.html#a90ebbb4c159b256803867ebec289b460">ExecContext::pcState</a></div><div class="ttdeci">virtual PCState pcState() const =0</div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990ca"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">ArmISA::OperatingMode</a></div><div class="ttdeci">OperatingMode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00592">types.hh:592</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a7b740a57a519f91ba57b6d2601c3b7d0"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a7b740a57a519f91ba57b6d2601c3b7d0">ArmISA::ArmStaticInst::shift_carry_imm</a></div><div class="ttdeci">bool shift_carry_imm(uint32_t base, uint32_t shamt, uint32_t type, uint32_t cfval) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00217">static_inst.cc:217</a></div></div>
<div class="ttc" id="classSymbolTable_html"><div class="ttname"><a href="classSymbolTable.html">SymbolTable</a></div><div class="ttdef"><b>Definition:</b> <a href="symtab_8hh_source.html#l00042">symtab.hh:42</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a6be8bd653539bbcc6a2bff4c0c2ed4a1"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a6be8bd653539bbcc6a2bff4c0c2ed4a1">ArmISA::ArmStaticInst::annotateFault</a></div><div class="ttdeci">virtual void annotateFault(ArmFault *fault)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00511">static_inst.hh:511</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a0f236df674d7ba2397720f17cfd325cf"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a0f236df674d7ba2397720f17cfd325cf">ArmISA::ArmStaticInst::undefinedFault64</a></div><div class="ttdeci">Fault undefinedFault64(ThreadContext *tc, ExceptionLevel el) const</div><div class="ttdoc">UNDEFINED behaviour in AArch64. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00952">static_inst.cc:952</a></div></div>
<div class="ttc" id="namespaceArmISA_html"><div class="ttname"><a href="namespaceArmISA.html">ArmISA</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00042">ccregs.hh:42</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_ada2d1752b617cf5b82dd2c5f5da849cd"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#ada2d1752b617cf5b82dd2c5f5da849cd">ArmISA::ArmStaticInst::cpsrWriteByInstr</a></div><div class="ttdeci">static uint32_t cpsrWriteByInstr(CPSR cpsr, uint32_t val, SCR scr, NSACR nsacr, uint8_t byteMask, bool affectState, bool nmfi, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00203">static_inst.hh:203</a></div></div>
<div class="ttc" id="byteswap_8hh_html_a9d5e93538186777254339615f3059f0d"><div class="ttname"><a href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a></div><div class="ttdeci">T letoh(T value)</div><div class="ttdef"><b>Definition:</b> <a href="byteswap_8hh_source.html#l00145">byteswap.hh:145</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a579034b38a29d99f94233b886eaeca64aa70d927da179eb57d3aadf6ecc27898e"><div class="ttname"><a href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64aa70d927da179eb57d3aadf6ecc27898e">ArmISA::COND_UC</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00080">ccregs.hh:80</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_ad09414dd7c85bb719b25ea433df124b8"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#ad09414dd7c85bb719b25ea433df124b8">ArmISA::ArmStaticInst::readPC</a></div><div class="ttdeci">static Addr readPC(ExecContext *xc)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00299">static_inst.hh:299</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a588421b5c4771e1e475d4c3d60290f61"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a588421b5c4771e1e475d4c3d60290f61">ArmISA::ArmStaticInst::isWFxTrapping</a></div><div class="ttdeci">bool isWFxTrapping(ThreadContext *tc, ExceptionLevel targetEL, bool isWfe) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00775">static_inst.cc:775</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a892f1f2171db8cbba6e632c688663f84"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a892f1f2171db8cbba6e632c688663f84">ArmISA::ArmStaticInst::intWidth</a></div><div class="ttdeci">uint8_t intWidth</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00063">static_inst.hh:63</a></div></div>
<div class="ttc" id="byteswap_8hh_html"><div class="ttname"><a href="byteswap_8hh.html">byteswap.hh</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a6d7c1ba41ca46f50cce1ffb75f58aed6"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a6d7c1ba41ca46f50cce1ffb75f58aed6">ArmISA::ArmStaticInst::getCurSveVecLenInBits</a></div><div class="ttdeci">static unsigned getCurSveVecLenInBits(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l01167">static_inst.cc:1167</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aea9fbab71662ba06cf536e05edfaaad1"><div class="ttname"><a href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">X86ISA::os</a></div><div class="ttdeci">Bitfield&lt; 17 &gt; os</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00805">misc.hh:805</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_aba8787a4adc82c28f637ca9825ca55f6"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#aba8787a4adc82c28f637ca9825ca55f6">ArmISA::ArmStaticInst::checkFPAdvSIMDEnabled64</a></div><div class="ttdeci">Fault checkFPAdvSIMDEnabled64(ThreadContext *tc, CPSR cpsr, CPACR cpacr) const</div><div class="ttdoc">Check an Advaned SIMD access against CPACR_EL1, CPTR_EL2, and CPTR_EL3. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00686">static_inst.cc:686</a></div></div>
<div class="ttc" id="base_2trace_8hh_html"><div class="ttname"><a href="base_2trace_8hh.html">trace.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98d"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ArmISA::ExceptionLevel</a></div><div class="ttdeci">ExceptionLevel</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00585">types.hh:585</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a38574cf803dfd085c42f86f8cc0be9ed"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a38574cf803dfd085c42f86f8cc0be9ed">ArmISA::ArmStaticInst::undefinedFault32</a></div><div class="ttdeci">Fault undefinedFault32(ThreadContext *tc, ExceptionLevel el) const</div><div class="ttdoc">UNDEFINED behaviour in AArch32. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00933">static_inst.cc:933</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a579034b38a29d99f94233b886eaeca64"><div class="ttname"><a href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ArmISA::ConditionCode</a></div><div class="ttdeci">ConditionCode</div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00064">ccregs.hh:64</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a99efe0e18dff07cbd529c387398e9606"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a99efe0e18dff07cbd529c387398e9606">ArmISA::ArmStaticInst::aarch64</a></div><div class="ttdeci">bool aarch64</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00062">static_inst.hh:62</a></div></div>
<div class="ttc" id="arm_2utility_8hh_html"><div class="ttname"><a href="arm_2utility_8hh.html">utility.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5cc244c12e01dc5f49d25a5c28c45b91"><div class="ttname"><a href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">ArmISA::rm</a></div><div class="ttdeci">Bitfield&lt; 3, 0 &gt; rm</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00128">types.hh:128</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a1e2e2ee4ddd793196769ceafc5203864"><div class="ttname"><a href="namespaceArmISA.html#a1e2e2ee4ddd793196769ceafc5203864">ArmISA::nmfi</a></div><div class="ttdeci">Bitfield&lt; 27 &gt; nmfi</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00318">miscregs_types.hh:318</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_ab2d2986518baa9f82670c8554f7d54cb"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#ab2d2986518baa9f82670c8554f7d54cb">ArmISA::ArmStaticInst::printVecPredReg</a></div><div class="ttdeci">void printVecPredReg(std::ostream &amp;os, RegIndex reg_idx) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00355">static_inst.cc:355</a></div></div>
<div class="ttc" id="arch_2arm_2faults_8hh_html"><div class="ttname"><a href="arch_2arm_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="classStaticInst_html_ad2f509501cc362e01bc189bc49566761"><div class="ttname"><a href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">StaticInst::machInst</a></div><div class="ttdeci">const ExtMachInst machInst</div><div class="ttdoc">The binary machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00229">static_inst.hh:229</a></div></div>
<div class="ttc" id="inet_8hh_html_a1d127017fb298b889f4ba24752d08b8e"><div class="ttname"><a href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a></div><div class="ttdeci">uint8_t type</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00333">inet.hh:333</a></div></div>
<div class="ttc" id="byteswap_8hh_html_a0056d1406080babcaeff852a5d6023b2"><div class="ttname"><a href="byteswap_8hh.html#a0056d1406080babcaeff852a5d6023b2">htole</a></div><div class="ttdeci">T htole(T value)</div><div class="ttdef"><b>Definition:</b> <a href="byteswap_8hh_source.html#l00144">byteswap.hh:144</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a536bb38d0b4534415c908e6796c9685b"><div class="ttname"><a href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">ArmISA::el</a></div><div class="ttdeci">Bitfield&lt; 3, 2 &gt; el</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00072">miscregs_types.hh:72</a></div></div>
<div class="ttc" id="classExecContext_html"><div class="ttname"><a href="classExecContext.html">ExecContext</a></div><div class="ttdoc">The ExecContext is an abstract base class the provides the interface used by the ISA to manipulate th...</div><div class="ttdef"><b>Definition:</b> <a href="exec__context_8hh_source.html#l00073">exec_context.hh:73</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_abc3052d7dc9c93e0ccf7d7df26a011f7"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#abc3052d7dc9c93e0ccf7d7df26a011f7">ArmISA::ArmStaticInst::checkForWFxTrap64</a></div><div class="ttdeci">Fault checkForWFxTrap64(ThreadContext *tc, ExceptionLevel tgtEl, bool isWfe) const</div><div class="ttdoc">Check if WFE/WFI instruction execution in aarch64 should be trapped. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00842">static_inst.cc:842</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_af008044cf629d6e3e4cb45fba5a1e0eb"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#af008044cf629d6e3e4cb45fba5a1e0eb">ArmISA::ArmStaticInst::sveAccessTrap</a></div><div class="ttdeci">Fault sveAccessTrap(ExceptionLevel el) const</div><div class="ttdoc">Trap an access to SVE registers due to access control bits. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00972">static_inst.cc:972</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ae32c8ef7b61b7855b3a47485974d0e2f"><div class="ttname"><a href="namespaceArmISA.html#ae32c8ef7b61b7855b3a47485974d0e2f">ArmISA::s</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; s</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00532">miscregs_types.hh:532</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html_a69329e1d929a534ff51be6cf8216b69a"><div class="ttname"><a href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a></div><div class="ttdeci">uint16_t RegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00042">types.hh:42</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html">ArmISA::ArmStaticInst</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00059">static_inst.hh:59</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_ae3c0d6f622f39726f977ef6c49a42156"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#ae3c0d6f622f39726f977ef6c49a42156">ArmISA::ArmStaticInst::setIWNextPC</a></div><div class="ttdeci">static void setIWNextPC(ExecContext *xc, Addr val)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00347">static_inst.hh:347</a></div></div>
<div class="ttc" id="cpu_2static__inst_8hh_html"><div class="ttname"><a href="cpu_2static__inst_8hh.html">static_inst.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a888b665e4fcfa89310b80cbda23689ca"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a888b665e4fcfa89310b80cbda23689ca">ArmISA::ArmStaticInst::printCondition</a></div><div class="ttdeci">void printCondition(std::ostream &amp;os, unsigned code, bool noImplicit=false) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00413">static_inst.cc:413</a></div></div>
<div class="ttc" id="byteswap_8hh_html_ab1193bcd42532bded409ce76412605e4"><div class="ttname"><a href="byteswap_8hh.html#ab1193bcd42532bded409ce76412605e4">letobe</a></div><div class="ttdeci">T letobe(T value)</div><div class="ttdef"><b>Definition:</b> <a href="byteswap_8hh_source.html#l00138">byteswap.hh:138</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a596d4e08e5b23b65fd3cf281340ed59e"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a596d4e08e5b23b65fd3cf281340ed59e">ArmISA::ArmStaticInst::printVecReg</a></div><div class="ttdeci">void printVecReg(std::ostream &amp;os, RegIndex reg_idx, bool isSveVecReg=false) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00348">static_inst.cc:348</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a1993c6b7b90b1ca29ecb3159bd0acd7d"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">ArmISA::ArmStaticInst::printIntReg</a></div><div class="ttdeci">void printIntReg(std::ostream &amp;os, RegIndex reg_idx, uint8_t opWidth=0) const</div><div class="ttdoc">Print a register name for disassembly given the unique dependence tag number (FP or int)...</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00296">static_inst.cc:296</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aa3826b335948154c40c1b6a32cbd10f5"><div class="ttname"><a href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">X86ISA::base</a></div><div class="ttdeci">Bitfield&lt; 51, 12 &gt; base</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00142">pagetable.hh:142</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_aca0e7ec299a9a6442e02278f9a822e47"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#aca0e7ec299a9a6442e02278f9a822e47">ArmISA::ArmStaticInst::shiftReg64</a></div><div class="ttdeci">int64_t shiftReg64(uint64_t base, uint64_t shiftAmt, ArmShiftType type, uint8_t width) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00092">static_inst.cc:92</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a561d48ae8f3cc421adf1e3aaa4406359"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a561d48ae8f3cc421adf1e3aaa4406359">ArmISA::ArmStaticInst::softwareBreakpoint32</a></div><div class="ttdeci">Fault softwareBreakpoint32(ExecContext *xc, uint16_t imm) const</div><div class="ttdoc">Trigger a Software Breakpoint. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00630">static_inst.cc:630</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ae0fcbaa83545f8509301d6dee28c0775"><div class="ttname"><a href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">ArmISA::rn</a></div><div class="ttdeci">Bitfield&lt; 19, 16 &gt; rn</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00123">types.hh:123</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a2a6d36a46514bb80a0b7e8e09320ece9"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a2a6d36a46514bb80a0b7e8e09320ece9">ArmISA::ArmStaticInst::printShiftOperand</a></div><div class="ttdeci">void printShiftOperand(std::ostream &amp;os, IntRegIndex rm, bool immShift, uint32_t shiftAmt, IntRegIndex rs, ArmShiftType type) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00493">static_inst.cc:493</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa86013c5c3682ecc03deaf42c249be495"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa86013c5c3682ecc03deaf42c249be495">ArmISA::MODE_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00601">types.hh:601</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_afd5414ae0012f8b1f5db227719b0de57"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#afd5414ae0012f8b1f5db227719b0de57">ArmISA::ArmStaticInst::uSaturateOp</a></div><div class="ttdeci">static bool uSaturateOp(uint32_t &amp;res, int64_t op1, int64_t op2, bool sub=false)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00115">static_inst.hh:115</a></div></div>
<div class="ttc" id="classArmSystem_html_a51a4ad0c83ab4119e940d3ca38ea3061"><div class="ttname"><a href="classArmSystem.html#a51a4ad0c83ab4119e940d3ca38ea3061">ArmSystem::haveVirtualization</a></div><div class="ttdeci">bool haveVirtualization() const</div><div class="ttdoc">Returns true if this system implements the virtualization Extensions. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00200">system.hh:200</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_abb9634d471dae0b3a214c790349b6e46"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#abb9634d471dae0b3a214c790349b6e46">ArmISA::ArmStaticInst::setNextPC</a></div><div class="ttdeci">static void setNextPC(ExecContext *xc, Addr val)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00305">static_inst.hh:305</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6fcf5d70f200e4511a440bf788ea99e8"><div class="ttname"><a href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">ArmISA::imm</a></div><div class="ttdeci">Bitfield&lt; 7, 0 &gt; imm</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="logging_8hh_html_abb243c15dfbeedf4ae64aa213f4f18c7"><div class="ttname"><a href="logging_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a></div><div class="ttdeci">#define warn_once(...)</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00216">logging.hh:216</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a404d486c68167f11baaab2334c503e1b"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a404d486c68167f11baaab2334c503e1b">ArmISA::ArmStaticInst::checkSETENDEnabled</a></div><div class="ttdeci">Fault checkSETENDEnabled(ThreadContext *tc, CPSR cpsr) const</div><div class="ttdoc">Check if SETEND instruction execution in aarch32 should be trapped. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00901">static_inst.cc:901</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a7e259fd3a7508458183d2cd17f8cd6bd"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a7e259fd3a7508458183d2cd17f8cd6bd">ArmISA::ArmStaticInst::spsrWriteByInstr</a></div><div class="ttdeci">static uint32_t spsrWriteByInstr(uint32_t spsr, uint32_t val, uint8_t byteMask, bool affectState)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00281">static_inst.hh:281</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a38e10a1df3604d8bc0ffe7d8bd87ea8b"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a38e10a1df3604d8bc0ffe7d8bd87ea8b">ArmISA::ArmStaticInst::extendReg64</a></div><div class="ttdeci">int64_t extendReg64(uint64_t base, ArmExtendType type, uint64_t shiftAmt, uint8_t width) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00131">static_inst.cc:131</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a00c2f8099475eeedf72e4dd23d6941ab"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a00c2f8099475eeedf72e4dd23d6941ab">ArmISA::ArmStaticInst::printMiscReg</a></div><div class="ttdeci">void printMiscReg(std::ostream &amp;os, RegIndex reg_idx) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00367">static_inst.cc:367</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_ac3ee8b49f102dcfb025c5b52efb04751"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#ac3ee8b49f102dcfb025c5b52efb04751">ArmISA::ArmStaticInst::satInt</a></div><div class="ttdeci">static bool satInt(int32_t &amp;res, int64_t op, int width)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00098">static_inst.hh:98</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_afc4d067f9303e5c39aee96675d66e45f"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#afc4d067f9303e5c39aee96675d66e45f">ArmISA::ArmStaticInst::getIntWidth</a></div><div class="ttdeci">uint8_t getIntWidth() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00514">static_inst.hh:514</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_afb0ae0edf5bcc149420cc409e2f07706"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#afb0ae0edf5bcc149420cc409e2f07706">ArmISA::ArmStaticInst::shift_carry_rs</a></div><div class="ttdeci">bool shift_carry_rs(uint32_t base, uint32_t shamt, uint32_t type, uint32_t cfval) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00257">static_inst.cc:257</a></div></div>
<div class="ttc" id="exec__context_8hh_html"><div class="ttname"><a href="exec__context_8hh.html">exec_context.hh</a></div></div>
<div class="ttc" id="arch_2arm_2system_8hh_html"><div class="ttname"><a href="arch_2arm_2system_8hh.html">system.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_aab8510126b1bd12f286d46f10c9c166b"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#aab8510126b1bd12f286d46f10c9c166b">ArmISA::ArmStaticInst::setAIWNextPC</a></div><div class="ttdeci">static void setAIWNextPC(ExecContext *xc, Addr val)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00357">static_inst.hh:357</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a22e48083eb0b8f578e066c131bcf288d"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a22e48083eb0b8f578e066c131bcf288d">ArmISA::ArmStaticInst::shift_rm_rs</a></div><div class="ttdeci">int32_t shift_rm_rs(uint32_t base, uint32_t shamt, uint32_t type, uint32_t cfval) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00177">static_inst.cc:177</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a701deeb2e11617dc9ae353ae27b6c8b5"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a701deeb2e11617dc9ae353ae27b6c8b5">ArmISA::ArmStaticInst::printPFflags</a></div><div class="ttdeci">void printPFflags(std::ostream &amp;os, int flag) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00331">static_inst.cc:331</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a2ff7ab94a25cccfaf6a75bfd0d270ece"><div class="ttname"><a href="namespaceArmISA.html#a2ff7ab94a25cccfaf6a75bfd0d270ece">ArmISA::advsimd</a></div><div class="ttdeci">Bitfield&lt; 23, 20 &gt; advsimd</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00174">miscregs_types.hh:174</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a7a7a557687e8e51254474a6ede848425"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a7a7a557687e8e51254474a6ede848425">ArmISA::ArmStaticInst::getCurSveVecLenInQWords</a></div><div class="ttdeci">static unsigned getCurSveVecLenInQWords(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00547">static_inst.hh:547</a></div></div>
<div class="ttc" id="namespaceArmISA_html_abc9d5266b21d878b506e99288cd73da8"><div class="ttname"><a href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">ArmISA::width</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; width</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00071">miscregs_types.hh:71</a></div></div>
<div class="ttc" id="classStaticInst_html"><div class="ttname"><a href="classStaticInst.html">StaticInst</a></div><div class="ttdoc">Base, ISA-independent static instruction class. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00083">static_inst.hh:83</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ae824a80e2dd6fde2404cbc0a23624e85"><div class="ttname"><a href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmISA::ArmExtendType</a></div><div class="ttdeci">ArmExtendType</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00539">types.hh:539</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a2b949b20644edba3a5af9c22410ab872"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a2b949b20644edba3a5af9c22410ab872">ArmISA::ArmStaticInst::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00621">static_inst.cc:621</a></div></div>
<div class="ttc" id="classStaticInst_html_a4ce6d46a678e2cb90b5baf6fd09028e3"><div class="ttname"><a href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">StaticInst::ExtMachInst</a></div><div class="ttdeci">TheISA::ExtMachInst ExtMachInst</div><div class="ttdoc">Binary extended machine instruction type. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00087">static_inst.hh:87</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a5c260aef02b228e122f6aee1260f2e25"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a5c260aef02b228e122f6aee1260f2e25">ArmISA::ArmStaticInst::disabledFault</a></div><div class="ttdeci">Fault disabledFault() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00365">static_inst.hh:365</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_aa14d494073ff6066fe184ba2c4933844"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#aa14d494073ff6066fe184ba2c4933844">ArmISA::ArmStaticInst::checkAdvSIMDOrFPEnabled32</a></div><div class="ttdeci">Fault checkAdvSIMDOrFPEnabled32(ThreadContext *tc, CPSR cpsr, CPACR cpacr, NSACR nsacr, FPEXC fpexc, bool fpexc_check, bool advsimd) const</div><div class="ttdoc">Check if a VFP/SIMD access from aarch32 should be allowed. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00698">static_inst.cc:698</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a62d783ddb67b516bd0daf4e03ed9312b"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a62d783ddb67b516bd0daf4e03ed9312b">ArmISA::ArmStaticInst::printFloatReg</a></div><div class="ttdeci">void printFloatReg(std::ostream &amp;os, RegIndex reg_idx) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00342">static_inst.cc:342</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aedf8742bbf65a60cf102a4b3f9ba3d68"><div class="ttname"><a href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">ArmISA::mask</a></div><div class="ttdeci">Bitfield&lt; 3, 0 &gt; mask</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00064">types.hh:64</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_ab451e03db27ee4711622ecc8c136bac3"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#ab451e03db27ee4711622ecc8c136bac3">ArmISA::ArmStaticInst::checkFPAdvSIMDTrap64</a></div><div class="ttdeci">Fault checkFPAdvSIMDTrap64(ThreadContext *tc, CPSR cpsr) const</div><div class="ttdoc">Check an Advaned SIMD access against CPTR_EL2 and CPTR_EL3. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00668">static_inst.cc:668</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">ArmISA::MODE_USER</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00600">types.hh:600</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a4007a753f3efe061571f1c4ce2e5114f"><div class="ttname"><a href="namespaceX86ISA.html#a4007a753f3efe061571f1c4ce2e5114f">X86ISA::op</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; op</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00080">types.hh:80</a></div></div>
<div class="ttc" id="namespaceArmISA_html_abb263f4ec2a2852ac26b5c33c6f5897b"><div class="ttname"><a href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">ArmISA::inSecureState</a></div><div class="ttdeci">bool inSecureState(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00205">utility.cc:205</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">ArmISA::MODE_MON</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00604">types.hh:604</a></div></div>
<div class="ttc" id="bitfield_8hh_html_a037aa50d964c15b87b49ca219fd62d85"><div class="ttname"><a href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a></div><div class="ttdeci">T bits(T val, int first, int last)</div><div class="ttdoc">Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; and right justify it...</div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00072">bitfield.hh:72</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a4bad5cc5c9b261061b70f032741fb163"><div class="ttname"><a href="namespaceArmISA.html#a4bad5cc5c9b261061b70f032741fb163">ArmISA::rs</a></div><div class="ttdeci">Bitfield&lt; 9, 8 &gt; rs</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00351">miscregs_types.hh:351</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9770037b8955f1e6377e3aaa3e54d28e"><div class="ttname"><a href="namespaceArmISA.html#a9770037b8955f1e6377e3aaa3e54d28e">ArmISA::badMode</a></div><div class="ttdeci">bool badMode(ThreadContext *tc, OperatingMode mode)</div><div class="ttdoc">badMode is checking if the execution mode provided as an argument is valid and implemented. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00388">utility.cc:388</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_aba74a01b3b7cb32d17c1f4f7d7c0f2ff"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#aba74a01b3b7cb32d17c1f4f7d7c0f2ff">ArmISA::ArmStaticInst::printMemSymbol</a></div><div class="ttdeci">void printMemSymbol(std::ostream &amp;os, const SymbolTable *symtab, const std::string &amp;prefix, const Addr addr, const std::string &amp;suffix) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00476">static_inst.cc:476</a></div></div>
<div class="ttc" id="classRefCounted_html_ae232708cf06eb0428f653f7da4a10278"><div class="ttname"><a href="classRefCounted.html#ae232708cf06eb0428f653f7da4a10278">RefCounted::count</a></div><div class="ttdeci">int count</div><div class="ttdef"><b>Definition:</b> <a href="refcnt_8hh_source.html#l00066">refcnt.hh:66</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a8d1bf94c89c2a66686ac1561d5eb00c0"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a8d1bf94c89c2a66686ac1561d5eb00c0">ArmISA::ArmStaticInst::trapWFx</a></div><div class="ttdeci">Fault trapWFx(ThreadContext *tc, CPSR cpsr, SCR scr, bool isWfe) const</div><div class="ttdoc">WFE/WFI trapping helper function. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00874">static_inst.cc:874</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a9f7f34c74450f17f1f6412f4e47367b2"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a9f7f34c74450f17f1f6412f4e47367b2">ArmISA::ArmStaticInst::getCurSveVecLen</a></div><div class="ttdeci">static unsigned getCurSveVecLen(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00554">static_inst.hh:554</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_ad7ba1abe0377ce0ea256b6677c597280"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#ad7ba1abe0377ce0ea256b6677c597280">ArmISA::ArmStaticInst::printCCReg</a></div><div class="ttdeci">void printCCReg(std::ostream &amp;os, RegIndex reg_idx) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00361">static_inst.cc:361</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a19ab66f160e69057a71da28184246a29"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a19ab66f160e69057a71da28184246a29">ArmISA::ArmStaticInst::generalExceptionsToAArch64</a></div><div class="ttdeci">bool generalExceptionsToAArch64(ThreadContext *tc, ExceptionLevel pstateEL) const</div><div class="ttdoc">Return true if exceptions normally routed to EL1 are being handled at an Exception level using AArch6...</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l01154">static_inst.cc:1154</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a19b16e68a560df14b9d2113d5a75a884"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a19b16e68a560df14b9d2113d5a75a884">ArmISA::ArmStaticInst::instSize</a></div><div class="ttdeci">ssize_t instSize() const</div><div class="ttdoc">Returns the byte size of current instruction. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00521">static_inst.hh:521</a></div></div>
<div class="ttc" id="classStaticInst_html_aaa901bfd04ba9ff948bf5c2d566ab02e"><div class="ttname"><a href="classStaticInst.html#aaa901bfd04ba9ff948bf5c2d566ab02e">StaticInst::simpleAsBytes</a></div><div class="ttdeci">size_t simpleAsBytes(void *buf, size_t max_size, const T &amp;t)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00341">static_inst.hh:341</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aa2f84de7c24134154dbfb1cdab44b329"><div class="ttname"><a href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmISA::ArmShiftType</a></div><div class="ttdeci">ArmShiftType</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00531">types.hh:531</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_add74160fe9cbc696019632788e348bcb"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#add74160fe9cbc696019632788e348bcb">ArmISA::ArmStaticInst::printTarget</a></div><div class="ttdeci">void printTarget(std::ostream &amp;os, Addr target, const SymbolTable *symtab) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00395">static_inst.cc:395</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a8834c8e74e5c2d6f3656ea30966393f7"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a8834c8e74e5c2d6f3656ea30966393f7">ArmISA::ArmStaticInst::printDataInst</a></div><div class="ttdeci">void printDataInst(std::ostream &amp;os, bool withImm) const</div></div>
<div class="ttc" id="full__system_8hh_html"><div class="ttname"><a href="full__system_8hh.html">full_system.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a0ca5e25122bfd70d3d1e254b5a53df8f"><div class="ttname"><a href="namespaceX86ISA.html#a0ca5e25122bfd70d3d1e254b5a53df8f">X86ISA::E</a></div><div class="ttdeci">Bitfield&lt; 31, 0 &gt; E</div><div class="ttdef"><b>Definition:</b> <a href="int_8hh_source.html#l00053">int.hh:53</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_af5bf50de62c50312d739dc1f1081aa5a"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#af5bf50de62c50312d739dc1f1081aa5a">ArmISA::ArmStaticInst::encoding</a></div><div class="ttdeci">MachInst encoding() const</div><div class="ttdoc">Returns the real encoding of the instruction: the machInst field is in fact always 64 bit wide and co...</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00533">static_inst.hh:533</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a5bb76d85fdabd6db8bd46df4a137a6e8"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a5bb76d85fdabd6db8bd46df4a137a6e8">ArmISA::ArmStaticInst::advSIMDFPAccessTrap64</a></div><div class="ttdeci">Fault advSIMDFPAccessTrap64(ExceptionLevel el) const</div><div class="ttdoc">Trap an access to Advanced SIMD or FP registers due to access control bits. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00648">static_inst.cc:648</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_aeec6e68879d2b739f1066b2dd02da0fa"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#aeec6e68879d2b739f1066b2dd02da0fa">ArmISA::ArmStaticInst::uSatInt</a></div><div class="ttdeci">static bool uSatInt(int32_t &amp;res, int64_t op, int width)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00131">static_inst.hh:131</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">ArmISA::MODE_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00606">types.hh:606</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
