

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_409] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                      2.27136MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                 0.05 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
72e9858d1da17234d31709957348ca8f  /home/gpuser/Documents/gpgpu-sim_UVM_free_buffer0.05/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_free_buffer0.05/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_free_buffer0.05/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_9CBxyV
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_xQhRAj"
Running: cat _ptx_xQhRAj | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_lB1cDH
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_lB1cDH --output-file  /dev/null 2> _ptx_xQhRAjinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_xQhRAj _ptx2_lB1cDH _ptx_xQhRAjinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 92832
gpu_sim_insn = 1245376
gpu_ipc =      13.4154
gpu_tot_sim_cycle = 317518
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       3.9222
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2495
partiton_reqs_in_parallel = 2042304
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.4321
partiton_reqs_in_parallel_util = 2042304
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 92832
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =       2.2667 GB/Sec
L2_BW_total  =       0.6627 GB/Sec
gpu_total_sim_rate=20416

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.1227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19854
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
23, 23, 22, 23, 22, 23, 22, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 5407
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 521
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16029	W0_Idle:139754	W0_Scoreboard:623694	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 74 
maxdqlatency = 0 
maxmflatency = 41720 
averagemflatency = 8183 
max_icnt2mem_latency = 41485 
max_icnt2sh_latency = 317517 
mrq_lat_table:130 	32 	41 	66 	131 	143 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62 	5 	0 	0 	512 	257 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	100 	25 	22 	0 	5 	0 	0 	0 	0 	512 	258 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	524 	1015 	579 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	2 	2 	6 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1        14 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15         6 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15         0 
maximum service time to same row:
dram[0]:     11475     11479         0         0     46035         0         0         0         0         0         0         0         0         0      4580      4584 
dram[1]:     11479     11486     64572         0     54275         0         0         0         0         0         0     92819         0         0      4580      4584 
dram[2]:     11475     11479         0         0         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[3]:     11479     11486         0     64579         0         0     14050     54277         0         0         0         0         0         0      4580      4584 
dram[4]:     11476     11480     64570         0     51674         0         0         0         0         0         0         0         0         0      4352     68228 
dram[5]:     11486     11491     64576     64575         0         0     84579         0         0         0         0         0         0         0      9733      6609 
dram[6]:     11471     11474         0         0         0         0         0     46748         0         0         0         0         0         0      4580      4582 
dram[7]:     11477     11484     64573         0     50172         0         0         0     84581         0         0         0         0         0      4580      4581 
dram[8]:     11480     11482         0         0         0     47604     48460         0         0     84582         0         0         0         0      4580      4581 
dram[9]:     11484     11486         0         0     36565         0         0         0         0         0         0         0         0         0      4580      4581 
dram[10]:     11479     11480         0         0     49316         0         0         0         0         0         0         0         0         0     68230      4584 
average row accesses per activate:
dram[0]: 10.000000  9.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[1]:  9.000000  9.000000  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 14.000000 14.000000 
dram[2]:  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[3]:  9.000000  9.000000      -nan  2.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[4]:  9.000000  9.000000  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.500000  5.666667 
dram[5]:  9.000000 11.000000  2.000000  2.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  5.333333 
dram[6]: 11.000000  9.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[7]:  9.000000  9.000000  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[8]:  8.000000  8.000000      -nan      -nan      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[9]:  8.000000  8.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[10]:  8.000000  8.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000 15.000000 
average row locality = 560/73 = 7.671233
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         9         0         0         1         0         0         0         0         0         0         0         0         0        14        14 
dram[1]:         9         9         1         0         1         0         0         0         0         0         0         1         0         0        14        14 
dram[2]:         9         9         0         0         0         0         0         0         0         0         0         0         0         0        14        14 
dram[3]:         9         9         0         1         0         0         2         1         0         0         0         0         0         0        14        14 
dram[4]:         9         9         1         0         1         0         0         0         0         0         0         0         0         0        15        16 
dram[5]:         9        10         1         1         0         0         1         0         0         0         0         0         0         0        16        16 
dram[6]:        10         9         0         0         0         0         0         1         0         0         0         0         0         0        15        15 
dram[7]:         9         9         1         0         1         0         0         0         1         0         0         0         0         0        15        15 
dram[8]:         8         8         0         0         0         2         1         0         0         1         0         0         0         0        15        15 
dram[9]:         8         8         0         0         1         0         0         0         0         0         0         0         0         0        15        15 
dram[10]:         8         8         0         0         1         0         0         0         0         0         0         0         0         0        16        15 
total reads: 544
min_bank_accesses = 0!
chip skew: 54/46 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         1         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[4]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[5]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      33845     36902    none      none       10367    none      none      none      none      none      none      none      none      none       30590     30651
dram[1]:      36809     36915      6352    none        3246    none      none      none      none      none      none       20860    none      none       30584     30666
dram[2]:      36807     36861    none      none      none      none      none      none      none      none      none      none      none      none       30573     30641
dram[3]:      36823     36883    none        8818    none      none       11481      4103    none      none      none      none      none      none       32531     32622
dram[4]:      36849     36932      7102    none         250    none      none      none      none      none      none      none      none      none       30385     28402
dram[5]:      36790     31046      7963      6731    none      none       16363    none      none      none      none      none      none      none       29455     29551
dram[6]:      31218     36873    none      none      none      none      none         352    none      none      none      none      none      none       31399     31490
dram[7]:      36901     36945      7532    none         352    none      none      none       17115    none      none      none      none      none       31371     31466
dram[8]:      38225     38221    none      none      none         298       352    none      none       17543    none      none      none      none       31373     31471
dram[9]:      36142     36185    none      none       11647    none      none      none      none      none      none      none      none      none       31370     31460
dram[10]:      36152     36155    none      none         352    none      none      none      none      none      none      none      none      none       29107     31457
maximum mf latency per bank:
dram[0]:      10635     10649         0         0      9457         0         0         0         0         0         0         0         0         0     10631     10646
dram[1]:      10633     10652     12705         0      6492         0         0         0         0         0         0     41720         0         0     10632     10658
dram[2]:      10627     10641         0         0         0         0         0         0         0         0         0         0         0         0     10627     10642
dram[3]:      10638     10653         0     17637         0         0     10414      8206         0         0         0         0         0         0     10631     10661
dram[4]:      10665     10675     14205         0       250         0         0         0         0         0         0         0         0         0     10640     25891
dram[5]:      10691     10685     15926     13462         0         0     32726         0         0         0         0         0         0         0     10653     10688
dram[6]:      11618     10729         0         0         0         0         0       352         0         0         0         0         0         0     10650     10678
dram[7]:      10692     10718     15064         0       352         0         0         0     34230         0         0         0         0         0     10627     10663
dram[8]:      10655     10646         0         0         0       352       352         0         0     35087         0         0         0         0     10637     10676
dram[9]:      10639     10664         0         0     11647         0         0         0         0         0         0         0         0         0     10637     10664
dram[10]:      10646     10657         0         0       352         0         0         0         0         0         0         0         0         0     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172175 n_act=6 n_pre=1 n_req=48 n_rd=192 n_write=0 bw_util=0.002228
n_activity=480 dram_eff=0.8
bk0: 40a 172211i bk1: 36a 172164i bk2: 0a 172373i bk3: 0a 172375i bk4: 4a 172355i bk5: 0a 172373i bk6: 0a 172373i bk7: 0a 172373i bk8: 0a 172373i bk9: 0a 172374i bk10: 0a 172374i bk11: 0a 172374i bk12: 0a 172375i bk13: 0a 172375i bk14: 56a 172246i bk15: 56a 172154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0099725
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x80519280, atomic=0 1 entries : 0x7f8b0eba35f0 :  mf: uid= 50823, sid01:w00, part=1, addr=0x805192a0, load , size=32, unknown  status = IN_PARTITION_DRAM (317517), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172169 n_act=7 n_pre=0 n_req=52 n_rd=195 n_write=3 bw_util=0.002297
n_activity=503 dram_eff=0.7873
bk0: 36a 172237i bk1: 36a 172178i bk2: 4a 172347i bk3: 0a 172372i bk4: 4a 172348i bk5: 0a 172373i bk6: 0a 172373i bk7: 0a 172374i bk8: 0a 172375i bk9: 0a 172375i bk10: 0a 172375i bk11: 3a 172351i bk12: 0a 172373i bk13: 0a 172374i bk14: 56a 172244i bk15: 56a 172151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00985067
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172186 n_act=4 n_pre=0 n_req=46 n_rd=184 n_write=0 bw_util=0.002135
n_activity=400 dram_eff=0.92
bk0: 36a 172222i bk1: 36a 172164i bk2: 0a 172372i bk3: 0a 172374i bk4: 0a 172374i bk5: 0a 172374i bk6: 0a 172374i bk7: 0a 172374i bk8: 0a 172374i bk9: 0a 172374i bk10: 0a 172374i bk11: 0a 172374i bk12: 0a 172374i bk13: 0a 172375i bk14: 56a 172246i bk15: 56a 172155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0111618
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172163 n_act=8 n_pre=1 n_req=52 n_rd=200 n_write=2 bw_util=0.002344
n_activity=572 dram_eff=0.7063
bk0: 36a 172214i bk1: 36a 172163i bk2: 0a 172374i bk3: 4a 172348i bk4: 0a 172374i bk5: 0a 172374i bk6: 8a 172323i bk7: 4a 172346i bk8: 0a 172372i bk9: 0a 172372i bk10: 0a 172374i bk11: 0a 172374i bk12: 0a 172374i bk13: 0a 172375i bk14: 56a 172246i bk15: 56a 172150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.013169
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172156 n_act=9 n_pre=3 n_req=53 n_rd=204 n_write=2 bw_util=0.00239
n_activity=624 dram_eff=0.6603
bk0: 36a 172207i bk1: 36a 172152i bk2: 4a 172348i bk3: 0a 172373i bk4: 4a 172353i bk5: 0a 172372i bk6: 0a 172373i bk7: 0a 172373i bk8: 0a 172373i bk9: 0a 172373i bk10: 0a 172373i bk11: 0a 172375i bk12: 0a 172375i bk13: 0a 172377i bk14: 60a 172223i bk15: 64a 172080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0127049
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172141 n_act=10 n_pre=3 n_req=58 n_rd=216 n_write=4 bw_util=0.002553
n_activity=639 dram_eff=0.6886
bk0: 36a 172229i bk1: 40a 172153i bk2: 4a 172341i bk3: 4a 172332i bk4: 0a 172369i bk5: 0a 172372i bk6: 4a 172348i bk7: 0a 172372i bk8: 0a 172374i bk9: 0a 172375i bk10: 0a 172376i bk11: 0a 172377i bk12: 0a 172377i bk13: 0a 172379i bk14: 64a 172214i bk15: 64a 172106i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0112372
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172168 n_act=5 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002332
n_activity=485 dram_eff=0.8289
bk0: 40a 172181i bk1: 36a 172140i bk2: 0a 172372i bk3: 0a 172374i bk4: 0a 172375i bk5: 0a 172375i bk6: 0a 172375i bk7: 4a 172355i bk8: 0a 172373i bk9: 0a 172373i bk10: 0a 172373i bk11: 0a 172373i bk12: 0a 172374i bk13: 0a 172375i bk14: 60a 172237i bk15: 60a 172133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0115041
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172161 n_act=7 n_pre=0 n_req=53 n_rd=204 n_write=2 bw_util=0.00239
n_activity=536 dram_eff=0.7687
bk0: 36a 172212i bk1: 36a 172161i bk2: 4a 172348i bk3: 0a 172373i bk4: 4a 172354i bk5: 0a 172373i bk6: 0a 172374i bk7: 0a 172374i bk8: 4a 172348i bk9: 0a 172372i bk10: 0a 172372i bk11: 0a 172373i bk12: 0a 172373i bk13: 0a 172375i bk14: 60a 172237i bk15: 60a 172134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0132445
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172166 n_act=7 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002332
n_activity=538 dram_eff=0.7472
bk0: 32a 172223i bk1: 32a 172171i bk2: 0a 172372i bk3: 0a 172374i bk4: 0a 172375i bk5: 8a 172348i bk6: 4a 172354i bk7: 0a 172373i bk8: 0a 172373i bk9: 4a 172349i bk10: 0a 172373i bk11: 0a 172374i bk12: 0a 172374i bk13: 0a 172375i bk14: 60a 172237i bk15: 60a 172132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0112024
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172181 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.002181
n_activity=440 dram_eff=0.8545
bk0: 32a 172240i bk1: 32a 172178i bk2: 0a 172373i bk3: 0a 172374i bk4: 4a 172354i bk5: 0a 172373i bk6: 0a 172373i bk7: 0a 172373i bk8: 0a 172374i bk9: 0a 172374i bk10: 0a 172374i bk11: 0a 172374i bk12: 0a 172374i bk13: 0a 172376i bk14: 60a 172238i bk15: 60a 172132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0103612
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172174 n_act=6 n_pre=1 n_req=49 n_rd=192 n_write=1 bw_util=0.002239
n_activity=492 dram_eff=0.7846
bk0: 32a 172220i bk1: 32a 172168i bk2: 0a 172372i bk3: 0a 172373i bk4: 4a 172354i bk5: 0a 172372i bk6: 0a 172373i bk7: 0a 172373i bk8: 0a 172374i bk9: 0a 172375i bk10: 0a 172375i bk11: 0a 172375i bk12: 0a 172375i bk13: 0a 172376i bk14: 64a 172200i bk15: 60a 172134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00913131

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128, Miss = 25, Miss_rate = 0.195, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[1]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[2]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[3]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[4]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[5]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[6]: Access = 118, Miss = 25, Miss_rate = 0.212, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[7]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[8]: Access = 122, Miss = 26, Miss_rate = 0.213, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[9]: Access = 121, Miss = 25, Miss_rate = 0.207, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[10]: Access = 100, Miss = 27, Miss_rate = 0.270, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[11]: Access = 126, Miss = 27, Miss_rate = 0.214, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[12]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[13]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[14]: Access = 99, Miss = 27, Miss_rate = 0.273, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[15]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[16]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1644
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.0545
	minimum = 6
	maximum = 108
Network latency average = 19.8995
	minimum = 6
	maximum = 61
Slowest packet = 27
Flit latency average = 17.37
	minimum = 6
	maximum = 61
Slowest flit = 2916
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000478286
	minimum = 0.000366255 (at node 0)
	maximum = 0.000689421 (at node 1)
Accepted packet rate average = 0.000478286
	minimum = 0.000366255 (at node 0)
	maximum = 0.000689421 (at node 1)
Injected flit rate average = 0.000747914
	minimum = 0.000366255 (at node 0)
	maximum = 0.00179896 (at node 39)
Accepted flit rate average= 0.000747914
	minimum = 0.000495521 (at node 29)
	maximum = 0.0013573 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.0545 (1 samples)
	minimum = 6 (1 samples)
	maximum = 108 (1 samples)
Network latency average = 19.8995 (1 samples)
	minimum = 6 (1 samples)
	maximum = 61 (1 samples)
Flit latency average = 17.37 (1 samples)
	minimum = 6 (1 samples)
	maximum = 61 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000478286 (1 samples)
	minimum = 0.000366255 (1 samples)
	maximum = 0.000689421 (1 samples)
Accepted packet rate average = 0.000478286 (1 samples)
	minimum = 0.000366255 (1 samples)
	maximum = 0.000689421 (1 samples)
Injected flit rate average = 0.000747914 (1 samples)
	minimum = 0.000366255 (1 samples)
	maximum = 0.00179896 (1 samples)
Accepted flit rate average = 0.000747914 (1 samples)
	minimum = 0.000495521 (1 samples)
	maximum = 0.0013573 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 1 sec (61 sec)
gpgpu_simulation_rate = 20416 (inst/sec)
gpgpu_simulation_rate = 5205 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 2013
gpu_sim_insn = 1114192
gpu_ipc =     553.4983
gpu_tot_sim_cycle = 541681
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       4.3560
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7103
partiton_reqs_in_parallel = 44056
partiton_reqs_in_parallel_total    = 2042304
partiton_level_parallism =      21.8857
partiton_level_parallism_total  =       3.8516
partiton_reqs_in_parallel_util = 44056
partiton_reqs_in_parallel_util_total    = 2042304
gpu_sim_cycle_parition_util = 2013
gpu_tot_sim_cycle_parition_util    = 92832
partiton_level_parallism_util =      21.8857
partiton_level_parallism_util_total  =      21.9976
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =     100.5756 GB/Sec
L2_BW_total  =       0.7622 GB/Sec
gpu_total_sim_rate=34196

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 5457
	L1I_total_cache_miss_rate = 0.1265
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37695
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5457
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
65, 65, 64, 65, 64, 65, 64, 65, 65, 65, 65, 65, 65, 65, 65, 65, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 59, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 5412
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 526
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20499	W0_Idle:162033	W0_Scoreboard:652579	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 41720 
averagemflatency = 4328 
max_icnt2mem_latency = 41485 
max_icnt2sh_latency = 541680 
mrq_lat_table:367 	56 	64 	107 	169 	200 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	246 	1890 	11 	0 	512 	257 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	432 	136 	101 	0 	1595 	24 	0 	0 	0 	512 	258 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	873 	1602 	1566 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	32 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	2 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1        14 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15         6 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15        15 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15         0 
maximum service time to same row:
dram[0]:     11475     11479       967       969     46035         0         0         0         0         0         0         0         0         0      4580      4584 
dram[1]:     11479     11486     64572      1002     54275         0         0         0         0         0         0     92819         0         0      4580      4584 
dram[2]:     11475     11479      1002      1007         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[3]:     11479     11486      1010     64579         0         0     14050     54277         0         0         0         0         0         0      4580      4584 
dram[4]:     11476     11480     64570      1009     51674         0         0         0         0         0         0         0         0         0      4352     68228 
dram[5]:     11486     11491     64576     64575         0         0     84579         0         0         0         0         0         0         0      9733      6609 
dram[6]:     11471     11474      1023      1025         0         0         0     46748         0         0         0         0         0         0      4580      4582 
dram[7]:     11477     11484     64573       988     50172         0         0         0     84581         0         0         0         0         0      4580      4581 
dram[8]:     11480     11482       993       996         0     47604     48460         0         0     84582         0         0      1524         0      4580      4581 
dram[9]:     11484     11486      1003       945     36565         0         0         0         0         0         0         0         0         0      4580      4581 
dram[10]:     11479     11480       984       987     49316         0         0         0         0         0         0         0         0         0     68230      4584 
average row accesses per activate:
dram[0]: 17.000000 16.000000 16.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[1]: 16.000000 16.000000 17.000000 16.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 14.000000 14.000000 
dram[2]: 16.000000 16.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[3]: 16.000000 16.000000 16.000000 17.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[4]: 16.000000 16.000000 17.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.500000  5.666667 
dram[5]: 16.000000 17.000000 17.000000 17.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  5.333333 
dram[6]: 17.000000 16.000000 16.000000 16.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  8.000000 
dram[7]: 16.000000 16.000000 17.000000 16.000000  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan  7.000000      -nan 15.000000 15.000000 
dram[9]: 16.000000 16.000000 16.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000 15.000000 
average row locality = 1073/92 = 11.663043
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        16         1         0         0         0         0         0         0         0         0         0        14        14 
dram[1]:        16        16        16        16         1         0         0         0         0         0         0         1         0         0        14        14 
dram[2]:        16        16        16        16         0         0         0         0         0         0         0         0         0         0        14        14 
dram[3]:        16        16        16        16         0         0         2         1         0         0         0         0         0         0        14        14 
dram[4]:        16        16        16        16         1         0         0         0         0         0         0         0         0         0        15        16 
dram[5]:        16        16        16        16         0         0         1         0         0         0         0         0         0         0        16        16 
dram[6]:        16        16        16        16         0         0         0         1         0         0         0         0         0         0        16        16 
dram[7]:        16        16        16        16         1         0         0         0         1         0         0         0         0         0        15        15 
dram[8]:        16        16        16        16         0         2         1         0         0         1         0         0         1         0        15        15 
dram[9]:        16        16        16        16         1         0         0         0         0         0         0         0         0         0        15        15 
dram[10]:        16        16        16        16         1         0         0         0         0         0         0         0         0         0        16        15 
total reads: 1051
min_bank_accesses = 0!
chip skew: 99/92 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         1         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[4]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[5]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         1         0         0         6         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      20445     21338      1315      1548     10367    none      none      none      none      none      none      none      none      none       30590     30651
dram[1]:      21275     21301      2007      1528      3246    none      none      none      none      none      none       20860    none      none       30600     30666
dram[2]:      21308     21284      1459      1564    none      none      none      none      none      none      none      none      none      none       30573     30675
dram[3]:      21352     21307      1452      2459    none      none       11481      4103    none      none      none      none      none      none       32548     32622
dram[4]:      21354     21343      2100      1419       482    none      none      none      none      none      none      none      none      none       30400     28402
dram[5]:      21328     20628      2176      2113    none      none       16363    none      none      none      none      none      none      none       29455     29551
dram[6]:      20792     21334      1470      1656    none      none      none         584    none      none      none      none      none      none       29436     29522
dram[7]:      21339     21355      2154      1508       584    none      none      none       17115    none      none      none      none      none       31371     31466
dram[8]:      19807     19777      1402      1550    none         530       584    none      none       17543    none      none         241    none       31373     31471
dram[9]:      18760     18742      1550      1531     11879    none      none      none      none      none      none      none      none      none       31386     31460
dram[10]:      18746     18697      1390      1538       584    none      none      none      none      none      none      none      none      none       29107     31457
maximum mf latency per bank:
dram[0]:      10635     10649       417       478      9457         0         0         0         0         0         0         0         0         0     10631     10646
dram[1]:      10633     10652     12705       468      6492         0         0         0         0         0         0     41720         0         0     10632     10658
dram[2]:      10627     10641       442       486         0         0         0         0         0         0         0         0         0         0     10627     10642
dram[3]:      10638     10653       442     17637         0         0     10414      8206         0         0         0         0         0         0     10631     10661
dram[4]:      10665     10675     14205       459       250         0         0         0         0         0         0         0         0         0     10640     25891
dram[5]:      10691     10685     15926     13462         0         0     32726         0         0         0         0         0         0         0     10653     10688
dram[6]:      11618     10729       508       540         0         0         0       352         0         0         0         0         0         0     10650     10678
dram[7]:      10692     10718     15064       492       352         0         0         0     34230         0         0         0         0         0     10627     10663
dram[8]:      10655     10646       489       492         0       352       352         0         0     35087         0         0       249         0     10637     10676
dram[9]:      10639     10664       500       487     11647         0         0         0         0         0         0         0         0         0     10637     10664
dram[10]:      10646     10657       451       481       352         0         0         0         0         0         0         0         0         0     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175725 n_act=8 n_pre=1 n_req=94 n_rd=376 n_write=0 bw_util=0.00427
n_activity=907 dram_eff=0.8291
bk0: 68a 175888i bk1: 64a 175807i bk2: 64a 175879i bk3: 64a 175764i bk4: 4a 176090i bk5: 0a 176108i bk6: 0a 176109i bk7: 0a 176109i bk8: 0a 176109i bk9: 0a 176110i bk10: 0a 176110i bk11: 0a 176110i bk12: 0a 176111i bk13: 0a 176111i bk14: 56a 175982i bk15: 56a 175890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0196809
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175723 n_act=8 n_pre=0 n_req=97 n_rd=376 n_write=3 bw_util=0.004304
n_activity=927 dram_eff=0.8177
bk0: 64a 175908i bk1: 64a 175837i bk2: 64a 175885i bk3: 64a 175773i bk4: 4a 176083i bk5: 0a 176108i bk6: 0a 176108i bk7: 0a 176110i bk8: 0a 176111i bk9: 0a 176111i bk10: 0a 176111i bk11: 4a 176085i bk12: 0a 176109i bk13: 0a 176110i bk14: 56a 175980i bk15: 56a 175887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0209415
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175736 n_act=6 n_pre=0 n_req=92 n_rd=368 n_write=0 bw_util=0.004179
n_activity=829 dram_eff=0.8878
bk0: 64a 175906i bk1: 64a 175825i bk2: 64a 175888i bk3: 64a 175787i bk4: 0a 176108i bk5: 0a 176108i bk6: 0a 176109i bk7: 0a 176109i bk8: 0a 176109i bk9: 0a 176109i bk10: 0a 176110i bk11: 0a 176110i bk12: 0a 176111i bk13: 0a 176112i bk14: 56a 175983i bk15: 56a 175892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0224689
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175718 n_act=9 n_pre=1 n_req=97 n_rd=380 n_write=2 bw_util=0.004338
n_activity=992 dram_eff=0.7702
bk0: 64a 175888i bk1: 64a 175817i bk2: 64a 175900i bk3: 64a 175787i bk4: 0a 176109i bk5: 0a 176109i bk6: 8a 176058i bk7: 4a 176081i bk8: 0a 176107i bk9: 0a 176107i bk10: 0a 176110i bk11: 0a 176110i bk12: 0a 176111i bk13: 0a 176112i bk14: 56a 175983i bk15: 56a 175887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0229005
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175711 n_act=10 n_pre=3 n_req=98 n_rd=384 n_write=2 bw_util=0.004384
n_activity=1034 dram_eff=0.7466
bk0: 64a 175891i bk1: 64a 175796i bk2: 64a 175902i bk3: 64a 175796i bk4: 4a 176088i bk5: 0a 176107i bk6: 0a 176108i bk7: 0a 176109i bk8: 0a 176109i bk9: 0a 176109i bk10: 0a 176109i bk11: 0a 176111i bk12: 0a 176111i bk13: 0a 176113i bk14: 60a 175959i bk15: 64a 175816i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0187951
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175705 n_act=10 n_pre=3 n_req=101 n_rd=388 n_write=4 bw_util=0.004452
n_activity=1016 dram_eff=0.7717
bk0: 64a 175882i bk1: 64a 175819i bk2: 64a 175843i bk3: 64a 175771i bk4: 0a 176105i bk5: 0a 176108i bk6: 4a 176084i bk7: 0a 176108i bk8: 0a 176110i bk9: 0a 176111i bk10: 0a 176112i bk11: 0a 176113i bk12: 0a 176113i bk13: 0a 176115i bk14: 64a 175950i bk15: 64a 175842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0181989
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175710 n_act=9 n_pre=2 n_req=98 n_rd=388 n_write=1 bw_util=0.004418
n_activity=944 dram_eff=0.8242
bk0: 64a 175856i bk1: 64a 175782i bk2: 64a 175864i bk3: 64a 175758i bk4: 0a 176109i bk5: 0a 176110i bk6: 0a 176111i bk7: 4a 176091i bk8: 0a 176109i bk9: 0a 176109i bk10: 0a 176109i bk11: 0a 176110i bk12: 0a 176111i bk13: 0a 176112i bk14: 64a 175943i bk15: 64a 175822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0279882
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175716 n_act=8 n_pre=0 n_req=98 n_rd=384 n_write=2 bw_util=0.004384
n_activity=977 dram_eff=0.7902
bk0: 64a 175899i bk1: 64a 175823i bk2: 64a 175873i bk3: 64a 175782i bk4: 4a 176089i bk5: 0a 176108i bk6: 0a 176109i bk7: 0a 176109i bk8: 4a 176083i bk9: 0a 176107i bk10: 0a 176107i bk11: 0a 176108i bk12: 0a 176110i bk13: 0a 176112i bk14: 60a 175974i bk15: 60a 175871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0248538
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175697 n_act=10 n_pre=0 n_req=106 n_rd=396 n_write=7 bw_util=0.004577
n_activity=1049 dram_eff=0.7684
bk0: 64a 175889i bk1: 64a 175815i bk2: 64a 175871i bk3: 64a 175761i bk4: 0a 176109i bk5: 8a 176083i bk6: 4a 176089i bk7: 0a 176108i bk8: 0a 176108i bk9: 4a 176085i bk10: 0a 176109i bk11: 0a 176111i bk12: 4a 176069i bk13: 0a 176111i bk14: 60a 175973i bk15: 60a 175869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.026756
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175723 n_act=7 n_pre=0 n_req=95 n_rd=380 n_write=0 bw_util=0.004315
n_activity=901 dram_eff=0.8435
bk0: 64a 175916i bk1: 64a 175815i bk2: 64a 175862i bk3: 64a 175756i bk4: 4a 176088i bk5: 0a 176107i bk6: 0a 176108i bk7: 0a 176108i bk8: 0a 176110i bk9: 0a 176110i bk10: 0a 176110i bk11: 0a 176110i bk12: 0a 176110i bk13: 0a 176112i bk14: 60a 175975i bk15: 60a 175869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.025274
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175716 n_act=8 n_pre=1 n_req=97 n_rd=384 n_write=1 bw_util=0.004372
n_activity=917 dram_eff=0.8397
bk0: 64a 175896i bk1: 64a 175817i bk2: 64a 175854i bk3: 64a 175746i bk4: 4a 176090i bk5: 0a 176108i bk6: 0a 176109i bk7: 0a 176109i bk8: 0a 176110i bk9: 0a 176111i bk10: 0a 176111i bk11: 0a 176111i bk12: 0a 176111i bk13: 0a 176112i bk14: 64a 175936i bk15: 60a 175870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0214071

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220, Miss = 48, Miss_rate = 0.218, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 211, Miss = 48, Miss_rate = 0.227, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[7]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 217, Miss = 48, Miss_rate = 0.221, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[9]: Access = 213, Miss = 48, Miss_rate = 0.225, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 193, Miss = 49, Miss_rate = 0.254, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 220, Miss = 48, Miss_rate = 0.218, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 218, Miss = 48, Miss_rate = 0.220, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 218, Miss = 49, Miss_rate = 0.225, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 193, Miss = 49, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 198, Miss = 49, Miss_rate = 0.247, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 193, Miss = 50, Miss_rate = 0.259, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 191, Miss = 48, Miss_rate = 0.251, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[20]: Access = 191, Miss = 49, Miss_rate = 0.257, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.4328
	minimum = 6
	maximum = 94
Network latency average = 16.2231
	minimum = 6
	maximum = 70
Slowest packet = 4441
Flit latency average = 16.663
	minimum = 6
	maximum = 69
Slowest flit = 13255
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0212326
	minimum = 0.0164016 (at node 4)
	maximum = 0.0300696 (at node 40)
Accepted packet rate average = 0.0212326
	minimum = 0.0164016 (at node 4)
	maximum = 0.0300696 (at node 40)
Injected flit rate average = 0.0326839
	minimum = 0.0164016 (at node 4)
	maximum = 0.0807654 (at node 40)
Accepted flit rate average= 0.0326839
	minimum = 0.0228628 (at node 28)
	maximum = 0.0521869 (at node 3)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.2437 (2 samples)
	minimum = 6 (2 samples)
	maximum = 101 (2 samples)
Network latency average = 18.0613 (2 samples)
	minimum = 6 (2 samples)
	maximum = 65.5 (2 samples)
Flit latency average = 17.0165 (2 samples)
	minimum = 6 (2 samples)
	maximum = 65 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0108554 (2 samples)
	minimum = 0.00838392 (2 samples)
	maximum = 0.0153795 (2 samples)
Accepted packet rate average = 0.0108554 (2 samples)
	minimum = 0.00838392 (2 samples)
	maximum = 0.0153795 (2 samples)
Injected flit rate average = 0.0167159 (2 samples)
	minimum = 0.00838392 (2 samples)
	maximum = 0.0412822 (2 samples)
Accepted flit rate average = 0.0167159 (2 samples)
	minimum = 0.0116792 (2 samples)
	maximum = 0.0267721 (2 samples)
Injected packet size average = 1.53986 (2 samples)
Accepted packet size average = 1.53986 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 9 sec (69 sec)
gpgpu_simulation_rate = 34196 (inst/sec)
gpgpu_simulation_rate = 7850 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 196033
gpu_sim_insn = 1246472
gpu_ipc =       6.3585
gpu_tot_sim_cycle = 964936
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       3.7371
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7103
partiton_reqs_in_parallel = 4312726
partiton_reqs_in_parallel_total    = 2086360
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.6316
partiton_reqs_in_parallel_util = 4312726
partiton_reqs_in_parallel_util_total    = 2086360
gpu_sim_cycle_parition_util = 196033
gpu_tot_sim_cycle_parition_util    = 94845
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9992
partiton_replys_in_parallel = 2431
partiton_replys_in_parallel_total    = 4356
L2_BW  =       1.1754 GB/Sec
L2_BW_total  =       0.6667 GB/Sec
gpu_total_sim_rate=23568

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 5464
	L1I_total_cache_miss_rate = 0.0823
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60920
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5464
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
88, 88, 87, 88, 87, 88, 87, 88, 88, 88, 88, 88, 88, 88, 88, 88, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 82, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 5412
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 526
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26506	W0_Idle:888591	W0_Scoreboard:1756443	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 150260 
averagemflatency = 2969 
max_icnt2mem_latency = 150014 
max_icnt2sh_latency = 964935 
mrq_lat_table:486 	66 	72 	126 	169 	200 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2566 	1978 	11 	0 	512 	258 	1294 	5 	8 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1883 	141 	101 	0 	2554 	24 	0 	0 	0 	512 	259 	1293 	5 	8 	6 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3115 	1680 	1566 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	83 	12 	0 	0 	2 	4 	8 	7 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         1         0         0         0         0         4         0         0         0         0        14         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[2]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        14 
dram[3]:         0         0         0         0         0         0         1         2         0         0         0         0         0         0         0        14 
dram[4]:         0         0         0        16         4         0         2         0         0         0         0         0         0         0        14        14 
dram[5]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0        15         9 
dram[6]:         0         0        16         0         0         0         2         0         0         0         0         0         0         0        15        15 
dram[7]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         2         0         0         0         0         0         0         7         0         0         0 
dram[9]:         0         0         0        16         0         2         0         0         0         0         0         0         0         0        15         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        15        15 
maximum service time to same row:
dram[0]:     11475     11479       967       969     46035         0    190967     74839    187804    119537         0         0         0     72036    186906      4584 
dram[1]:     11479     11486     64572      1002     70616    192674    189030    192581         0         0         0     92819     62521     68482      4580      4584 
dram[2]:     69466     11479      1002      1007         0         0         0     71516         0         0    127795         0         0         0      4580     68948 
dram[3]:     11479     11486      1010     64579    124035     68851     14050     54277         0         0         0     76210    195284    185199      4580    126643 
dram[4]:     11476     11480     64570     96876    120032    191211     94677     69473         0         0         0         0     74605         0    184970     68228 
dram[5]:     11486     11491     64576     64575     69809    122498     84579         0         0    125418    114663    192337         0         0    174224     70491 
dram[6]:     11471     11474     33596      1025    187782    101353    127989     46748    186932         0         0         0         0         0      4580     72585 
dram[7]:     11477     11484     64573       988     50172    116190    188173    125754     84581         0         0         0         0         0      4580      4581 
dram[8]:     11480     11482       993       996     73223    144229     48460     82787         0     84582         0         0    124750         0      4580      4581 
dram[9]:     11484     11486      1003     33674     36565    132077         0    188017         0         0    196020    190409         0         0     95587      4581 
dram[10]:     11479     11480       984       987     49316    128677         0     99648     70329         0    101017    173018         0         0     68230     98774 
average row accesses per activate:
dram[0]: 17.000000 16.000000 16.000000 16.000000  1.000000      -nan  1.000000  3.000000  1.000000  2.500000      -nan      -nan      -nan  4.000000  8.000000 14.000000 
dram[1]: 16.000000 16.000000 17.000000 16.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 14.000000 14.000000 
dram[2]:  8.500000 16.000000 16.000000 16.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan      -nan      -nan 14.000000  6.333333 
dram[3]: 16.000000 16.000000 16.000000 17.000000  1.000000  2.000000  1.500000  1.500000      -nan      -nan      -nan  2.000000  2.000000  1.000000 14.000000  8.000000 
dram[4]: 16.000000 16.000000 17.000000  8.500000  2.000000  1.000000  1.666667  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  5.666667  5.666667 
dram[5]: 16.000000 17.000000 17.000000 17.000000  4.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan  6.666667  4.500000 
dram[6]: 17.000000 16.000000  8.500000 16.000000  2.000000  2.000000  1.500000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan  8.000000  5.250000 
dram[7]: 16.000000 16.000000 17.000000 16.000000  3.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  4.500000      -nan 15.000000 15.000000 
dram[9]: 16.000000 16.000000 16.000000  8.500000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  8.500000 15.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  8.500000  8.500000 
average row locality = 1229/171 = 7.187134
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        16         2         0         1         3         1         3         0         0         0         2        15        14 
dram[1]:        16        16        16        16         3         1         1         1         0         0         0         4         3         1        14        14 
dram[2]:        17        16        16        16         0         0         0         1         0         0         1         0         0         0        14        17 
dram[3]:        16        16        16        16         1         2         3         2         0         0         0         1         1         1        14        15 
dram[4]:        16        16        16        17         4         1         4         2         0         0         0         0         1         0        16        16 
dram[5]:        16        16        16        16         4         4         1         0         0         2         2         1         0         0        18        17 
dram[6]:        16        16        17        16         1         2         2         1         1         0         0         0         0         0        16        19 
dram[7]:        16        16        16        16         3         2         1         1         1         0         0         0         0         0        15        15 
dram[8]:        16        16        16        16         2         3         2         1         0         2         0         0         2         0        15        15 
dram[9]:        16        16        16        17         3         3         0         1         0         0         1         1         0         0        16        15 
dram[10]:        16        16        16        16         2         1         0         1         1         0         2         2         0         0        16        16 
total reads: 1161
min_bank_accesses = 0!
chip skew: 113/98 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[1]:         0         0         1         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         2 
dram[3]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[4]:         0         0         1         0         2         0         1         2         0         0         0         0         1         0         1         1 
dram[5]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[6]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[7]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         1         0         1         0         2         0         0         7         0         0         0 
dram[9]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[10]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/2 = 5.50
average mf latency per bank:
dram[0]:      20805     21754      1344      1563      5971    none         250       313    125876       186    none      none      none         169     27420     31352
dram[1]:      21652     21680      2070      1528      2019       352       250       170    none      none      none       19259     31762     63054     31323     31358
dram[2]:      24561     21662      1490      1587    none      none      none         352    none      none         900    none      none      none       31310     23628
dram[3]:      21722     21687      1467      2459       352       414      7769      3148    none      none      none         170       170    150780     33297     29179
dram[4]:      21734     21701      2114      6268       292       352       306       169    none      none      none      none         170    none       27435     29019
dram[5]:      21698     20971      2225      2113       405     25660     17064    none      none         169      5453       170    none      none       24134     26861
dram[6]:      21178     21713      3453      1686       170       349       233       584       170    none      none      none      none      none       30095     23565
dram[7]:      21744     21740      2154      1522       425       233       352       352     17361    none      none      none      none      none       32081     32156
dram[8]:      20145     20109      1410      1587       349       351       530       170    none        9076    none      none         226    none       32088     32166
dram[9]:      19104     19094      1581      3532      4190       261    none         250    none      none         170    128098    none      none       28348     32148
dram[10]:      19090     19028      1390      1552       464       170    none         352       170    none         242      7589    none      none       29785     28370
maximum mf latency per bank:
dram[0]:      10635     10649       417       478      9457         0       250       346    125096       341         0         0         0       341     10631     10646
dram[1]:      10633     10652     12705       468      6492       352       250       341         0         0         0     91788     61537     61754     10632     10658
dram[2]:      69578     10641       442       486         0         0         0       352         0         0       250         0         0         0     10627     10642
dram[3]:      10638     10653       442     17637       352       352     10414      8206         0         0         0       341       341    150260     10631     10661
dram[4]:      10665     10675     14205     82718       358       352       352       341         0         0         0         0       341         0     10640     25891
dram[5]:      10691     10685     15926     13462       352    100911     32726         0         0       341     14320       341         0         0     10653     10688
dram[6]:      11618     10729     33871       540       341       352       359       352       341         0         0         0         0         0     10650     10678
dram[7]:      10692     10718     15064       492       352       352       352       352     34230         0         0         0         0         0     10627     10663
dram[8]:      10655     10646       489       492       352       352       352       341         0     35087         0         0       347         0     10637     10676
dram[9]:      10639     10664       500     33852     11647       358         0       250         0         0       341    127578         0         0     10637     10664
dram[10]:      10646     10657       451       481       352       341         0       352       341         0       341     20729         0         0     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539664 n_act=16 n_pre=4 n_req=111 n_rd=424 n_write=5 bw_util=0.001589
n_activity=1357 dram_eff=0.6323
bk0: 68a 539888i bk1: 64a 539810i bk2: 64a 539883i bk3: 64a 539769i bk4: 8a 540065i bk5: 0a 540113i bk6: 4a 540095i bk7: 12a 540079i bk8: 4a 540093i bk9: 12a 540038i bk10: 0a 540110i bk11: 0a 540111i bk12: 0a 540114i bk13: 8a 540071i bk14: 60a 539945i bk15: 56a 539889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00647457
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539661 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001596
n_activity=1382 dram_eff=0.6237
bk0: 64a 539911i bk1: 64a 539841i bk2: 64a 539891i bk3: 64a 539779i bk4: 12a 540050i bk5: 4a 540092i bk6: 4a 540091i bk7: 4a 540086i bk8: 0a 540112i bk9: 0a 540113i bk10: 0a 540114i bk11: 16a 540003i bk12: 12a 540045i bk13: 4a 540090i bk14: 56a 539979i bk15: 56a 539890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00693744
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539705 n_act=11 n_pre=3 n_req=100 n_rd=392 n_write=2 bw_util=0.001459
n_activity=1094 dram_eff=0.7203
bk0: 68a 539875i bk1: 64a 539825i bk2: 64a 539890i bk3: 64a 539790i bk4: 0a 540112i bk5: 0a 540112i bk6: 0a 540113i bk7: 4a 540094i bk8: 0a 540112i bk9: 0a 540113i bk10: 4a 540094i bk11: 0a 540112i bk12: 0a 540113i bk13: 0a 540115i bk14: 56a 539986i bk15: 68a 539809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00735957
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539673 n_act=16 n_pre=3 n_req=109 n_rd=416 n_write=5 bw_util=0.001559
n_activity=1332 dram_eff=0.6321
bk0: 64a 539891i bk1: 64a 539820i bk2: 64a 539904i bk3: 64a 539791i bk4: 4a 540093i bk5: 8a 540084i bk6: 12a 540052i bk7: 8a 540051i bk8: 0a 540107i bk9: 0a 540109i bk10: 0a 540114i bk11: 4a 540089i bk12: 4a 540090i bk13: 4a 540095i bk14: 56a 539985i bk15: 60a 539853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0075225
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539639 n_act=20 n_pre=9 n_req=118 n_rd=436 n_write=9 bw_util=0.001648
n_activity=1582 dram_eff=0.5626
bk0: 64a 539895i bk1: 64a 539802i bk2: 64a 539908i bk3: 68a 539772i bk4: 16a 540008i bk5: 4a 540091i bk6: 16a 540014i bk7: 8a 540065i bk8: 0a 540107i bk9: 0a 540109i bk10: 0a 540110i bk11: 0a 540113i bk12: 4a 540088i bk13: 0a 540115i bk14: 64a 539923i bk15: 64a 539819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00625054
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539624 n_act=19 n_pre=7 n_req=124 n_rd=452 n_write=11 bw_util=0.001714
n_activity=1572 dram_eff=0.5891
bk0: 64a 539884i bk1: 64a 539821i bk2: 64a 539847i bk3: 64a 539776i bk4: 16a 540070i bk5: 16a 540046i bk6: 4a 540086i bk7: 0a 540111i bk8: 0a 540113i bk9: 8a 540073i bk10: 8a 540058i bk11: 4a 540087i bk12: 0a 540113i bk13: 0a 540117i bk14: 72a 539899i bk15: 68a 539806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00605799
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539656 n_act=17 n_pre=6 n_req=113 n_rd=428 n_write=6 bw_util=0.001607
n_activity=1359 dram_eff=0.6387
bk0: 64a 539858i bk1: 64a 539786i bk2: 68a 539837i bk3: 64a 539761i bk4: 4a 540087i bk5: 8a 540087i bk6: 8a 540056i bk7: 4a 540090i bk8: 4a 540084i bk9: 0a 540110i bk10: 0a 540111i bk11: 0a 540113i bk12: 0a 540115i bk13: 0a 540116i bk14: 64a 539947i bk15: 76a 539741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00919252
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539689 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001522
n_activity=1185 dram_eff=0.6937
bk0: 64a 539903i bk1: 64a 539827i bk2: 64a 539877i bk3: 64a 539787i bk4: 12a 540081i bk5: 8a 540056i bk6: 4a 540091i bk7: 4a 540090i bk8: 4a 540083i bk9: 0a 540108i bk10: 0a 540108i bk11: 0a 540110i bk12: 0a 540113i bk13: 0a 540115i bk14: 60a 539977i bk15: 60a 539874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00813904
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539662 n_act=14 n_pre=2 n_req=117 n_rd=424 n_write=11 bw_util=0.001611
n_activity=1298 dram_eff=0.6703
bk0: 64a 539894i bk1: 64a 539820i bk2: 64a 539876i bk3: 64a 539766i bk4: 8a 540087i bk5: 12a 540048i bk6: 8a 540083i bk7: 4a 540084i bk8: 0a 540109i bk9: 8a 540069i bk10: 0a 540112i bk11: 0a 540114i bk12: 8a 540035i bk13: 0a 540113i bk14: 60a 539975i bk15: 60a 539871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00880186
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents
MSHR: tag=0x80520800, atomic=0 1 entries : 0x7f8b0cc6d600 :  mf: uid=132338, sid17:w05, part=9, addr=0x80520840, load , size=32, unknown  status = IN_PARTITION_DRAM (964935), 

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539674 n_act=14 n_pre=3 n_req=108 n_rd=419 n_write=3 bw_util=0.001563
n_activity=1254 dram_eff=0.673
bk0: 64a 539919i bk1: 64a 539819i bk2: 64a 539866i bk3: 68a 539728i bk4: 12a 540077i bk5: 12a 540045i bk6: 0a 540107i bk7: 4a 540090i bk8: 0a 540112i bk9: 0a 540115i bk10: 3a 540091i bk11: 4a 540094i bk12: 0a 540112i bk13: 0a 540114i bk14: 64a 539940i bk15: 60a 539872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00829641
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539667 n_act=16 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.001577
n_activity=1291 dram_eff=0.66
bk0: 64a 539897i bk1: 64a 539818i bk2: 64a 539857i bk3: 64a 539750i bk4: 8a 540088i bk5: 4a 540088i bk6: 0a 540114i bk7: 4a 540094i bk8: 4a 540089i bk9: 0a 540115i bk10: 8a 540058i bk11: 8a 540054i bk12: 0a 540109i bk13: 0a 540113i bk14: 64a 539938i bk15: 64a 539834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00708

========= L2 cache stats =========
L2_cache_bank[0]: Access = 331, Miss = 52, Miss_rate = 0.157, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 290, Miss = 54, Miss_rate = 0.186, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 326, Miss = 53, Miss_rate = 0.163, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 293, Miss = 48, Miss_rate = 0.164, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 308, Miss = 50, Miss_rate = 0.162, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 308, Miss = 51, Miss_rate = 0.166, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[7]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 324, Miss = 57, Miss_rate = 0.176, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[9]: Access = 323, Miss = 52, Miss_rate = 0.161, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 332, Miss = 57, Miss_rate = 0.172, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 330, Miss = 56, Miss_rate = 0.170, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 330, Miss = 53, Miss_rate = 0.161, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 330, Miss = 54, Miss_rate = 0.164, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 296, Miss = 52, Miss_rate = 0.176, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 288, Miss = 50, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 296, Miss = 53, Miss_rate = 0.179, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 297, Miss = 53, Miss_rate = 0.178, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 291, Miss = 52, Miss_rate = 0.179, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 304, Miss = 53, Miss_rate = 0.174, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[20]: Access = 295, Miss = 53, Miss_rate = 0.180, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 299, Miss = 52, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 6787
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1711
L2_total_cache_pending_hits = 3164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2356
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13893
icnt_total_pkts_simt_to_mem=6940
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.30831
	minimum = 6
	maximum = 22
Network latency average = 7.3042
	minimum = 6
	maximum = 22
Slowest packet = 8951
Flit latency average = 6.90334
	minimum = 6
	maximum = 22
Slowest flit = 13758
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000248021
	minimum = 0.000163239 (at node 0)
	maximum = 0.000428501 (at node 21)
Accepted packet rate average = 0.000248021
	minimum = 0.000163239 (at node 0)
	maximum = 0.000428501 (at node 21)
Injected flit rate average = 0.000373102
	minimum = 0.000163239 (at node 0)
	maximum = 0.000744776 (at node 38)
Accepted flit rate average= 0.000373102
	minimum = 0.00025506 (at node 34)
	maximum = 0.00080344 (at node 21)
Injected packet length average = 1.50432
Accepted packet length average = 1.50432
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.9319 (3 samples)
	minimum = 6 (3 samples)
	maximum = 74.6667 (3 samples)
Network latency average = 14.4756 (3 samples)
	minimum = 6 (3 samples)
	maximum = 51 (3 samples)
Flit latency average = 13.6455 (3 samples)
	minimum = 6 (3 samples)
	maximum = 50.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00731964 (3 samples)
	minimum = 0.00564369 (3 samples)
	maximum = 0.0103958 (3 samples)
Accepted packet rate average = 0.00731964 (3 samples)
	minimum = 0.00564369 (3 samples)
	maximum = 0.0103958 (3 samples)
Injected flit rate average = 0.0112683 (3 samples)
	minimum = 0.00564369 (3 samples)
	maximum = 0.0277697 (3 samples)
Accepted flit rate average = 0.0112683 (3 samples)
	minimum = 0.00787113 (3 samples)
	maximum = 0.0181159 (3 samples)
Injected packet size average = 1.53946 (3 samples)
Accepted packet size average = 1.53946 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 33 sec (153 sec)
gpgpu_simulation_rate = 23568 (inst/sec)
gpgpu_simulation_rate = 6306 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1309
gpu_sim_insn = 1114592
gpu_ipc =     851.4836
gpu_tot_sim_cycle = 1188395
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       3.9723
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7336
partiton_reqs_in_parallel = 28798
partiton_reqs_in_parallel_total    = 6399086
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.4089
partiton_reqs_in_parallel_util = 28798
partiton_reqs_in_parallel_util_total    = 6399086
gpu_sim_cycle_parition_util = 1309
gpu_tot_sim_cycle_parition_util    = 290878
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9992
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6787
L2_BW  =     161.6179 GB/Sec
L2_BW_total  =       0.7193 GB/Sec
gpu_total_sim_rate=29503

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 5464
	L1I_total_cache_miss_rate = 0.0627
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 81630
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5464
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
130, 130, 129, 130, 129, 130, 129, 130, 130, 130, 130, 130, 130, 130, 130, 130, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 103, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 5412
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 526
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31146	W0_Idle:896492	W0_Scoreboard:1770296	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 150260 
averagemflatency = 2291 
max_icnt2mem_latency = 150014 
max_icnt2sh_latency = 1188394 
mrq_lat_table:486 	66 	72 	126 	169 	200 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4786 	1990 	11 	0 	512 	258 	1294 	5 	8 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3002 	202 	101 	0 	3606 	24 	0 	0 	0 	512 	259 	1293 	5 	8 	6 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4524 	2195 	1690 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	184 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	13 	0 	0 	2 	4 	8 	7 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         1         0         0         0         0         4         0         0         0         0        14         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[2]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        14 
dram[3]:         0         0         0         0         0         0         1         2         0         0         0         0         0         0         0        14 
dram[4]:         0         0         0        16         4         0         2         0         0         0         0         0         0         0        14        14 
dram[5]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0        15         9 
dram[6]:         0         0        16         0         0         0         2         0         0         0         0         0         0         0        15        15 
dram[7]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         2         0         0         0         0         0         0         7         0         0         0 
dram[9]:         0         0         0        16         0         2         0         0         0         0         0         0         0         0        15         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        15        15 
maximum service time to same row:
dram[0]:     11475     11479       967       969     46035         0    190967     74839    187804    119537         0         0         0     72036    186906      4584 
dram[1]:     11479     11486     64572      1002     70616    192674    189030    192581         0         0         0     92819     62521     68482      4580      4584 
dram[2]:     69466     11479      1002      1007         0         0         0     71516         0         0    127795         0         0         0      4580     68948 
dram[3]:     11479     11486      1010     64579    124035     68851     14050     54277         0         0         0     76210    195284    185199      4580    126643 
dram[4]:     11476     11480     64570     96876    120032    191211     94677     69473         0         0         0         0     74605         0    184970     68228 
dram[5]:     11486     11491     64576     64575     69809    122498     84579         0         0    125418    114663    192337         0         0    174224     70491 
dram[6]:     11471     11474     33596      1025    187782    101353    127989     46748    186932         0         0         0         0         0      4580     72585 
dram[7]:     11477     11484     64573       988     50172    116190    188173    125754     84581         0         0         0         0         0      4580      4581 
dram[8]:     11480     11482       993       996     73223    144229     48460     82787         0     84582         0         0    124750         0      4580      4581 
dram[9]:     11484     11486      1003     33674     36565    132077         0    188017         0         0    196020    190409         0         0     95587      4581 
dram[10]:     11479     11480       984       987     49316    128677         0     99648     70329         0    101017    173018         0         0     68230     98774 
average row accesses per activate:
dram[0]: 17.000000 16.000000 16.000000 16.000000  1.000000      -nan  1.000000  3.000000  1.000000  2.500000      -nan      -nan      -nan  4.000000  8.000000 14.000000 
dram[1]: 16.000000 16.000000 17.000000 16.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 14.000000 14.000000 
dram[2]:  8.500000 16.000000 16.000000 16.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan      -nan      -nan 14.000000  6.333333 
dram[3]: 16.000000 16.000000 16.000000 17.000000  1.000000  2.000000  1.500000  1.500000      -nan      -nan      -nan  2.000000  2.000000  1.000000 14.000000  8.000000 
dram[4]: 16.000000 16.000000 17.000000  8.500000  2.000000  1.000000  1.666667  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  5.666667  5.666667 
dram[5]: 16.000000 17.000000 17.000000 17.000000  4.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan  6.666667  4.500000 
dram[6]: 17.000000 16.000000  8.500000 16.000000  2.000000  2.000000  1.500000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan  8.000000  5.250000 
dram[7]: 16.000000 16.000000 17.000000 16.000000  3.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  4.500000      -nan 15.000000 15.000000 
dram[9]: 16.000000 16.000000 16.000000  8.500000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  8.500000 15.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  8.500000  8.500000 
average row locality = 1229/171 = 7.187134
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        16         2         0         1         3         1         3         0         0         0         2        15        14 
dram[1]:        16        16        16        16         3         1         1         1         0         0         0         4         3         1        14        14 
dram[2]:        17        16        16        16         0         0         0         1         0         0         1         0         0         0        14        17 
dram[3]:        16        16        16        16         1         2         3         2         0         0         0         1         1         1        14        15 
dram[4]:        16        16        16        17         4         1         4         2         0         0         0         0         1         0        16        16 
dram[5]:        16        16        16        16         4         4         1         0         0         2         2         1         0         0        18        17 
dram[6]:        16        16        17        16         1         2         2         1         1         0         0         0         0         0        16        19 
dram[7]:        16        16        16        16         3         2         1         1         1         0         0         0         0         0        15        15 
dram[8]:        16        16        16        16         2         3         2         1         0         2         0         0         2         0        15        15 
dram[9]:        16        16        16        17         3         3         0         1         0         0         1         1         0         0        16        15 
dram[10]:        16        16        16        16         2         1         0         1         1         0         2         2         0         0        16        16 
total reads: 1161
min_bank_accesses = 0!
chip skew: 113/98 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[1]:         0         0         1         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         2 
dram[3]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[4]:         0         0         1         0         2         0         1         2         0         0         0         0         1         0         1         1 
dram[5]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[6]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[7]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         1         0         1         0         2         0         0         7         0         0         0 
dram[9]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[10]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/2 = 5.50
average mf latency per bank:
dram[0]:      21112     22090      2107      2306      5971    none         482       545    125876       186    none      none      none         169     27420     31385
dram[1]:      21978     22013      2795      2251      2110       584       380       170    none      none      none       19259     31762     63054     31342     31367
dram[2]:      24903     21995      2224      2289    none      none      none         584    none      none         900    none      none      none       31336     23628
dram[3]:      22051     22034      2213      3123       482       646      7846      3226    none      none      none         170       170    150780     33306     29187
dram[4]:      22072     22032      2814      6948       314       584       445       169    none      none      none      none         170    none       27443     29019
dram[5]:      22039     21306      2962      2802       695     25808     17064    none      none         169      5453       170    none      none       24134     26861
dram[6]:      21512     22027      4204      2479       170       581       310       584       170    none      none      none      none      none       30103     23572
dram[7]:      22051     22051      2919      2328       580       276       584       584     17361    none      none      none      none      none       32081     32156
dram[8]:      20512     20479      2191      2347       582       351       711       170    none        9076    none      none         894    none       32104     32190
dram[9]:      19518     19473      2309      4180      4345       378    none         482    none      none         170    128098    none      none       28361     32163
dram[10]:      19501     19402      2115      2249       580       170    none         584       170    none         242      7589    none      none       29807     28411
maximum mf latency per bank:
dram[0]:      10635     10649       417       478      9457         0       250       346    125096       341         0         0         0       341     10631     10646
dram[1]:      10633     10652     12705       468      6492       352       250       341         0         0         0     91788     61537     61754     10632     10658
dram[2]:      69578     10641       442       486         0         0         0       352         0         0       250         0         0         0     10627     10642
dram[3]:      10638     10653       442     17637       352       352     10414      8206         0         0         0       341       341    150260     10631     10661
dram[4]:      10665     10675     14205     82718       358       352       352       341         0         0         0         0       341         0     10640     25891
dram[5]:      10691     10685     15926     13462       352    100911     32726         0         0       341     14320       341         0         0     10653     10688
dram[6]:      11618     10729     33871       540       341       352       359       352       341         0         0         0         0         0     10650     10678
dram[7]:      10692     10718     15064       492       352       352       352       352     34230         0         0         0         0         0     10627     10663
dram[8]:      10655     10646       489       492       352       352       352       341         0     35087         0         0       347         0     10637     10676
dram[9]:      10639     10664       500     33852     11647       358         0       250         0         0       341    127578         0         0     10637     10664
dram[10]:      10646     10657       451       481       352       341         0       352       341         0       341     20729         0         0     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542093 n_act=16 n_pre=4 n_req=111 n_rd=424 n_write=5 bw_util=0.001581
n_activity=1357 dram_eff=0.6323
bk0: 68a 542317i bk1: 64a 542239i bk2: 64a 542312i bk3: 64a 542198i bk4: 8a 542494i bk5: 0a 542542i bk6: 4a 542524i bk7: 12a 542508i bk8: 4a 542522i bk9: 12a 542467i bk10: 0a 542539i bk11: 0a 542540i bk12: 0a 542543i bk13: 8a 542500i bk14: 60a 542374i bk15: 56a 542318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00644558
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542090 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001589
n_activity=1382 dram_eff=0.6237
bk0: 64a 542340i bk1: 64a 542270i bk2: 64a 542320i bk3: 64a 542208i bk4: 12a 542479i bk5: 4a 542521i bk6: 4a 542520i bk7: 4a 542515i bk8: 0a 542541i bk9: 0a 542542i bk10: 0a 542543i bk11: 16a 542432i bk12: 12a 542474i bk13: 4a 542519i bk14: 56a 542408i bk15: 56a 542319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00690638
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542134 n_act=11 n_pre=3 n_req=100 n_rd=392 n_write=2 bw_util=0.001452
n_activity=1094 dram_eff=0.7203
bk0: 68a 542304i bk1: 64a 542254i bk2: 64a 542319i bk3: 64a 542219i bk4: 0a 542541i bk5: 0a 542541i bk6: 0a 542542i bk7: 4a 542523i bk8: 0a 542541i bk9: 0a 542542i bk10: 4a 542523i bk11: 0a 542541i bk12: 0a 542542i bk13: 0a 542544i bk14: 56a 542415i bk15: 68a 542238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00732662
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542102 n_act=16 n_pre=3 n_req=109 n_rd=416 n_write=5 bw_util=0.001552
n_activity=1332 dram_eff=0.6321
bk0: 64a 542320i bk1: 64a 542249i bk2: 64a 542333i bk3: 64a 542220i bk4: 4a 542522i bk5: 8a 542513i bk6: 12a 542481i bk7: 8a 542480i bk8: 0a 542536i bk9: 0a 542538i bk10: 0a 542543i bk11: 4a 542518i bk12: 4a 542519i bk13: 4a 542524i bk14: 56a 542414i bk15: 60a 542282i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00748882
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542068 n_act=20 n_pre=9 n_req=118 n_rd=436 n_write=9 bw_util=0.00164
n_activity=1582 dram_eff=0.5626
bk0: 64a 542324i bk1: 64a 542231i bk2: 64a 542337i bk3: 68a 542201i bk4: 16a 542437i bk5: 4a 542520i bk6: 16a 542443i bk7: 8a 542494i bk8: 0a 542536i bk9: 0a 542538i bk10: 0a 542539i bk11: 0a 542542i bk12: 4a 542517i bk13: 0a 542544i bk14: 64a 542352i bk15: 64a 542248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00622256
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542053 n_act=19 n_pre=7 n_req=124 n_rd=452 n_write=11 bw_util=0.001707
n_activity=1572 dram_eff=0.5891
bk0: 64a 542313i bk1: 64a 542250i bk2: 64a 542276i bk3: 64a 542205i bk4: 16a 542499i bk5: 16a 542475i bk6: 4a 542515i bk7: 0a 542540i bk8: 0a 542542i bk9: 8a 542502i bk10: 8a 542487i bk11: 4a 542516i bk12: 0a 542542i bk13: 0a 542546i bk14: 72a 542328i bk15: 68a 542235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00603087
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542085 n_act=17 n_pre=6 n_req=113 n_rd=428 n_write=6 bw_util=0.0016
n_activity=1359 dram_eff=0.6387
bk0: 64a 542287i bk1: 64a 542215i bk2: 68a 542266i bk3: 64a 542190i bk4: 4a 542516i bk5: 8a 542516i bk6: 8a 542485i bk7: 4a 542519i bk8: 4a 542513i bk9: 0a 542539i bk10: 0a 542540i bk11: 0a 542542i bk12: 0a 542544i bk13: 0a 542545i bk14: 64a 542376i bk15: 76a 542170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00915137
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542118 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001515
n_activity=1185 dram_eff=0.6937
bk0: 64a 542332i bk1: 64a 542256i bk2: 64a 542306i bk3: 64a 542216i bk4: 12a 542510i bk5: 8a 542485i bk6: 4a 542520i bk7: 4a 542519i bk8: 4a 542512i bk9: 0a 542537i bk10: 0a 542537i bk11: 0a 542539i bk12: 0a 542542i bk13: 0a 542544i bk14: 60a 542406i bk15: 60a 542303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0081026
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542091 n_act=14 n_pre=2 n_req=117 n_rd=424 n_write=11 bw_util=0.001604
n_activity=1298 dram_eff=0.6703
bk0: 64a 542323i bk1: 64a 542249i bk2: 64a 542305i bk3: 64a 542195i bk4: 8a 542516i bk5: 12a 542477i bk6: 8a 542512i bk7: 4a 542513i bk8: 0a 542538i bk9: 8a 542498i bk10: 0a 542541i bk11: 0a 542543i bk12: 8a 542464i bk13: 0a 542542i bk14: 60a 542404i bk15: 60a 542300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00876246
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542102 n_act=14 n_pre=3 n_req=108 n_rd=420 n_write=3 bw_util=0.001559
n_activity=1271 dram_eff=0.6656
bk0: 64a 542348i bk1: 64a 542248i bk2: 64a 542295i bk3: 68a 542157i bk4: 12a 542506i bk5: 12a 542474i bk6: 0a 542536i bk7: 4a 542519i bk8: 0a 542541i bk9: 0a 542544i bk10: 4a 542518i bk11: 4a 542523i bk12: 0a 542541i bk13: 0a 542543i bk14: 64a 542369i bk15: 60a 542301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00825927
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542096 n_act=16 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.00157
n_activity=1291 dram_eff=0.66
bk0: 64a 542326i bk1: 64a 542247i bk2: 64a 542286i bk3: 64a 542179i bk4: 8a 542517i bk5: 4a 542517i bk6: 0a 542543i bk7: 4a 542523i bk8: 4a 542518i bk9: 0a 542544i bk10: 8a 542487i bk11: 8a 542483i bk12: 0a 542538i bk13: 0a 542542i bk14: 64a 542367i bk15: 64a 542263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0070483

========= L2 cache stats =========
L2_cache_bank[0]: Access = 427, Miss = 52, Miss_rate = 0.122, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 390, Miss = 54, Miss_rate = 0.138, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 394, Miss = 53, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 394, Miss = 48, Miss_rate = 0.122, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 404, Miss = 50, Miss_rate = 0.124, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 405, Miss = 51, Miss_rate = 0.126, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[7]: Access = 398, Miss = 53, Miss_rate = 0.133, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 424, Miss = 57, Miss_rate = 0.134, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[9]: Access = 419, Miss = 52, Miss_rate = 0.124, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 434, Miss = 57, Miss_rate = 0.131, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 428, Miss = 56, Miss_rate = 0.131, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 428, Miss = 54, Miss_rate = 0.126, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 392, Miss = 52, Miss_rate = 0.133, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 384, Miss = 50, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 445, Miss = 53, Miss_rate = 0.119, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 399, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 396, Miss = 52, Miss_rate = 0.131, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 405, Miss = 53, Miss_rate = 0.131, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[20]: Access = 397, Miss = 53, Miss_rate = 0.134, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 9019
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=18173
icnt_total_pkts_simt_to_mem=9356
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.85506
	minimum = 6
	maximum = 51
Network latency average = 9.18952
	minimum = 6
	maximum = 40
Slowest packet = 15123
Flit latency average = 9.17398
	minimum = 6
	maximum = 39
Slowest flit = 23269
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0341284
	minimum = 0.0244648 (at node 16)
	maximum = 0.0569572 (at node 44)
Accepted packet rate average = 0.0341284
	minimum = 0.0244648 (at node 16)
	maximum = 0.0569572 (at node 44)
Injected flit rate average = 0.0511927
	minimum = 0.0244648 (at node 16)
	maximum = 0.0936544 (at node 44)
Accepted flit rate average= 0.0511927
	minimum = 0.0382263 (at node 28)
	maximum = 0.0772171 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.4127 (4 samples)
	minimum = 6 (4 samples)
	maximum = 68.75 (4 samples)
Network latency average = 13.1541 (4 samples)
	minimum = 6 (4 samples)
	maximum = 48.25 (4 samples)
Flit latency average = 12.5276 (4 samples)
	minimum = 6 (4 samples)
	maximum = 47.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0140218 (4 samples)
	minimum = 0.010349 (4 samples)
	maximum = 0.0220362 (4 samples)
Accepted packet rate average = 0.0140218 (4 samples)
	minimum = 0.010349 (4 samples)
	maximum = 0.0220362 (4 samples)
Injected flit rate average = 0.0212494 (4 samples)
	minimum = 0.010349 (4 samples)
	maximum = 0.0442409 (4 samples)
Accepted flit rate average = 0.0212494 (4 samples)
	minimum = 0.0154599 (4 samples)
	maximum = 0.0328912 (4 samples)
Injected packet size average = 1.51545 (4 samples)
Accepted packet size average = 1.51545 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 40 sec (160 sec)
gpgpu_simulation_rate = 29503 (inst/sec)
gpgpu_simulation_rate = 7427 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 51000
gpu_sim_insn = 1253132
gpu_ipc =      24.5712
gpu_tot_sim_cycle = 1466617
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       4.0732
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7336
partiton_reqs_in_parallel = 1122000
partiton_reqs_in_parallel_total    = 6427884
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.1478
partiton_reqs_in_parallel_util = 1122000
partiton_reqs_in_parallel_util_total    = 6427884
gpu_sim_cycle_parition_util = 51000
gpu_tot_sim_cycle_parition_util    = 292187
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 4379
partiton_replys_in_parallel_total    = 9019
L2_BW  =       8.1384 GB/Sec
L2_BW_total  =       0.8659 GB/Sec
gpu_total_sim_rate=29868

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 5489
	L1I_total_cache_miss_rate = 0.0482
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108377
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
153, 153, 152, 153, 152, 153, 152, 153, 153, 153, 153, 153, 153, 153, 153, 153, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 464, 111, 111, 111, 111, 111, 126, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 5446
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 526
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37160	W0_Idle:1318770	W0_Scoreboard:2347997	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 150260 
averagemflatency = 1612 
max_icnt2mem_latency = 150014 
max_icnt2sh_latency = 1466616 
mrq_lat_table:1186 	72 	87 	226 	173 	200 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8685 	2433 	11 	0 	513 	261 	1297 	12 	13 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5754 	213 	101 	0 	5203 	24 	0 	0 	0 	513 	262 	1296 	12 	13 	6 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8108 	2329 	1691 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	171 	17 	0 	3 	8 	7 	9 	7 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0        16         0         1         2         0         5         2         4         2         4         1         4        14        14 
dram[1]:        16         0         0         0         5         4         4         2         1         0         0         4         2         1        14        14 
dram[2]:        16        16         0        16         4         3         2         2         1         2         2         1         2         1        14        14 
dram[3]:        16         0         0         0         5         5         6         4         0         0         2         0         0         1        14        14 
dram[4]:        16         0         0        16         4         0         2         4         1         0         1         1         0         0        14        14 
dram[5]:         0        17         0        17         7         6         4         2         1         0         4         2         1         4        15         9 
dram[6]:        17         0        16         0         2         4         2         0         2         1         0         2         1         0        15        15 
dram[7]:        16         0         0        16         8         4         4         4         0         1         0         0         0         0        15        15 
dram[8]:         0         0        16         0         4         6         4         4         4        10         1         0         7         1         0        15 
dram[9]:         0         0         0        16         5         5         2         4         1         0         0         1         1         2        15        15 
dram[10]:         0         0        16        16         4         2         4         2         0         0         2         1         1         0        15        15 
maximum service time to same row:
dram[0]:     11475     11479       967       969     46035      6045    190967     74839    187804    119537     31581     26363      2783     72036    186906      4584 
dram[1]:     11479     11486     64572      1002     70616    192674    189030    192581      1546         0      4228     92819     62521     68482      4580      4584 
dram[2]:     69466     11479      1002      1007     37546     31455      2874     71516      7696      4991    127795      1713      1796      2060      6192     68948 
dram[3]:     11479     11486      1010     64579    124035     68851     14050     54277      5243      9558      6100     76210    195284    185199      4580    126643 
dram[4]:     11476     11480     64570     96876    120032    191211     94677     69473      3847         0      2511      1816     74605         0    184970     68228 
dram[5]:     11486     11491     64576     64575     69809    122498     84579     15344      1717    125418    114663    192337     20041      6731    174224     70491 
dram[6]:     11471     11474     33596      1025    187782    101353    127989     46748    186932      6145     27422      5062      3245      2547      6518     72585 
dram[7]:     11477     11484     64573       988     50172    116190    188173    125754     84581      4170      2694      2593      4904      2530      4580      4581 
dram[8]:     11480     11482     21248       996     73223    144229     48460     82787     13646     84582      5610     30933    124750      3535      4580      6731 
dram[9]:     11484     11486      1003     33674     36565    132077      3409    188017      9977      6858    196020    190409      3444     36655     95587      4581 
dram[10]:     11479     11480     23862     26522     49316    128677     24972     99648     70329      2225    101017    173018      5015      3545     68230     98774 
average row accesses per activate:
dram[0]: 17.000000 16.000000  8.500000 16.000000  2.000000  3.000000  3.000000  3.000000  1.666667  1.750000  1.500000  2.000000  4.000000  2.500000 10.000000 10.000000 
dram[1]:  6.000000 16.000000 17.000000 16.000000  2.500000  2.142857  2.000000  2.666667  3.500000      -nan  4.000000  3.000000  2.750000  2.000000  8.000000 11.000000 
dram[2]:  8.500000  8.500000 16.000000  8.500000  2.000000  2.500000  1.750000  1.333333  3.500000  2.333333  1.250000  3.500000  4.000000  2.000000  8.000000  7.000000 
dram[3]:  6.000000 16.000000 16.000000 17.000000  2.750000  3.750000  3.000000  2.666667  4.000000  2.000000  4.000000  6.000000 12.000000  1.500000 10.000000  4.750000 
dram[4]:  8.500000 16.000000 17.000000  8.500000  3.166667  7.000000  1.444444  3.000000  1.600000      -nan  2.500000  6.500000  6.000000      -nan  3.800000  3.666667 
dram[5]: 16.000000  9.000000 17.000000  9.500000  2.800000  3.000000  2.000000  1.666667  4.500000  8.000000  2.000000  2.000000  2.500000  2.500000  7.333333  6.000000 
dram[6]:  6.333333 16.000000  6.000000 16.000000  2.000000  1.800000  2.000000  4.000000  1.666667  1.500000  2.000000  1.666667  4.500000  9.000000  6.000000  5.750000 
dram[7]:  8.500000 16.000000 17.000000  8.500000  3.250000  2.571429  3.000000  1.833333  4.000000  3.500000  4.000000  6.000000  4.000000 10.000000  6.000000  9.500000 
dram[8]: 16.000000 16.000000  8.500000 16.000000  2.500000  3.500000  6.000000  2.000000  2.500000  5.500000  4.500000  2.000000  7.500000  4.500000 15.000000  6.000000 
dram[9]: 16.000000 16.000000 16.000000  9.000000  3.200000  2.666667  2.000000  2.000000  1.500000  2.000000  6.000000  3.500000  1.500000  1.333333 13.000000 10.500000 
dram[10]: 16.000000 16.000000  8.500000  8.500000  2.166667  3.000000  4.000000  1.500000  4.000000 10.000000  1.666667  5.500000  2.500000  2.000000 10.500000 11.500000 
average row locality = 2054/448 = 4.584821
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        17        16         4         5         3         8         4         5         2         4         4         3        17        17 
dram[1]:        18        16        16        16        12        11         4         7         4         0         2         5         7         4        15        18 
dram[2]:        17        17        16        17         6         4         6         7         4         4         4         4         5         4        15        18 
dram[3]:        18        16        16        16         9        12        10         6         2         1         5         3         6         2        17        17 
dram[4]:        17        16        16        17        13         7        10        10         6         0         3         7         3         0        18        20 
dram[5]:        16        17        16        18        12        11         9         4         5         4         5         3         3         3        19        20 
dram[6]:        18        16        18        16        13        14         6         4         3         2         1         3         5         4        17        20 
dram[7]:        17        16        16        17        12        14         7         8         2         4         2         3         2         5        17        17 
dram[8]:        16        16        17        16        15        11         8         6         6         6         5         1         5         5        15        17 
dram[9]:        16        16        16        18        15        11         5         4         2         1         3         4         2         3        20        18 
dram[10]:        16        16        17        17        11         5         6         7         2         5         4         6         3         1        18        19 
total reads: 1720
min_bank_accesses = 0!
chip skew: 165/142 = 1.16
number of total write accesses:
dram[0]:         0         0         0         0         0         1         0         1         1         2         1         2         4         2         3         3 
dram[1]:         0         0         1         0         3         4         2         1         3         0         2         4         4         2         1         4 
dram[2]:         0         0         0         0         0         1         1         1         3         3         1         3         3         2         1         3 
dram[3]:         0         0         0         1         2         3         5         2         2         1         3         3         6         1         3         2 
dram[4]:         0         0         1         0         6         0         3         5         2         0         2         6         3         0         1         2 
dram[5]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[6]:         1         0         0         0         3         4         2         0         2         1         1         2         4         5         1         3 
dram[7]:         0         0         1         0         1         4         2         3         2         3         2         3         2         5         1         2 
dram[8]:         0         0         0         0         5         3         4         2         4         5         4         1        10         4         0         1 
dram[9]:         0         0         0         0         1         5         1         2         1         1         3         3         1         1         6         3 
dram[10]:         0         0         0         0         2         1         2         2         2         5         1         5         2         1         3         4 
total reads: 334
min_bank_accesses = 0!
chip skew: 43/20 = 2.15
average mf latency per bank:
dram[0]:      21490     22508      2170      2406      3223       315       443       367     26118      1048     12315      6600       392      1186     22571     22518
dram[1]:      20101     22462      2911      2373       837       268       298       569       400    none         227     15267     11841     10791     28095     20472
dram[2]:      25349     21168      2350      2260      6965       283       346       938       344       216      4410       420       821       515     28129     21975
dram[3]:      20143     22473      2299      3204       429       322      1778      1402       144       286       997       260       250     50375     23905     25275
dram[4]:      21197     22441      2895      7040       492       447       727       298       895    none         696       381       424    none       25720     23104
dram[5]:      22451     20548      3066      2717       446      8801      4554      6465       306       402      2980       970       548      2339     22572     20726
dram[6]:      19685     22437      4140      2534       531      2013       450       683       438       372       170      1354       491       202     27422     22091
dram[7]:      21200     22425      3053      2295      5413       343       261       355      8764       326       144       169       169       158     27444     26019
dram[8]:      20875     20842      3409      2418       311       570       417      2133      1853      3579       349       170       630       453     32877     27695
dram[9]:      19922     19837      2387      4230      1232       370       514       292       885       286       294     18445       972     10911     19091     23551
dram[10]:      19922     19740      3464      2232       589       493       262       399       397       149       933      2216       296       170     24729     21589
maximum mf latency per bank:
dram[0]:      10635     10649       417       478      9457       358       346       347    125096       366     36216     36219       352       359     10631     10646
dram[1]:      10633     10652     12705       468      6492       359       358       358       352         0       341     91788     61537     61754     10632     10658
dram[2]:      69578     10641       442       486     38800       352       358       359       352       347     18201       352       352       361     10627     10642
dram[3]:      10638     10653       442     17637       359       352     10414      8206       341       341       352       341       341    150260     10631     10661
dram[4]:      10665     10675     14205     82718       358       352       358       359       360         0       352       354       341         0     10640     25891
dram[5]:      10691     10685     15926     13462       358    100911     32726     31096       353       341     14320       359       354     10630     10653     10688
dram[6]:      11618     10729     33871       540       359     28495       359       352       359       347       341      5558       352       337     10650     10678
dram[7]:      10692     10718     15064       492     33626       358       359       359     34230       352       337       341       341       341     10627     10663
dram[8]:      10655     10646     20758       492       359       359       352     13214     15615     35087       352       341       347       352     10637     10676
dram[9]:      10639     10664       500     33852     11647       358       359       358       352       341       341    127578       352     41385     10637     10664
dram[10]:      10646     10657     23308       481       359       358       347       358       341       346       359     20729       337       341     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636600 n_act=34 n_pre=18 n_req=162 n_rd=568 n_write=20 bw_util=0.001845
n_activity=2520 dram_eff=0.4667
bk0: 68a 637014i bk1: 64a 636939i bk2: 68a 636980i bk3: 64a 636896i bk4: 16a 637179i bk5: 20a 637166i bk6: 12a 637211i bk7: 32a 637119i bk8: 16a 637144i bk9: 20a 637087i bk10: 8a 637176i bk11: 16a 637123i bk12: 16a 637144i bk13: 12a 637162i bk14: 68a 637033i bk15: 68a 636943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00569173
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636520 n_act=42 n_pre=27 n_req=186 n_rd=620 n_write=31 bw_util=0.002043
n_activity=3143 dram_eff=0.4143
bk0: 72a 636973i bk1: 64a 636968i bk2: 64a 637022i bk3: 64a 636912i bk4: 48a 637010i bk5: 44a 636973i bk6: 16a 637113i bk7: 28a 637116i bk8: 16a 637143i bk9: 0a 637235i bk10: 8a 637197i bk11: 20a 637114i bk12: 28a 637071i bk13: 16a 637131i bk14: 60a 637066i bk15: 72a 636926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00622528
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636556 n_act=43 n_pre=27 n_req=170 n_rd=592 n_write=22 bw_util=0.001927
n_activity=2955 dram_eff=0.4156
bk0: 68a 637003i bk1: 68a 636925i bk2: 64a 637022i bk3: 68a 636893i bk4: 24a 637142i bk5: 16a 637171i bk6: 24a 637107i bk7: 28a 637048i bk8: 16a 637145i bk9: 16a 637126i bk10: 16a 637104i bk11: 16a 637125i bk12: 20a 637138i bk13: 16a 637125i bk14: 60a 637066i bk15: 72a 636917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00657209
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636526 n_act=36 n_pre=20 n_req=190 n_rd=624 n_write=34 bw_util=0.002065
n_activity=3080 dram_eff=0.4273
bk0: 72a 636956i bk1: 64a 636950i bk2: 64a 637035i bk3: 64a 636924i bk4: 36a 637082i bk5: 48a 637049i bk6: 40a 637015i bk7: 24a 637116i bk8: 8a 637188i bk9: 4a 637208i bk10: 20a 637138i bk11: 12a 637174i bk12: 24a 637126i bk13: 8a 637182i bk14: 68a 637037i bk15: 68a 636910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00668194
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x8050c400, atomic=0 1 entries : 0x7f8b0d9b82e0 :  mf: uid=211255, sid02:w13, part=4, addr=0x8050c400, load , size=32, unknown  status = IN_PARTITION_DRAM (1466616), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636476 n_act=48 n_pre=34 n_req=194 n_rd=651 n_write=31 bw_util=0.00214
n_activity=3492 dram_eff=0.3906
bk0: 68a 636988i bk1: 64a 636930i bk2: 64a 637038i bk3: 68a 636902i bk4: 52a 636965i bk5: 28a 637178i bk6: 40a 636936i bk7: 40a 637014i bk8: 23a 637061i bk9: 0a 637227i bk10: 12a 637159i bk11: 28a 637093i bk12: 12a 637179i bk13: 0a 637242i bk14: 72a 636989i bk15: 80a 636836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0055709
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636471 n_act=45 n_pre=29 n_req=200 n_rd=660 n_write=35 bw_util=0.002181
n_activity=3472 dram_eff=0.4003
bk0: 64a 637010i bk1: 68a 636917i bk2: 64a 636978i bk3: 72a 636872i bk4: 48a 637037i bk5: 44a 637072i bk6: 36a 636984i bk7: 16a 637137i bk8: 20a 637122i bk9: 16a 637161i bk10: 20a 637097i bk11: 12a 637170i bk12: 12a 637162i bk13: 12a 637167i bk14: 76a 637006i bk15: 80a 636880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00543437
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636487 n_act=50 n_pre=34 n_req=189 n_rd=640 n_write=29 bw_util=0.0021
n_activity=3346 dram_eff=0.3999
bk0: 72a 636925i bk1: 64a 636917i bk2: 72a 636941i bk3: 64a 636901i bk4: 52a 636951i bk5: 56a 636878i bk6: 24a 637089i bk7: 16a 637187i bk8: 12a 637136i bk9: 8a 637175i bk10: 4a 637208i bk11: 12a 637132i bk12: 20a 637129i bk13: 16a 637159i bk14: 68a 637026i bk15: 80a 636849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00814921
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636513 n_act=38 n_pre=22 n_req=190 n_rd=636 n_write=31 bw_util=0.002093
n_activity=3155 dram_eff=0.4228
bk0: 68a 636996i bk1: 64a 636952i bk2: 64a 637008i bk3: 68a 636888i bk4: 48a 637068i bk5: 56a 636957i bk6: 28a 637110i bk7: 32a 637008i bk8: 8a 637184i bk9: 16a 637142i bk10: 8a 637189i bk11: 12a 637176i bk12: 8a 637196i bk13: 20a 637147i bk14: 68a 637036i bk15: 68a 636937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00719038
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636473 n_act=40 n_pre=24 n_req=208 n_rd=660 n_write=43 bw_util=0.002206
n_activity=3350 dram_eff=0.4197
bk0: 64a 637022i bk1: 64a 636952i bk2: 68a 636978i bk3: 64a 636901i bk4: 60a 636920i bk5: 44a 637050i bk6: 32a 637093i bk7: 24a 637086i bk8: 24a 637067i bk9: 24a 637095i bk10: 20a 637124i bk11: 4a 637212i bk12: 20a 637112i bk13: 20a 637135i bk14: 60a 637103i bk15: 68a 636930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00777729
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636538 n_act=37 n_pre=21 n_req=182 n_rd=616 n_write=28 bw_util=0.002021
n_activity=2969 dram_eff=0.4338
bk0: 64a 637049i bk1: 64a 636950i bk2: 64a 636997i bk3: 72a 636853i bk4: 60a 637021i bk5: 44a 636995i bk6: 20a 637121i bk7: 16a 637122i bk8: 8a 637178i bk9: 4a 637211i bk10: 12a 637177i bk11: 16a 637146i bk12: 8a 637179i bk13: 12a 637149i bk14: 80a 636983i bk15: 72a 636918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00734888
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636542 n_act=36 n_pre=20 n_req=183 n_rd=612 n_write=30 bw_util=0.002015
n_activity=2897 dram_eff=0.4432
bk0: 64a 637028i bk1: 64a 636951i bk2: 68a 636960i bk3: 68a 636855i bk4: 44a 637025i bk5: 20a 637163i bk6: 24a 637145i bk7: 28a 637041i bk8: 8a 637187i bk9: 20a 637122i bk10: 16a 637141i bk11: 24a 637105i bk12: 12a 637155i bk13: 4a 637213i bk14: 72a 637031i bk15: 76a 636911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00621587

========= L2 cache stats =========
L2_cache_bank[0]: Access = 616, Miss = 68, Miss_rate = 0.110, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 618, Miss = 74, Miss_rate = 0.120, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 616, Miss = 78, Miss_rate = 0.127, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 569, Miss = 77, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 607, Miss = 73, Miss_rate = 0.120, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 620, Miss = 75, Miss_rate = 0.121, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 632, Miss = 83, Miss_rate = 0.131, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[7]: Access = 552, Miss = 73, Miss_rate = 0.132, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 713, Miss = 86, Miss_rate = 0.121, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[9]: Access = 611, Miss = 77, Miss_rate = 0.126, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 646, Miss = 85, Miss_rate = 0.132, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[11]: Access = 632, Miss = 80, Miss_rate = 0.127, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 653, Miss = 81, Miss_rate = 0.124, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 607, Miss = 79, Miss_rate = 0.130, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[14]: Access = 564, Miss = 75, Miss_rate = 0.133, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 550, Miss = 84, Miss_rate = 0.153, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 632, Miss = 87, Miss_rate = 0.138, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 608, Miss = 78, Miss_rate = 0.128, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 609, Miss = 79, Miss_rate = 0.130, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 583, Miss = 75, Miss_rate = 0.129, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[20]: Access = 594, Miss = 77, Miss_rate = 0.130, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 566, Miss = 76, Miss_rate = 0.134, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 13398
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3172
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 645
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=26372
icnt_total_pkts_simt_to_mem=14377
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.2158
	minimum = 6
	maximum = 30
Network latency average = 7.19799
	minimum = 6
	maximum = 26
Slowest packet = 18946
Flit latency average = 6.74145
	minimum = 6
	maximum = 25
Slowest flit = 28765
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00171727
	minimum = 0.000627457 (at node 4)
	maximum = 0.00283336 (at node 36)
Accepted packet rate average = 0.00171727
	minimum = 0.000627457 (at node 4)
	maximum = 0.00283336 (at node 36)
Injected flit rate average = 0.00259218
	minimum = 0.000627457 (at node 4)
	maximum = 0.00547064 (at node 36)
Accepted flit rate average= 0.00259218
	minimum = 0.00125491 (at node 4)
	maximum = 0.00447063 (at node 20)
Injected packet length average = 1.50948
Accepted packet length average = 1.50948
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.3733 (5 samples)
	minimum = 6 (5 samples)
	maximum = 61 (5 samples)
Network latency average = 11.9629 (5 samples)
	minimum = 6 (5 samples)
	maximum = 43.8 (5 samples)
Flit latency average = 11.3704 (5 samples)
	minimum = 6 (5 samples)
	maximum = 43.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0115609 (5 samples)
	minimum = 0.00840467 (5 samples)
	maximum = 0.0181956 (5 samples)
Accepted packet rate average = 0.0115609 (5 samples)
	minimum = 0.00840467 (5 samples)
	maximum = 0.0181956 (5 samples)
Injected flit rate average = 0.017518 (5 samples)
	minimum = 0.00840467 (5 samples)
	maximum = 0.0364868 (5 samples)
Accepted flit rate average = 0.017518 (5 samples)
	minimum = 0.0126189 (5 samples)
	maximum = 0.0272071 (5 samples)
Injected packet size average = 1.51527 (5 samples)
Accepted packet size average = 1.51527 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 20 sec (200 sec)
gpgpu_simulation_rate = 29868 (inst/sec)
gpgpu_simulation_rate = 7333 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 1415
gpu_sim_insn = 1117092
gpu_ipc =     789.4643
gpu_tot_sim_cycle = 1690182
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       4.1953
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7342
partiton_reqs_in_parallel = 31130
partiton_reqs_in_parallel_total    = 7549884
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.4853
partiton_reqs_in_parallel_util = 31130
partiton_reqs_in_parallel_util_total    = 7549884
gpu_sim_cycle_parition_util = 1415
gpu_tot_sim_cycle_parition_util    = 343187
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13398
L2_BW  =     208.9937 GB/Sec
L2_BW_total  =       0.9263 GB/Sec
gpu_total_sim_rate=34255

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 5489
	L1I_total_cache_miss_rate = 0.0405
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 130197
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
189, 174, 188, 174, 173, 174, 173, 174, 189, 174, 174, 174, 174, 174, 174, 174, 153, 153, 153, 153, 153, 168, 153, 153, 153, 153, 168, 153, 153, 153, 153, 153, 132, 132, 132, 132, 132, 485, 132, 147, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 147, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 8713
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2962
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 865
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43420	W0_Idle:1330129	W0_Scoreboard:2361984	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 150260 
averagemflatency = 1370 
max_icnt2mem_latency = 150014 
max_icnt2sh_latency = 1690181 
mrq_lat_table:1186 	72 	87 	226 	173 	200 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11689 	2547 	13 	0 	513 	261 	1297 	12 	13 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7685 	326 	291 	328 	5640 	112 	33 	0 	0 	513 	262 	1296 	12 	13 	6 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9957 	2523 	1696 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	173 	17 	0 	3 	8 	7 	9 	7 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0        16         0         1         2         0         5         2         4         2         4         1         4        14        14 
dram[1]:        16         0         0         0         5         4         4         2         1         0         0         4         2         1        14        14 
dram[2]:        16        16         0        16         4         3         2         2         1         2         2         1         2         1        14        14 
dram[3]:        16         0         0         0         5         5         6         4         0         0         2         0         0         1        14        14 
dram[4]:        16         0         0        16         4         0         2         4         1         0         1         1         0         0        14        14 
dram[5]:         0        17         0        17         7         6         4         2         1         0         4         2         1         4        15         9 
dram[6]:        17         0        16         0         2         4         2         0         2         1         0         2         1         0        15        15 
dram[7]:        16         0         0        16         8         4         4         4         0         1         0         0         0         0        15        15 
dram[8]:         0         0        16         0         4         6         4         4         4        10         1         0         7         1         0        15 
dram[9]:         0         0         0        16         5         5         2         4         1         0         0         1         1         2        15        15 
dram[10]:         0         0        16        16         4         2         4         2         0         0         2         1         1         0        15        15 
maximum service time to same row:
dram[0]:     11475     11479       967       969     46035      6045    190967     74839    187804    119537     31581     26363      2783     72036    186906      4584 
dram[1]:     11479     11486     64572      1002     70616    192674    189030    192581      1546         0      4228     92819     62521     68482      4580      4584 
dram[2]:     69466     11479      1002      1007     37546     31455      2874     71516      7696      4991    127795      1713      1796      2060      6192     68948 
dram[3]:     11479     11486      1010     64579    124035     68851     14050     54277      5243      9558      6100     76210    195284    185199      4580    126643 
dram[4]:     11476     11480     64570     96876    120032    191211     94677     69473      3847         0      2511      1816     74605         0    184970     68228 
dram[5]:     11486     11491     64576     64575     69809    122498     84579     15344      1717    125418    114663    192337     20041      6731    174224     70491 
dram[6]:     11471     11474     33596      1025    187782    101353    127989     46748    186932      6145     27422      5062      3245      2547      6518     72585 
dram[7]:     11477     11484     64573       988     50172    116190    188173    125754     84581      4170      2694      2593      4904      2530      4580      4581 
dram[8]:     11480     11482     21248       996     73223    144229     48460     82787     13646     84582      5610     30933    124750      3535      4580      6731 
dram[9]:     11484     11486      1003     33674     36565    132077      3409    188017      9977      6858    196020    190409      3444     36655     95587      4581 
dram[10]:     11479     11480     23862     26522     49316    128677     24972     99648     70329      2225    101017    173018      5015      3545     68230     98774 
average row accesses per activate:
dram[0]: 17.000000 16.000000  8.500000 16.000000  2.000000  3.000000  3.000000  3.000000  1.666667  1.750000  1.500000  2.000000  4.000000  2.500000 10.000000 10.000000 
dram[1]:  6.000000 16.000000 17.000000 16.000000  2.500000  2.142857  2.000000  2.666667  3.500000      -nan  4.000000  3.000000  2.750000  2.000000  8.000000 11.000000 
dram[2]:  8.500000  8.500000 16.000000  8.500000  2.000000  2.500000  1.750000  1.333333  3.500000  2.333333  1.250000  3.500000  4.000000  2.000000  8.000000  7.000000 
dram[3]:  6.000000 16.000000 16.000000 17.000000  2.750000  3.750000  3.000000  2.666667  4.000000  2.000000  4.000000  6.000000 12.000000  1.500000 10.000000  4.750000 
dram[4]:  8.500000 16.000000 17.000000  8.500000  3.166667  7.000000  1.444444  3.000000  1.600000      -nan  2.500000  6.500000  6.000000      -nan  3.800000  3.666667 
dram[5]: 16.000000  9.000000 17.000000  9.500000  2.800000  3.000000  2.000000  1.666667  4.500000  8.000000  2.000000  2.000000  2.500000  2.500000  7.333333  6.000000 
dram[6]:  6.333333 16.000000  6.000000 16.000000  2.000000  1.800000  2.000000  4.000000  1.666667  1.500000  2.000000  1.666667  4.500000  9.000000  6.000000  5.750000 
dram[7]:  8.500000 16.000000 17.000000  8.500000  3.250000  2.571429  3.000000  1.833333  4.000000  3.500000  4.000000  6.000000  4.000000 10.000000  6.000000  9.500000 
dram[8]: 16.000000 16.000000  8.500000 16.000000  2.500000  3.500000  6.000000  2.000000  2.500000  5.500000  4.500000  2.000000  7.500000  4.500000 15.000000  6.000000 
dram[9]: 16.000000 16.000000 16.000000  9.000000  3.200000  2.666667  2.000000  2.000000  1.500000  2.000000  6.000000  3.500000  1.500000  1.333333 13.000000 10.500000 
dram[10]: 16.000000 16.000000  8.500000  8.500000  2.166667  3.000000  4.000000  1.500000  4.000000 10.000000  1.666667  5.500000  2.500000  2.000000 10.500000 11.500000 
average row locality = 2054/448 = 4.584821
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        17        16         4         5         3         8         4         5         2         4         4         3        17        17 
dram[1]:        18        16        16        16        12        11         4         7         4         0         2         5         7         4        15        18 
dram[2]:        17        17        16        17         6         4         6         7         4         4         4         4         5         4        15        18 
dram[3]:        18        16        16        16         9        12        10         6         2         1         5         3         6         2        17        17 
dram[4]:        17        16        16        17        13         7        10        10         6         0         3         7         3         0        18        20 
dram[5]:        16        17        16        18        12        11         9         4         5         4         5         3         3         3        19        20 
dram[6]:        18        16        18        16        13        14         6         4         3         2         1         3         5         4        17        20 
dram[7]:        17        16        16        17        12        14         7         8         2         4         2         3         2         5        17        17 
dram[8]:        16        16        17        16        15        11         8         6         6         6         5         1         5         5        15        17 
dram[9]:        16        16        16        18        15        11         5         4         2         1         3         4         2         3        20        18 
dram[10]:        16        16        17        17        11         5         6         7         2         5         4         6         3         1        18        19 
total reads: 1720
min_bank_accesses = 0!
chip skew: 165/142 = 1.16
number of total write accesses:
dram[0]:         0         0         0         0         0         1         0         1         1         2         1         2         4         2         3         3 
dram[1]:         0         0         1         0         3         4         2         1         3         0         2         4         4         2         1         4 
dram[2]:         0         0         0         0         0         1         1         1         3         3         1         3         3         2         1         3 
dram[3]:         0         0         0         1         2         3         5         2         2         1         3         3         6         1         3         2 
dram[4]:         0         0         1         0         6         0         3         5         2         0         2         6         3         0         1         2 
dram[5]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[6]:         1         0         0         0         3         4         2         0         2         1         1         2         4         5         1         3 
dram[7]:         0         0         1         0         1         4         2         3         2         3         2         3         2         5         1         2 
dram[8]:         0         0         0         0         5         3         4         2         4         5         4         1        10         4         0         1 
dram[9]:         0         0         0         0         1         5         1         2         1         1         3         3         1         1         6         3 
dram[10]:         0         0         0         0         2         1         2         2         2         5         1         5         2         1         3         4 
total reads: 334
min_bank_accesses = 0!
chip skew: 43/20 = 2.15
average mf latency per bank:
dram[0]:      21771     22836      2816      3072      3454       482       696       469     26118      1048     12315      6600       392      1186     22646     22630
dram[1]:      20393     22826      3548      3069      1015       383       379       663       400    none         227     15267     11841     10791     28190     20568
dram[2]:      25684     21500      3024      2865      7197       411       423      1036       344       216      4410       420       821       515     28240     22072
dram[3]:      20432     22767      2976      3827       603       425      1821      1478       144       286       997       260       250     50375     24027     25384
dram[4]:      21513     22763      3514      7693       530       710       821       364       895    none         696       381       424    none       25847     23133
dram[5]:      22760     20860      3734      3306       548      8901      4608      6564       306       402      2980       970       548      2339     22598     20784
dram[6]:      19943     22783      4759      3191       626      2103       522       827       438       372       170      1354       491       202     27575     22149
dram[7]:      21477     22704      3704      2915      5570       485       324       396      8764       326       144       169       169       158     27547     26058
dram[8]:      21210     21198      4042      3122       419       733       486      2256      1853      3579       349       170      3735       453     32944     27801
dram[9]:      20347     20201      3068      4819      1395       500       598       354       885       286       294     18445       972     10911     19120     23672
dram[10]:      20304     20035      4077      2867       732       623       382       464       397       149       933      2216       296       170     24790     21632
maximum mf latency per bank:
dram[0]:      10635     10649       417       478      9457       409       346       347    125096       366     36216     36219       352       359     10631     10646
dram[1]:      10633     10652     12705       468      6492       496       358       358       352         0       341     91788     61537     61754     10632     10658
dram[2]:      69578     10641       442       486     38800       352       358       359       352       347     18201       352       352       361     10627     10642
dram[3]:      10638     10653       442     17637       381       352     10414      8206       341       341       352       341       341    150260     10631     10661
dram[4]:      10665     10675     14205     82718       358       352       358       359       360         0       352       354       341         0     10640     25891
dram[5]:      10691     10685     15926     13462       358    100911     32726     31096       353       341     14320       359       354     10630     10653     10688
dram[6]:      11618     10729     33871       540       359     28495       359       352       359       347       341      5558       352       337     10650     10678
dram[7]:      10692     10718     15064       492     33626       518       359       359     34230       352       337       341       341       341     10627     10663
dram[8]:      10655     10646     20758       492       519       387       352     13214     15615     35087       352       341       347       352     10637     10676
dram[9]:      10639     10664       500     33852     11647       408       359       358       352       341       341    127578       352     41385     10637     10664
dram[10]:      10646     10657     23308       481       439       358       347       358       341       346       359     20729       337       341     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639226 n_act=34 n_pre=18 n_req=162 n_rd=568 n_write=20 bw_util=0.001838
n_activity=2520 dram_eff=0.4667
bk0: 68a 639640i bk1: 64a 639565i bk2: 68a 639606i bk3: 64a 639522i bk4: 16a 639805i bk5: 20a 639792i bk6: 12a 639837i bk7: 32a 639745i bk8: 16a 639770i bk9: 20a 639713i bk10: 8a 639802i bk11: 16a 639749i bk12: 16a 639770i bk13: 12a 639788i bk14: 68a 639659i bk15: 68a 639569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00566837
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639146 n_act=42 n_pre=27 n_req=186 n_rd=620 n_write=31 bw_util=0.002035
n_activity=3143 dram_eff=0.4143
bk0: 72a 639599i bk1: 64a 639594i bk2: 64a 639648i bk3: 64a 639538i bk4: 48a 639636i bk5: 44a 639599i bk6: 16a 639739i bk7: 28a 639742i bk8: 16a 639769i bk9: 0a 639861i bk10: 8a 639823i bk11: 20a 639740i bk12: 28a 639697i bk13: 16a 639757i bk14: 60a 639692i bk15: 72a 639552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00619974
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639182 n_act=43 n_pre=27 n_req=170 n_rd=592 n_write=22 bw_util=0.001919
n_activity=2955 dram_eff=0.4156
bk0: 68a 639629i bk1: 68a 639551i bk2: 64a 639648i bk3: 68a 639519i bk4: 24a 639768i bk5: 16a 639797i bk6: 24a 639733i bk7: 28a 639674i bk8: 16a 639771i bk9: 16a 639752i bk10: 16a 639730i bk11: 16a 639751i bk12: 20a 639764i bk13: 16a 639751i bk14: 60a 639692i bk15: 72a 639543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00654512
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639152 n_act=36 n_pre=20 n_req=190 n_rd=624 n_write=34 bw_util=0.002057
n_activity=3080 dram_eff=0.4273
bk0: 72a 639582i bk1: 64a 639576i bk2: 64a 639661i bk3: 64a 639550i bk4: 36a 639708i bk5: 48a 639675i bk6: 40a 639641i bk7: 24a 639742i bk8: 8a 639814i bk9: 4a 639834i bk10: 20a 639764i bk11: 12a 639800i bk12: 24a 639752i bk13: 8a 639808i bk14: 68a 639663i bk15: 68a 639536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00665452
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639101 n_act=48 n_pre=34 n_req=194 n_rd=652 n_write=31 bw_util=0.002135
n_activity=3505 dram_eff=0.3897
bk0: 68a 639614i bk1: 64a 639556i bk2: 64a 639664i bk3: 68a 639528i bk4: 52a 639591i bk5: 28a 639804i bk6: 40a 639562i bk7: 40a 639640i bk8: 24a 639685i bk9: 0a 639853i bk10: 12a 639785i bk11: 28a 639719i bk12: 12a 639805i bk13: 0a 639868i bk14: 72a 639615i bk15: 80a 639462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00554804
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639097 n_act=45 n_pre=29 n_req=200 n_rd=660 n_write=35 bw_util=0.002172
n_activity=3472 dram_eff=0.4003
bk0: 64a 639636i bk1: 68a 639543i bk2: 64a 639604i bk3: 72a 639498i bk4: 48a 639663i bk5: 44a 639698i bk6: 36a 639610i bk7: 16a 639763i bk8: 20a 639748i bk9: 16a 639787i bk10: 20a 639723i bk11: 12a 639796i bk12: 12a 639788i bk13: 12a 639793i bk14: 76a 639632i bk15: 80a 639506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00541207
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639113 n_act=50 n_pre=34 n_req=189 n_rd=640 n_write=29 bw_util=0.002091
n_activity=3346 dram_eff=0.3999
bk0: 72a 639551i bk1: 64a 639543i bk2: 72a 639567i bk3: 64a 639527i bk4: 52a 639577i bk5: 56a 639504i bk6: 24a 639715i bk7: 16a 639813i bk8: 12a 639762i bk9: 8a 639801i bk10: 4a 639834i bk11: 12a 639758i bk12: 20a 639755i bk13: 16a 639785i bk14: 68a 639652i bk15: 80a 639475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00811576
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639139 n_act=38 n_pre=22 n_req=190 n_rd=636 n_write=31 bw_util=0.002085
n_activity=3155 dram_eff=0.4228
bk0: 68a 639622i bk1: 64a 639578i bk2: 64a 639634i bk3: 68a 639514i bk4: 48a 639694i bk5: 56a 639583i bk6: 28a 639736i bk7: 32a 639634i bk8: 8a 639810i bk9: 16a 639768i bk10: 8a 639815i bk11: 12a 639802i bk12: 8a 639822i bk13: 20a 639773i bk14: 68a 639662i bk15: 68a 639563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00716087
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639099 n_act=40 n_pre=24 n_req=208 n_rd=660 n_write=43 bw_util=0.002197
n_activity=3350 dram_eff=0.4197
bk0: 64a 639648i bk1: 64a 639578i bk2: 68a 639604i bk3: 64a 639527i bk4: 60a 639546i bk5: 44a 639676i bk6: 32a 639719i bk7: 24a 639712i bk8: 24a 639693i bk9: 24a 639721i bk10: 20a 639750i bk11: 4a 639838i bk12: 20a 639738i bk13: 20a 639761i bk14: 60a 639729i bk15: 68a 639556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00774537
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639164 n_act=37 n_pre=21 n_req=182 n_rd=616 n_write=28 bw_util=0.002013
n_activity=2969 dram_eff=0.4338
bk0: 64a 639675i bk1: 64a 639576i bk2: 64a 639623i bk3: 72a 639479i bk4: 60a 639647i bk5: 44a 639621i bk6: 20a 639747i bk7: 16a 639748i bk8: 8a 639804i bk9: 4a 639837i bk10: 12a 639803i bk11: 16a 639772i bk12: 8a 639805i bk13: 12a 639775i bk14: 80a 639609i bk15: 72a 639544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00731872
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639168 n_act=36 n_pre=20 n_req=183 n_rd=612 n_write=30 bw_util=0.002007
n_activity=2897 dram_eff=0.4432
bk0: 64a 639654i bk1: 64a 639577i bk2: 68a 639586i bk3: 68a 639481i bk4: 44a 639651i bk5: 20a 639789i bk6: 24a 639771i bk7: 28a 639667i bk8: 8a 639813i bk9: 20a 639748i bk10: 16a 639767i bk11: 24a 639731i bk12: 12a 639781i bk13: 4a 639839i bk14: 72a 639657i bk15: 76a 639537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00619036

========= L2 cache stats =========
L2_cache_bank[0]: Access = 739, Miss = 68, Miss_rate = 0.092, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 745, Miss = 74, Miss_rate = 0.099, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 747, Miss = 78, Miss_rate = 0.104, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 705, Miss = 77, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 739, Miss = 73, Miss_rate = 0.099, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 75, Miss_rate = 0.101, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 762, Miss = 83, Miss_rate = 0.109, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[7]: Access = 679, Miss = 73, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 844, Miss = 86, Miss_rate = 0.102, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[9]: Access = 742, Miss = 77, Miss_rate = 0.104, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 772, Miss = 85, Miss_rate = 0.110, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[11]: Access = 759, Miss = 80, Miss_rate = 0.105, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 786, Miss = 81, Miss_rate = 0.103, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 733, Miss = 79, Miss_rate = 0.108, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[14]: Access = 696, Miss = 75, Miss_rate = 0.108, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 673, Miss = 84, Miss_rate = 0.125, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 1028, Miss = 87, Miss_rate = 0.085, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 742, Miss = 78, Miss_rate = 0.105, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 745, Miss = 79, Miss_rate = 0.106, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 718, Miss = 75, Miss_rate = 0.104, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[20]: Access = 730, Miss = 77, Miss_rate = 0.105, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 688, Miss = 76, Miss_rate = 0.110, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 16518
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3172
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9870
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31540
icnt_total_pkts_simt_to_mem=18569
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.4312
	minimum = 6
	maximum = 295
Network latency average = 16.8647
	minimum = 6
	maximum = 240
Slowest packet = 29431
Flit latency average = 17.5174
	minimum = 6
	maximum = 239
Slowest flit = 44482
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0441301
	minimum = 0.0311174 (at node 12)
	maximum = 0.140028 (at node 44)
Accepted packet rate average = 0.0441301
	minimum = 0.0311174 (at node 12)
	maximum = 0.140028 (at node 44)
Injected flit rate average = 0.0661952
	minimum = 0.039604 (at node 12)
	maximum = 0.173975 (at node 44)
Accepted flit rate average= 0.0661952
	minimum = 0.0523338 (at node 49)
	maximum = 0.24611 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.883 (6 samples)
	minimum = 6 (6 samples)
	maximum = 100 (6 samples)
Network latency average = 12.7798 (6 samples)
	minimum = 6 (6 samples)
	maximum = 76.5 (6 samples)
Flit latency average = 12.3949 (6 samples)
	minimum = 6 (6 samples)
	maximum = 75.8333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0169891 (6 samples)
	minimum = 0.0121901 (6 samples)
	maximum = 0.0385011 (6 samples)
Accepted packet rate average = 0.0169891 (6 samples)
	minimum = 0.0121901 (6 samples)
	maximum = 0.0385011 (6 samples)
Injected flit rate average = 0.0256308 (6 samples)
	minimum = 0.0136046 (6 samples)
	maximum = 0.0594015 (6 samples)
Accepted flit rate average = 0.0256308 (6 samples)
	minimum = 0.0192381 (6 samples)
	maximum = 0.0636909 (6 samples)
Injected packet size average = 1.50866 (6 samples)
Accepted packet size average = 1.50866 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 27 sec (207 sec)
gpgpu_simulation_rate = 34255 (inst/sec)
gpgpu_simulation_rate = 8165 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 157992
gpu_sim_insn = 1294722
gpu_ipc =       8.1949
gpu_tot_sim_cycle = 2075396
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       4.0405
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7342
partiton_reqs_in_parallel = 3475824
partiton_reqs_in_parallel_total    = 7581014
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.3276
partiton_reqs_in_parallel_util = 3475824
partiton_reqs_in_parallel_util_total    = 7581014
gpu_sim_cycle_parition_util = 157992
gpu_tot_sim_cycle_parition_util    = 344602
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 16220
partiton_replys_in_parallel_total    = 16518
L2_BW  =       9.7309 GB/Sec
L2_BW_total  =       1.4952 GB/Sec
gpu_total_sim_rate=18759

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0300
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 177819
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
357, 197, 407, 197, 196, 197, 196, 197, 564, 197, 197, 197, 197, 197, 197, 197, 199, 199, 199, 199, 199, 214, 199, 199, 199, 199, 214, 199, 199, 199, 199, 199, 155, 155, 155, 155, 155, 508, 155, 340, 155, 155, 155, 170, 155, 155, 155, 155, 155, 155, 155, 155, 155, 341, 340, 155, 155, 155, 155, 155, 155, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 9392
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3641
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 865
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49730	W0_Idle:3972164	W0_Scoreboard:5908993	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 150508 
averagemflatency = 1040 
max_icnt2mem_latency = 150256 
max_icnt2sh_latency = 2075395 
mrq_lat_table:3699 	91 	144 	515 	226 	202 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26603 	3738 	13 	0 	515 	263 	1303 	21 	33 	69 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	21999 	356 	291 	328 	7402 	112 	33 	0 	0 	515 	264 	1302 	21 	33 	69 	12 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22098 	2626 	1696 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	431 	17 	1 	6 	16 	22 	23 	17 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10         6        18        18        22         6         2        20        14        10        14        14 
dram[1]:        16        16        17        16        14         6        10         8         6        28        10         6         6         4        14        14 
dram[2]:        16        16        16        16         6         8         4        13        10         2        16         8        22         4        14        14 
dram[3]:        16        16        16        17         8         8        14         8        10         2         6        19        12         2        14        14 
dram[4]:        16        16        17        16        10        14         4         4         4         2         4        12         6        14        14        14 
dram[5]:        16        17        17        17        20         6         8         8         8        10        14         4         4         4        15         9 
dram[6]:        17        16        16        16         6         5         4        11        16        19        10        14         8        12        15        16 
dram[7]:        16        16        17        16         8         6         4        12         4        19        10         6         4        10        15        15 
dram[8]:        16        16        16        16         4         6        15        10        10        14         8         2        12         8        15        15 
dram[9]:        16        16        16        16         7         6        15         8        14         3         8         6         3        12        15        15 
dram[10]:         0        16        16        16         8         6         4         6         4        18         2        10         8         2        15        15 
maximum service time to same row:
dram[0]:     11475     88441       967       969     46035     46442    190967    101086    187804    119537     31581    144878    145341    152979    186906      4584 
dram[1]:     11479     96321     64572      1002     70616    192674    189030    192581      1969     71832     28135    101597     62521     68482      4580      4584 
dram[2]:     69466     11479      1346     77901     37546     95563      2874     71516      7696      4991    134706     70336     41003      2060     10992     68948 
dram[3]:     11479     11486     75276     79874    124035     75545     52427     71662     43321      9558      6100    146894    195284    185199      4580    126643 
dram[4]:     11476     11480     64570     96876    120032    191211     94677     69473      3847      1079      2511     63056     74605     33004    184970     68228 
dram[5]:     11486     11491     64576     75424    103874    122498     84579     15344      1717    125418    143304    192337     20041      6731    174224     70491 
dram[6]:     11471     11474     61137      1025    187782    101353    127989     89458    186932     82337    123223     96385     25838     81673      6518     72585 
dram[7]:     96856     11484     64573       988     78202    116190    188173    125754     84581    131337    135270      2702      4904     28527      4580      4581 
dram[8]:     11480     11482     75291     61324     73223    144229     48460     82787    138773    139888    128939     30933    124750      3535     44206      6731 
dram[9]:     11484     11486      1003     33674     61704    132077      3409    188017     83796      6858    196020    190409      3444     42777     95587      4581 
dram[10]:     11479     86223     23862     26522     49316    128677     24972     99648     70329    121474    101017    173018      5015      3545     68230     98774 
average row accesses per activate:
dram[0]:  6.333333  3.428571  8.500000  8.500000  3.400000  2.500000  3.600000  5.142857  4.857143  3.555556  6.750000  3.666667  4.625000  2.625000  5.250000  5.250000 
dram[1]:  4.400000  6.000000  6.666667  4.200000  3.142857  2.714286  3.500000  2.666667  4.500000  6.400000  4.800000  2.857143  4.142857  4.571429  4.571429  7.200000 
dram[2]:  4.200000  6.666667  6.333333  4.600000  2.333333  3.000000  2.500000  2.636364  4.666667  8.000000  3.090909  2.555556  5.833333  4.500000  4.714286  7.600000 
dram[3]:  4.750000  4.400000  4.000000  4.200000  3.250000  2.923077  3.083333  2.700000  4.000000  4.000000  4.833333  5.800000  6.750000  2.666667  8.000000  4.714286 
dram[4]:  5.000000  8.500000  9.000000  4.200000  3.142857  4.000000  2.214286  3.000000  3.111111  9.333333  4.600000  4.285714  3.400000  4.000000  5.000000  4.875000 
dram[5]:  6.000000  5.250000  6.333333  4.600000  4.300000  2.666667  2.200000  2.692308  5.400000  3.571429  3.000000  2.777778  5.000000  4.166667  6.666667  6.166667 
dram[6]:  5.000000  4.000000  4.750000  9.000000  2.312500  2.642857  2.181818  3.200000  3.833333  4.000000  3.250000  2.700000  3.250000  3.500000  6.600000  5.857143 
dram[7]:  4.750000  5.000000  9.000000  5.250000  2.692308  2.800000  2.076923  2.312500  5.500000  6.000000  3.375000  4.600000  4.571429  3.500000  7.000000  5.142857 
dram[8]:  6.666667  5.250000  3.285714  5.000000  2.050000  2.916667  3.166667  3.090909  3.000000  4.428571  3.125000  5.250000  4.875000  5.000000  4.428571  7.200000 
dram[9]:  5.250000  4.750000  6.000000  7.333333  3.000000  3.071429  4.000000  2.333333  3.125000  5.800000  2.666667  5.800000  4.833333  3.125000  4.600000  6.833333 
dram[10]: 16.000000  8.500000  6.333333  4.200000  2.294118  3.272727  3.285714  1.888889  6.000000  6.400000  4.000000  4.428571  2.875000  4.000000  9.500000  6.800000 
average row locality = 4987/1283 = 3.886984
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        24        17        17        28        27        24        23        22        20        14        20        21        14        31        30 
dram[1]:        22        18        19        21        31        29        22        22        10        18        14        12        18        19        25        26 
dram[2]:        21        20        19        23        28        32        18        19        16        12        22        15        21        16        26        27 
dram[3]:        19        22        20        20        29        28        24        18        12        12        17        16        16        10        24        25 
dram[4]:        20        17        17        21        32        31        21        25        17        15        13        17        10        15        27        29 
dram[5]:        18        20        18        22        31        25        23        25        15        16        17        16        14        15        29        27 
dram[6]:        19        20        19        18        29        27        19        20        13        20        15        16        16        16        25        30 
dram[7]:        19        20        17        21        27        30        21        24        12        17        16        14        19        12        26        28 
dram[8]:        20        21        23        20        31        27        25        23        15        19        16        11        18        14        26        27 
dram[9]:        21        19        18        22        25        30        20        19        17        17        14        17        17        15        34        29 
dram[10]:        16        17        19        21        28        27        15        24        14        17        14        18        14        12        27        26 
total reads: 3606
bank skew: 34/10 = 3.40
chip skew: 351/309 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         6         8        12        13        12        12        13        13        16         7        11        12 
dram[1]:         0         0         1         0        13         9        13        10         8        14        10         8        11        13         7        10 
dram[2]:         0         0         0         0         7        13         7        10        12        12        12         8        14        11         7        11 
dram[3]:         0         0         0         1        10        10        13         9         8         8        12        13        11         6         8         8 
dram[4]:         0         0         1         0        12        13        10        14        11        13        10        13         7         9         8        10 
dram[5]:         0         1         1         1        12         7        10        10        12         9        10         9        11        10        11        10 
dram[6]:         1         0         0         0         8        10         5        12        10        12        11        11        10        12         8        11 
dram[7]:         0         0         1         0         8        12         6        13        10        13        11         9        13         9         9         8 
dram[8]:         0         0         0         0        10         8        13        11         9        12         9        10        21        11         5         9 
dram[9]:         0         0         0         0         8        13        12         9         8        12        10        12        12        10        12        12 
dram[10]:         0         0         0         0        11         9         8        10        10        15        10        13         9         8        11         8 
total reads: 1381
min_bank_accesses = 0!
chip skew: 135/117 = 1.15
average mf latency per bank:
dram[0]:      20147     23774      3266      3371      1026      2038      5391      3465     11053       659      2263      8295      4658       868     12762     11296
dram[1]:      17267     26225      3567      2937      3228       834       445      3824       563      2597      1488     14515      5014      2454     14591     13073
dram[2]:      21511     19034      3383      6515      1626      2713       642       730       538       351     12065      9998      1788       613     15257     12545
dram[3]:      19932     17319      6748      7424       690      3625      2666       849      2751       447      1234      9726       651      9955     15538     15095
dram[4]:      18778     22106      3730      6911      1461       507       937       632       610       417      5710     10327       800      2084     14399     13424
dram[5]:      20815     18585      4082     10468      2528      3871      5744      1510       426      4182     20502     10355       472       920     12821     13917
dram[6]:      19407     18887      8527      3471      3115      1494      5743      3742       327      7493     14710     10665      2976       632     15463     13186
dram[7]:      24942     19047      3889      3010      2487       759      6703      2135      1853      4851     17003      5729       484      1539     14544     14354
dram[8]:      17869     16973      7114      6310      2004       853      3404       990      7107      1884      6280      6181      1732       433     16599     14342
dram[9]:      16306     17771      3302      4531      1175       588       525       755      4153       498     11084     13476       637      2060     12779     12551
dram[10]:      20809     25134      4097      3095       585      4754       558      7384       555      4280      5787      9126       475       610     14098     15204
maximum mf latency per bank:
dram[0]:      10635     96299       417       478      9457     49640    103921    106487    125096       366     36216    145439    150508       366     62669     10646
dram[1]:      10633     96312     12705       468    109158       496       383    101364       358     73048     13325    122262     61537     61754     10632     10658
dram[2]:      69578     10641       442     78183     38800     98844       359       359       352       347    135111    116936     41922       361     15930     10642
dram[3]:      10638     10653     75632     80786       381     93728     54906      8206     44496       374     17264    147955       364    150260     10631     10661
dram[4]:      10665     10675     14205     82718     31523       359       360       360       360       358    120642    145439       368     34123     10640     25891
dram[5]:      10691     10685     15926     88540     49620    100911    103919     31096       359     83391    145440    122545       368     10630     10653     10688
dram[6]:      11618     10729     67859       540     49621     28495    114332    106566       359    137702    127318    122042     34110       377     10650     15895
dram[7]:      96308     10718     15064       492     33626       518    103962     60082     34230    132521    142863    115542       365     21133     10627     10663
dram[8]:      10655     10646     75621     65254     49701       387    101313     13214    140259     35087    135099    123752       359       364     10637     10676
dram[9]:      10639     10664       500     33852     11647       408       359       359     85970       359    123766    127578       360     41385     62668     10664
dram[10]:      10646     96312     23308       481       439     57467       358    129909       359    122126    124567    122839       359       369     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933233 n_nop=931476 n_act=117 n_pre=101 n_req=486 n_rd=1404 n_write=135 bw_util=0.003298
n_activity=8388 dram_eff=0.367
bk0: 76a 932930i bk1: 96a 932717i bk2: 68a 932970i bk3: 68a 932868i bk4: 112a 932700i bk5: 108a 932564i bk6: 96a 932654i bk7: 92a 932758i bk8: 88a 932743i bk9: 80a 932691i bk10: 56a 932918i bk11: 80a 932697i bk12: 84a 932686i bk13: 56a 932859i bk14: 124a 932657i bk15: 120a 932560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00486267
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933233 n_nop=931592 n_act=113 n_pre=97 n_req=453 n_rd=1304 n_write=127 bw_util=0.003067
n_activity=8127 dram_eff=0.3522
bk0: 88a 932885i bk1: 72a 932902i bk2: 76a 932948i bk3: 84a 932768i bk4: 124a 932546i bk5: 116a 932603i bk6: 88a 932605i bk7: 88a 932652i bk8: 40a 932957i bk9: 72a 932729i bk10: 56a 932860i bk11: 48a 932915i bk12: 72a 932828i bk13: 76a 932743i bk14: 100a 932808i bk15: 104a 932715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0051627
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933233 n_nop=931545 n_act=120 n_pre=104 n_req=459 n_rd=1340 n_write=124 bw_util=0.003137
n_activity=8521 dram_eff=0.3436
bk0: 84a 932877i bk1: 80a 932871i bk2: 76a 932939i bk3: 92a 932794i bk4: 112a 932617i bk5: 128a 932486i bk6: 72a 932761i bk7: 76a 932707i bk8: 64a 932844i bk9: 48a 932939i bk10: 88a 932668i bk11: 60a 932808i bk12: 84a 932740i bk13: 64a 932811i bk14: 104a 932782i bk15: 108a 932712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00525164
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933233 n_nop=931668 n_act=108 n_pre=92 n_req=429 n_rd=1248 n_write=117 bw_util=0.002925
n_activity=7687 dram_eff=0.3551
bk0: 76a 932922i bk1: 88a 932801i bk2: 80a 932906i bk3: 80a 932787i bk4: 116a 932647i bk5: 112a 932627i bk6: 96a 932633i bk7: 72a 932748i bk8: 48a 932920i bk9: 48a 932900i bk10: 68a 932802i bk11: 64a 932857i bk12: 64a 932907i bk13: 40a 932966i bk14: 96a 932836i bk15: 100a 932678i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00543166
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933233 n_nop=931580 n_act=115 n_pre=99 n_req=458 n_rd=1308 n_write=131 bw_util=0.003084
n_activity=8553 dram_eff=0.3365
bk0: 80a 932913i bk1: 68a 932897i bk2: 68a 933011i bk3: 84a 932801i bk4: 128a 932555i bk5: 124a 932621i bk6: 84a 932654i bk7: 100a 932615i bk8: 68a 932789i bk9: 60a 932906i bk10: 52a 932890i bk11: 68a 932805i bk12: 40a 932942i bk13: 60a 932883i bk14: 108a 932794i bk15: 116a 932607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00430653
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933233 n_nop=931565 n_act=118 n_pre=102 n_req=455 n_rd=1324 n_write=124 bw_util=0.003103
n_activity=8419 dram_eff=0.344
bk0: 72a 932938i bk1: 80a 932843i bk2: 72a 932913i bk3: 88a 932776i bk4: 124a 932667i bk5: 100a 932711i bk6: 92a 932607i bk7: 100a 932594i bk8: 60a 932855i bk9: 64a 932848i bk10: 68a 932797i bk11: 64a 932788i bk12: 56a 932871i bk13: 60a 932862i bk14: 116a 932751i bk15: 108a 932682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00435154
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933233 n_nop=931588 n_act=126 n_pre=110 n_req=443 n_rd=1288 n_write=121 bw_util=0.00302
n_activity=8634 dram_eff=0.3264
bk0: 76a 932880i bk1: 80a 932778i bk2: 76a 932902i bk3: 72a 932864i bk4: 116a 932593i bk5: 108a 932622i bk6: 76a 932790i bk7: 80a 932719i bk8: 52a 932873i bk9: 80a 932779i bk10: 60a 932820i bk11: 64a 932741i bk12: 64a 932835i bk13: 64a 932788i bk14: 100a 932823i bk15: 120a 932567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00624603
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents
MSHR: tag=0x80514b00, atomic=0 1 entries : 0x7f8b0ec27ed0 :  mf: uid=325664, sid19:w57, part=7, addr=0x80514b60, load , size=32, unknown  status = IN_PARTITION_DRAM (2075395), 

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933233 n_nop=931600 n_act=118 n_pre=102 n_req=445 n_rd=1291 n_write=122 bw_util=0.003028
n_activity=8317 dram_eff=0.3398
bk0: 76a 932928i bk1: 80a 932849i bk2: 68a 932979i bk3: 84a 932818i bk4: 108a 932667i bk5: 120a 932565i bk6: 84a 932710i bk7: 96a 932511i bk8: 47a 932935i bk9: 68a 932856i bk10: 64a 932790i bk11: 56a 932909i bk12: 76a 932759i bk13: 48a 932914i bk14: 104a 932797i bk15: 112a 932670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00547345
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933233 n_nop=931527 n_act=125 n_pre=109 n_req=464 n_rd=1344 n_write=128 bw_util=0.003155
n_activity=8567 dram_eff=0.3436
bk0: 80a 932924i bk1: 84a 932804i bk2: 92a 932805i bk3: 80a 932803i bk4: 124a 932453i bk5: 108a 932630i bk6: 100a 932589i bk7: 92a 932657i bk8: 60a 932820i bk9: 76a 932781i bk10: 64a 932787i bk11: 44a 932949i bk12: 72a 932751i bk13: 56a 932885i bk14: 104a 932796i bk15: 108a 932692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00603386
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933233 n_nop=931551 n_act=116 n_pre=100 n_req=464 n_rd=1336 n_write=130 bw_util=0.003142
n_activity=8374 dram_eff=0.3501
bk0: 84a 932908i bk1: 76a 932846i bk2: 72a 932925i bk3: 88a 932807i bk4: 100a 932688i bk5: 120a 932572i bk6: 80a 932787i bk7: 76a 932686i bk8: 68a 932808i bk9: 68a 932839i bk10: 56a 932808i bk11: 68a 932835i bk12: 68a 932785i bk13: 60a 932836i bk14: 136a 932604i bk15: 116a 932603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00580455
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933233 n_nop=931675 n_act=108 n_pre=92 n_req=431 n_rd=1236 n_write=122 bw_util=0.00291
n_activity=7725 dram_eff=0.3516
bk0: 64a 933015i bk1: 68a 932923i bk2: 76a 932929i bk3: 84a 932771i bk4: 112a 932535i bk5: 108a 932662i bk6: 60a 932860i bk7: 96a 932456i bk8: 56a 932885i bk9: 68a 932813i bk10: 56a 932841i bk11: 72a 932770i bk12: 56a 932843i bk13: 48a 932863i bk14: 108a 932810i bk15: 104a 932736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00545201

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1474, Miss = 176, Miss_rate = 0.119, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 1549, Miss = 175, Miss_rate = 0.113, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 1436, Miss = 161, Miss_rate = 0.112, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[3]: Access = 1449, Miss = 165, Miss_rate = 0.114, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[4]: Access = 1488, Miss = 171, Miss_rate = 0.115, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[5]: Access = 1507, Miss = 164, Miss_rate = 0.109, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[6]: Access = 1491, Miss = 161, Miss_rate = 0.108, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[7]: Access = 1346, Miss = 151, Miss_rate = 0.112, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[8]: Access = 1477, Miss = 157, Miss_rate = 0.106, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[9]: Access = 1484, Miss = 170, Miss_rate = 0.115, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 165, Miss_rate = 0.109, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[11]: Access = 1568, Miss = 166, Miss_rate = 0.106, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[12]: Access = 1397, Miss = 155, Miss_rate = 0.111, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 1464, Miss = 167, Miss_rate = 0.114, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 1333, Miss = 157, Miss_rate = 0.118, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[15]: Access = 1507, Miss = 166, Miss_rate = 0.110, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 1992, Miss = 174, Miss_rate = 0.087, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 1464, Miss = 162, Miss_rate = 0.111, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[18]: Access = 1548, Miss = 166, Miss_rate = 0.107, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[19]: Access = 1471, Miss = 168, Miss_rate = 0.114, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[20]: Access = 1278, Miss = 147, Miss_rate = 0.115, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 1503, Miss = 162, Miss_rate = 0.108, Pending_hits = 146, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3220
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3032
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.98699
	minimum = 6
	maximum = 21
Network latency average = 6.98391
	minimum = 6
	maximum = 21
Slowest packet = 40204
Flit latency average = 6.47027
	minimum = 6
	maximum = 21
Slowest flit = 60877
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00205328
	minimum = 0.00116779 (at node 0)
	maximum = 0.00305081 (at node 44)
Accepted packet rate average = 0.00205328
	minimum = 0.00116779 (at node 0)
	maximum = 0.00305081 (at node 44)
Injected flit rate average = 0.00311416
	minimum = 0.00142097 (at node 0)
	maximum = 0.0055826 (at node 44)
Accepted flit rate average= 0.00311416
	minimum = 0.0020824 (at node 0)
	maximum = 0.0050794 (at node 11)
Injected packet length average = 1.51668
Accepted packet length average = 1.51668
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.4692 (7 samples)
	minimum = 6 (7 samples)
	maximum = 88.7143 (7 samples)
Network latency average = 11.9519 (7 samples)
	minimum = 6 (7 samples)
	maximum = 68.5714 (7 samples)
Flit latency average = 11.5485 (7 samples)
	minimum = 6 (7 samples)
	maximum = 68 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0148554 (7 samples)
	minimum = 0.0106155 (7 samples)
	maximum = 0.0334367 (7 samples)
Accepted packet rate average = 0.0148554 (7 samples)
	minimum = 0.0106155 (7 samples)
	maximum = 0.0334367 (7 samples)
Injected flit rate average = 0.0224142 (7 samples)
	minimum = 0.011864 (7 samples)
	maximum = 0.0517131 (7 samples)
Accepted flit rate average = 0.0224142 (7 samples)
	minimum = 0.0167873 (7 samples)
	maximum = 0.0553179 (7 samples)
Injected packet size average = 1.50882 (7 samples)
Accepted packet size average = 1.50882 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 27 sec (447 sec)
gpgpu_simulation_rate = 18759 (inst/sec)
gpgpu_simulation_rate = 4642 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2929
gpu_sim_insn = 1132352
gpu_ipc =     386.6002
gpu_tot_sim_cycle = 2300475
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       4.1374
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7342
partiton_reqs_in_parallel = 64438
partiton_reqs_in_parallel_total    = 11056838
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.8343
partiton_reqs_in_parallel_util = 64438
partiton_reqs_in_parallel_util_total    = 11056838
gpu_sim_cycle_parition_util = 2929
gpu_tot_sim_cycle_parition_util    = 502594
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =     220.8283 GB/Sec
L2_BW_total  =       1.6300 GB/Sec
gpu_total_sim_rate=20601

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0262
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204269
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
378, 218, 443, 218, 217, 218, 232, 218, 585, 233, 233, 233, 233, 233, 218, 233, 235, 220, 235, 220, 235, 235, 235, 220, 220, 235, 235, 235, 220, 235, 235, 220, 176, 191, 176, 191, 176, 529, 191, 376, 191, 191, 191, 206, 191, 191, 176, 191, 191, 176, 191, 191, 176, 377, 361, 191, 191, 191, 191, 176, 191, 176, 176, 191, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 50168
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 44205
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1077
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:108606	W0_Idle:4008397	W0_Scoreboard:5921124	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 150508 
averagemflatency = 902 
max_icnt2mem_latency = 150256 
max_icnt2sh_latency = 2300474 
mrq_lat_table:3699 	91 	144 	515 	226 	202 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32822 	4335 	19 	2 	515 	263 	1303 	21 	33 	69 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	23818 	659 	565 	1541 	9921 	776 	63 	0 	2 	515 	264 	1302 	21 	33 	69 	12 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	23863 	2904 	1701 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	4776 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	437 	17 	1 	6 	16 	22 	23 	17 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10         6        18        18        22         6         2        20        14        10        14        14 
dram[1]:        16        16        17        16        14         6        10         8         6        28        10         6         6         4        14        14 
dram[2]:        16        16        16        16         6         8         4        13        10         2        16         8        22         4        14        14 
dram[3]:        16        16        16        17         8         8        14         8        10         2         6        19        12         2        14        14 
dram[4]:        16        16        17        16        10        14         4         4         4         2         4        12         6        14        14        14 
dram[5]:        16        17        17        17        20         6         8         8         8        10        14         4         4         4        15         9 
dram[6]:        17        16        16        16         6         5         4        11        16        19        10        14         8        12        15        16 
dram[7]:        16        16        17        16         8         6         4        12         4        19        10         6         4        10        15        15 
dram[8]:        16        16        16        16         4         6        15        10        10        14         8         2        12         8        15        15 
dram[9]:        16        16        16        16         7         6        15         8        14         3         8         6         3        12        15        15 
dram[10]:         0        16        16        16         8         6         4         6         4        18         2        10         8         2        15        15 
maximum service time to same row:
dram[0]:     11475     88441       967       969     46035     46442    190967    101086    187804    119537     31581    144878    145341    152979    186906      4584 
dram[1]:     11479     96321     64572      1002     70616    192674    189030    192581      1969     71832     28135    101597     62521     68482      4580      4584 
dram[2]:     69466     11479      1346     77901     37546     95563      2874     71516      7696      4991    134706     70336     41003      2060     10992     68948 
dram[3]:     11479     11486     75276     79874    124035     75545     52427     71662     43321      9558      6100    146894    195284    185199      4580    126643 
dram[4]:     11476     11480     64570     96876    120032    191211     94677     69473      3847      1079      2511     63056     74605     33004    184970     68228 
dram[5]:     11486     11491     64576     75424    103874    122498     84579     15344      1717    125418    143304    192337     20041      6731    174224     70491 
dram[6]:     11471     11474     61137      1025    187782    101353    127989     89458    186932     82337    123223     96385     25838     81673      6518     72585 
dram[7]:     96856     11484     64573       988     78202    116190    188173    125754     84581    131337    135270      2702      4904     28527      4580      4581 
dram[8]:     11480     11482     75291     61324     73223    144229     48460     82787    138773    139888    128939     30933    124750      3535     44206      6731 
dram[9]:     11484     11486      1003     33674     61704    132077      3409    188017     83796      6858    196020    190409      3444     42777     95587      4581 
dram[10]:     11479     86223     23862     26522     49316    128677     24972     99648     70329    121474    101017    173018      5015      3545     68230     98774 
average row accesses per activate:
dram[0]:  6.333333  3.428571  8.500000  8.500000  3.400000  2.500000  3.600000  5.142857  4.857143  3.555556  6.750000  3.666667  4.625000  2.625000  5.250000  5.250000 
dram[1]:  4.400000  6.000000  6.666667  4.200000  3.142857  2.714286  3.500000  2.666667  4.500000  6.400000  4.800000  2.857143  4.142857  4.571429  4.571429  7.200000 
dram[2]:  4.200000  6.666667  6.333333  4.600000  2.333333  3.000000  2.500000  2.636364  4.666667  8.000000  3.090909  2.555556  5.833333  4.500000  4.714286  7.600000 
dram[3]:  4.750000  4.400000  4.000000  4.200000  3.250000  2.923077  3.083333  2.700000  4.000000  4.000000  4.833333  5.800000  6.750000  2.666667  8.000000  4.714286 
dram[4]:  5.000000  8.500000  9.000000  4.200000  3.142857  4.000000  2.214286  3.000000  3.111111  9.333333  4.600000  4.285714  3.400000  4.000000  5.000000  4.875000 
dram[5]:  6.000000  5.250000  6.333333  4.600000  4.300000  2.666667  2.200000  2.692308  5.400000  3.571429  3.000000  2.777778  5.000000  4.166667  6.666667  6.166667 
dram[6]:  5.000000  4.000000  4.750000  9.000000  2.312500  2.642857  2.181818  3.200000  3.833333  4.000000  3.250000  2.700000  3.250000  3.500000  6.600000  5.857143 
dram[7]:  4.750000  5.000000  9.000000  5.250000  2.692308  2.800000  2.076923  2.312500  5.500000  6.000000  3.375000  4.600000  4.571429  3.500000  7.000000  5.142857 
dram[8]:  6.666667  5.250000  3.285714  5.000000  2.050000  2.916667  3.166667  3.090909  3.000000  4.428571  3.125000  5.250000  4.875000  5.000000  4.428571  7.200000 
dram[9]:  5.250000  4.750000  6.000000  7.333333  3.000000  3.071429  4.000000  2.333333  3.125000  5.800000  2.666667  5.800000  4.833333  3.125000  4.600000  6.833333 
dram[10]: 16.000000  8.500000  6.333333  4.200000  2.294118  3.272727  3.285714  1.888889  6.000000  6.400000  4.000000  4.428571  2.875000  4.000000  9.500000  6.800000 
average row locality = 4987/1283 = 3.886984
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        24        17        17        28        27        24        23        22        20        14        20        21        14        31        30 
dram[1]:        22        18        19        21        31        29        22        22        10        18        14        12        18        19        25        26 
dram[2]:        21        20        19        23        28        32        18        19        16        12        22        15        21        16        26        27 
dram[3]:        19        22        20        20        29        28        24        18        12        12        17        16        16        10        24        25 
dram[4]:        20        17        17        21        32        31        21        25        17        15        13        17        10        15        27        29 
dram[5]:        18        20        18        22        31        25        23        25        15        16        17        16        14        15        29        27 
dram[6]:        19        20        19        18        29        27        19        20        13        20        15        16        16        16        25        30 
dram[7]:        19        20        17        21        27        30        21        24        12        17        16        14        19        12        26        28 
dram[8]:        20        21        23        20        31        27        25        23        15        19        16        11        18        14        26        27 
dram[9]:        21        19        18        22        25        30        20        19        17        17        14        17        17        15        34        29 
dram[10]:        16        17        19        21        28        27        15        24        14        17        14        18        14        12        27        26 
total reads: 3606
bank skew: 34/10 = 3.40
chip skew: 351/309 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         6         8        12        13        12        12        13        13        16         7        11        12 
dram[1]:         0         0         1         0        13         9        13        10         8        14        10         8        11        13         7        10 
dram[2]:         0         0         0         0         7        13         7        10        12        12        12         8        14        11         7        11 
dram[3]:         0         0         0         1        10        10        13         9         8         8        12        13        11         6         8         8 
dram[4]:         0         0         1         0        12        13        10        14        11        13        10        13         7         9         8        10 
dram[5]:         0         1         1         1        12         7        10        10        12         9        10         9        11        10        11        10 
dram[6]:         1         0         0         0         8        10         5        12        10        12        11        11        10        12         8        11 
dram[7]:         0         0         1         0         8        12         6        13        10        13        11         9        13         9         9         8 
dram[8]:         0         0         0         0        10         8        13        11         9        12         9        10        21        11         5         9 
dram[9]:         0         0         0         0         8        13        12         9         8        12        10        12        12        10        12        12 
dram[10]:         0         0         0         0        11         9         8        10        10        15        10        13         9         8        11         8 
total reads: 1381
min_bank_accesses = 0!
chip skew: 135/117 = 1.15
average mf latency per bank:
dram[0]:      20803     24183      4280      4377      1277      2257      5485      3550     11053       659      2263      8295      4658       868     12908     11438
dram[1]:      17725     26854      4428      3772      3419      1081       556      3935       563      2597      1488     14515      5014      2454     14736     13235
dram[2]:      22003     19600      4364      7340      1829      2947       804       858       538       351     12065      9998      1788       613     15414     12725
dram[3]:      20515     17849      7623      8184       911      3836      2754       951      2751       447      1234      9726       651      9955     15731     15268
dram[4]:      19272     22765      4614      7746      1627       658      1022       721       610       417      5710     10327       800      2084     14551     13594
dram[5]:      21419     19075      5067     11307      2709      4144      5844      1606       426      4182     20502     10355       472       920     13002     14084
dram[6]:      20038     19508      9449      4433      3314      1701      5883      3802       327      7493     14710     10665      2976       632     15668     13386
dram[7]:      25531     19586      4813      3877      2634       932      6801      2214      1853      4851     17003      5729       484      1539     14707     14546
dram[8]:      18595     17656      7970      7147      2203      1080      3491      1119      7107      1884      6280      6181      8531       433     16840     14521
dram[9]:      16896     18451      4342      5371      1412       756       615       882      4153       498     11084     13476       637      2060     12908     12702
dram[10]:      21568     25919      5031      3915       738      4986       677      7452       555      4280      5787      9126       475       610     14263     15415
maximum mf latency per bank:
dram[0]:      10635     96299       417       478      9457     49640    103921    106487    125096       366     36216    145439    150508       366     62669     10646
dram[1]:      10633     96312     12705       468    109158       496       383    101364       358     73048     13325    122262     61537     61754     10632     10658
dram[2]:      69578     10641       442     78183     38800     98844       359       359       352       347    135111    116936     41922       361     15930     10642
dram[3]:      10638     10653     75632     80786       381     93728     54906      8206     44496       374     17264    147955       364    150260     10631     10661
dram[4]:      10665     10675     14205     82718     31523       359       360       360       360       358    120642    145439       368     34123     10640     25891
dram[5]:      10691     10685     15926     88540     49620    100911    103919     31096       359     83391    145440    122545       368     10630     10653     10688
dram[6]:      11618     10729     67859       540     49621     28495    114332    106566       359    137702    127318    122042     34110       377     10650     15895
dram[7]:      96308     10718     15064       492     33626       518    103962     60082     34230    132521    142863    115542       365     21133     10627     10663
dram[8]:      10655     10646     75621     65254     49701       387    101313     13214    140259     35087    135099    123752       416       364     10637     10676
dram[9]:      10639     10664       500     33852     11647       408       359       359     85970       359    123766    127578       360     41385     62668     10664
dram[10]:      10646     96312     23308       481       439     57467       358    129909       359    122126    124567    122839       359       369     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=938670 n_nop=936913 n_act=117 n_pre=101 n_req=486 n_rd=1404 n_write=135 bw_util=0.003279
n_activity=8388 dram_eff=0.367
bk0: 76a 938367i bk1: 96a 938154i bk2: 68a 938407i bk3: 68a 938305i bk4: 112a 938137i bk5: 108a 938001i bk6: 96a 938091i bk7: 92a 938195i bk8: 88a 938180i bk9: 80a 938128i bk10: 56a 938355i bk11: 80a 938134i bk12: 84a 938123i bk13: 56a 938296i bk14: 124a 938094i bk15: 120a 937997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0048345
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=938670 n_nop=937029 n_act=113 n_pre=97 n_req=453 n_rd=1304 n_write=127 bw_util=0.003049
n_activity=8127 dram_eff=0.3522
bk0: 88a 938322i bk1: 72a 938339i bk2: 76a 938385i bk3: 84a 938205i bk4: 124a 937983i bk5: 116a 938040i bk6: 88a 938042i bk7: 88a 938089i bk8: 40a 938394i bk9: 72a 938166i bk10: 56a 938297i bk11: 48a 938352i bk12: 72a 938265i bk13: 76a 938180i bk14: 100a 938245i bk15: 104a 938152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00513279
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=938670 n_nop=936982 n_act=120 n_pre=104 n_req=459 n_rd=1340 n_write=124 bw_util=0.003119
n_activity=8521 dram_eff=0.3436
bk0: 84a 938314i bk1: 80a 938308i bk2: 76a 938376i bk3: 92a 938231i bk4: 112a 938054i bk5: 128a 937923i bk6: 72a 938198i bk7: 76a 938144i bk8: 64a 938281i bk9: 48a 938376i bk10: 88a 938105i bk11: 60a 938245i bk12: 84a 938177i bk13: 64a 938248i bk14: 104a 938219i bk15: 108a 938149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00522122
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=938670 n_nop=937105 n_act=108 n_pre=92 n_req=429 n_rd=1248 n_write=117 bw_util=0.002908
n_activity=7687 dram_eff=0.3551
bk0: 76a 938359i bk1: 88a 938238i bk2: 80a 938343i bk3: 80a 938224i bk4: 116a 938084i bk5: 112a 938064i bk6: 96a 938070i bk7: 72a 938185i bk8: 48a 938357i bk9: 48a 938337i bk10: 68a 938239i bk11: 64a 938294i bk12: 64a 938344i bk13: 40a 938403i bk14: 96a 938273i bk15: 100a 938115i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00540019
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=938670 n_nop=937017 n_act=115 n_pre=99 n_req=458 n_rd=1308 n_write=131 bw_util=0.003066
n_activity=8553 dram_eff=0.3365
bk0: 80a 938350i bk1: 68a 938334i bk2: 68a 938448i bk3: 84a 938238i bk4: 128a 937992i bk5: 124a 938058i bk6: 84a 938091i bk7: 100a 938052i bk8: 68a 938226i bk9: 60a 938343i bk10: 52a 938327i bk11: 68a 938242i bk12: 40a 938379i bk13: 60a 938320i bk14: 108a 938231i bk15: 116a 938044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00428159
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=938670 n_nop=937002 n_act=118 n_pre=102 n_req=455 n_rd=1324 n_write=124 bw_util=0.003085
n_activity=8419 dram_eff=0.344
bk0: 72a 938375i bk1: 80a 938280i bk2: 72a 938350i bk3: 88a 938213i bk4: 124a 938104i bk5: 100a 938148i bk6: 92a 938044i bk7: 100a 938031i bk8: 60a 938292i bk9: 64a 938285i bk10: 68a 938234i bk11: 64a 938225i bk12: 56a 938308i bk13: 60a 938299i bk14: 116a 938188i bk15: 108a 938119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00432633
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=938670 n_nop=937025 n_act=126 n_pre=110 n_req=443 n_rd=1288 n_write=121 bw_util=0.003002
n_activity=8634 dram_eff=0.3264
bk0: 76a 938317i bk1: 80a 938215i bk2: 76a 938339i bk3: 72a 938301i bk4: 116a 938030i bk5: 108a 938059i bk6: 76a 938227i bk7: 80a 938156i bk8: 52a 938310i bk9: 80a 938216i bk10: 60a 938257i bk11: 64a 938178i bk12: 64a 938272i bk13: 64a 938225i bk14: 100a 938260i bk15: 120a 938004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00620985
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=938670 n_nop=937036 n_act=118 n_pre=102 n_req=445 n_rd=1292 n_write=122 bw_util=0.003013
n_activity=8330 dram_eff=0.3395
bk0: 76a 938365i bk1: 80a 938286i bk2: 68a 938416i bk3: 84a 938255i bk4: 108a 938104i bk5: 120a 938002i bk6: 84a 938147i bk7: 96a 937948i bk8: 48a 938370i bk9: 68a 938293i bk10: 64a 938227i bk11: 56a 938346i bk12: 76a 938196i bk13: 48a 938351i bk14: 104a 938234i bk15: 112a 938107i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00544174
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=938670 n_nop=936964 n_act=125 n_pre=109 n_req=464 n_rd=1344 n_write=128 bw_util=0.003136
n_activity=8567 dram_eff=0.3436
bk0: 80a 938361i bk1: 84a 938241i bk2: 92a 938242i bk3: 80a 938240i bk4: 124a 937890i bk5: 108a 938067i bk6: 100a 938026i bk7: 92a 938094i bk8: 60a 938257i bk9: 76a 938218i bk10: 64a 938224i bk11: 44a 938386i bk12: 72a 938188i bk13: 56a 938322i bk14: 104a 938233i bk15: 108a 938129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00599891
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=938670 n_nop=936988 n_act=116 n_pre=100 n_req=464 n_rd=1336 n_write=130 bw_util=0.003124
n_activity=8374 dram_eff=0.3501
bk0: 84a 938345i bk1: 76a 938283i bk2: 72a 938362i bk3: 88a 938244i bk4: 100a 938125i bk5: 120a 938009i bk6: 80a 938224i bk7: 76a 938123i bk8: 68a 938245i bk9: 68a 938276i bk10: 56a 938245i bk11: 68a 938272i bk12: 68a 938222i bk13: 60a 938273i bk14: 136a 938041i bk15: 116a 938040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00577093
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=938670 n_nop=937112 n_act=108 n_pre=92 n_req=431 n_rd=1236 n_write=122 bw_util=0.002893
n_activity=7725 dram_eff=0.3516
bk0: 64a 938452i bk1: 68a 938360i bk2: 76a 938366i bk3: 84a 938208i bk4: 112a 937972i bk5: 108a 938099i bk6: 60a 938297i bk7: 96a 937893i bk8: 56a 938322i bk9: 68a 938250i bk10: 56a 938278i bk11: 72a 938207i bk12: 56a 938280i bk13: 48a 938300i bk14: 108a 938247i bk15: 104a 938173i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00542044

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1735, Miss = 176, Miss_rate = 0.101, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 1793, Miss = 175, Miss_rate = 0.098, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 1682, Miss = 161, Miss_rate = 0.096, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[3]: Access = 1711, Miss = 165, Miss_rate = 0.096, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[4]: Access = 1741, Miss = 171, Miss_rate = 0.098, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[5]: Access = 1778, Miss = 164, Miss_rate = 0.092, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[6]: Access = 1745, Miss = 161, Miss_rate = 0.092, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[7]: Access = 1594, Miss = 151, Miss_rate = 0.095, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[8]: Access = 1709, Miss = 157, Miss_rate = 0.092, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[9]: Access = 1737, Miss = 170, Miss_rate = 0.098, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[10]: Access = 1769, Miss = 165, Miss_rate = 0.093, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[11]: Access = 1831, Miss = 166, Miss_rate = 0.091, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[12]: Access = 1656, Miss = 155, Miss_rate = 0.094, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 1725, Miss = 167, Miss_rate = 0.097, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 1569, Miss = 157, Miss_rate = 0.100, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[15]: Access = 1768, Miss = 166, Miss_rate = 0.094, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 3446, Miss = 174, Miss_rate = 0.050, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 1722, Miss = 162, Miss_rate = 0.094, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[18]: Access = 1807, Miss = 166, Miss_rate = 0.092, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[19]: Access = 1739, Miss = 168, Miss_rate = 0.097, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[20]: Access = 1531, Miss = 147, Miss_rate = 0.096, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 1774, Miss = 162, Miss_rate = 0.091, Pending_hits = 146, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3220
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3032
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9420
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.7063
	minimum = 6
	maximum = 578
Network latency average = 35.0742
	minimum = 6
	maximum = 337
Slowest packet = 68327
Flit latency average = 42.6697
	minimum = 6
	maximum = 336
Slowest flit = 103514
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.046612
	minimum = 0.0355191 (at node 8)
	maximum = 0.248292 (at node 44)
Accepted packet rate average = 0.046612
	minimum = 0.0355191 (at node 8)
	maximum = 0.248292 (at node 44)
Injected flit rate average = 0.069918
	minimum = 0.0553279 (at node 36)
	maximum = 0.264686 (at node 44)
Accepted flit rate average= 0.069918
	minimum = 0.0464481 (at node 8)
	maximum = 0.480191 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.4989 (8 samples)
	minimum = 6 (8 samples)
	maximum = 149.875 (8 samples)
Network latency average = 14.8422 (8 samples)
	minimum = 6 (8 samples)
	maximum = 102.125 (8 samples)
Flit latency average = 15.4387 (8 samples)
	minimum = 6 (8 samples)
	maximum = 101.5 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.018825 (8 samples)
	minimum = 0.0137285 (8 samples)
	maximum = 0.0602937 (8 samples)
Accepted packet rate average = 0.018825 (8 samples)
	minimum = 0.0137285 (8 samples)
	maximum = 0.0602937 (8 samples)
Injected flit rate average = 0.0283521 (8 samples)
	minimum = 0.017297 (8 samples)
	maximum = 0.0783346 (8 samples)
Accepted flit rate average = 0.0283521 (8 samples)
	minimum = 0.0204949 (8 samples)
	maximum = 0.108427 (8 samples)
Injected packet size average = 1.50609 (8 samples)
Accepted packet size average = 1.50609 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 42 sec (462 sec)
gpgpu_simulation_rate = 20601 (inst/sec)
gpgpu_simulation_rate = 4979 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 472356
gpu_sim_insn = 1536501
gpu_ipc =       3.2528
gpu_tot_sim_cycle = 3000053
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       3.6847
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 471
gpu_stall_icnt2sh    = 17346
partiton_reqs_in_parallel = 10391591
partiton_reqs_in_parallel_total    = 11121276
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =       7.1708
partiton_reqs_in_parallel_util = 10391591
partiton_reqs_in_parallel_util_total    = 11121276
gpu_sim_cycle_parition_util = 472356
gpu_tot_sim_cycle_parition_util    = 505523
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =      15.7588 GB/Sec
L2_BW_total  =       3.7311 GB/Sec
gpu_total_sim_rate=8643

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0158
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 342445
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
635, 241, 662, 515, 240, 241, 582, 399, 842, 256, 256, 504, 479, 572, 241, 453, 455, 243, 584, 413, 258, 258, 599, 436, 243, 258, 258, 428, 466, 258, 258, 451, 771, 567, 589, 504, 456, 875, 567, 827, 381, 237, 486, 252, 434, 408, 222, 237, 359, 369, 214, 214, 199, 623, 384, 214, 333, 214, 214, 199, 214, 370, 448, 411, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 64695
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 58699
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1110
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:117387	W0_Idle:5719186	W0_Scoreboard:23187928	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 172 
maxdqlatency = 0 
maxmflatency = 291543 
averagemflatency = 1989 
max_icnt2mem_latency = 291302 
max_icnt2sh_latency = 3000015 
mrq_lat_table:7284 	179 	257 	910 	483 	394 	223 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	107548 	6784 	21 	2 	529 	290 	1321 	164 	268 	371 	356 	274 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	91426 	6417 	2236 	1578 	12003 	796 	63 	0 	2 	529 	291 	1320 	164 	268 	371 	357 	273 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	67831 	11071 	5550 	181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	27270 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1149 	19 	2 	12 	30 	54 	88 	63 	25 	7 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11        17        18        18        22        14        22        20        14        18        14        14 
dram[1]:        16        16        17        16        14         9        10        13        10        28        14        14        14        22        14        14 
dram[2]:        16        16        16        16        18         8        20        13        10        21        16        17        22        18        14        16 
dram[3]:        16        16        16        17        12        10        14        14        13        17        18        19        12        12        14        14 
dram[4]:        16        16        17        16        10        14        12        10        15        25        16        12        14        14        14        15 
dram[5]:        16        17        17        17        20        14         8        10        16        14        14        16        18        16        16        12 
dram[6]:        17        16        16        16        15        10        18        11        16        19        10        14         8        12        15        16 
dram[7]:        16        16        17        16        11         8        15        12        16        19        13        14        22        11        16        15 
dram[8]:        16        16        16        16        15        13        15        10        10        14        14        17        12        14        16        16 
dram[9]:        16        16        16        16        19         6        15        12        16        21        14        18        21        12        15        16 
dram[10]:        16        16        16        16        11        10        16        12        16        18        17        15        11        14        16        15 
maximum service time to same row:
dram[0]:    122435    104203      4222    237563    307816    227179    190967    113479    338112    119537    253955    164205    145341    153692    229245     93782 
dram[1]:     46469    151581    147770    105880    170454    299575    189030    192581    169270    153654    184960    308572    177138    187561    109411    334996 
dram[2]:    200364     96382     96389    110937    174541    106805    158905    149892    179745    114625    197979    125039    138064    174535    269584    211006 
dram[3]:     93879     92999    152977     98461    190096    195377    195372    151093    169330    114057    184966    174546    234451    185199    200586    211007 
dram[4]:     97842    112346    119830    251927    306141    309501    187561    181335    207523    118108    179749    174534    114623    297263    218823     68228 
dram[5]:    138065    104198    106807    150910    392066    211004    269519    155743    171365    141044    208402    286548    166720    283850    263928     88574 
dram[6]:    145878    138056    135457    158906    209594    273561    127989    146647    186932     88569    208222    122449    238640     88570    122568    103231 
dram[7]:    139692    130247     64573    151479    192773    212024    291759    229238    143277    131337    135270    124287    153692    203193    124468     14261 
dram[8]:    146820    163098     88507    153697    255287    360883    295798    151841    143276    283943    311136    256719    190282    208400    122435    182345 
dram[9]:    211836    219639    130552    150789    192770    363364    177137    188017    340669    179748    196020    190409    101592    143274     95587    227217 
dram[10]:    132860     86223     23862    171258    362012    362227    143273    214941    291179    174534    184961    213611    209132    150771    192438    177140 
average row accesses per activate:
dram[0]:  3.454545  3.000000  3.888889  4.833333  3.833333  3.200000  3.666667  4.133333  3.470588  2.913043  4.357143  3.294118  3.100000  3.411765  3.941176  3.470588 
dram[1]:  3.300000  3.500000  3.166667  3.000000  3.047619  2.913043  2.863636  3.000000  3.238095  3.421053  3.315789  3.312500  3.666667  3.000000  3.764706  4.307693 
dram[2]:  2.727273  3.700000  4.111111  3.333333  3.227273  3.038461  3.250000  3.000000  3.222222  3.352941  3.000000  2.652174  3.500000  2.904762  4.615385  4.000000 
dram[3]:  3.090909  2.714286  3.000000  2.833333  3.650000  3.090909  2.826087  2.900000  2.850000  3.263158  3.095238  3.800000  4.307693  2.857143  4.142857  3.933333 
dram[4]:  3.090909  2.916667  3.600000  3.600000  3.136364  3.937500  2.916667  2.640000  2.950000  3.222222  3.315789  3.368421  2.700000  3.785714  3.823529  3.800000 
dram[5]:  3.230769  2.909091  3.200000  3.000000  3.823529  3.500000  2.750000  2.560000  3.375000  3.500000  3.000000  3.315789  2.541667  3.562500  4.071429  4.000000 
dram[6]:  3.090909  2.375000  2.500000  2.923077  3.041667  2.846154  2.807692  2.560000  3.777778  3.600000  2.608696  2.400000  2.900000  2.666667  3.750000  3.625000 
dram[7]:  3.600000  3.076923  3.500000  3.625000  2.800000  2.833333  2.666667  2.500000  3.277778  4.666667  3.250000  3.611111  3.625000  3.157895  4.285714  4.500000 
dram[8]:  4.222222  3.363636  2.500000  3.100000  2.482759  3.210526  3.550000  2.720000  3.210526  3.277778  3.526316  4.071429  3.050000  3.562500  3.812500  3.411765 
dram[9]:  2.818182  3.500000  2.769231  3.454545  3.450000  3.000000  3.333333  2.809524  3.315789  4.076923  2.944444  3.500000  3.611111  3.368421  3.812500  4.384615 
dram[10]:  3.375000  3.333333  3.875000  3.000000  3.043478  3.500000  3.333333  2.250000  3.923077  4.000000  3.333333  3.142857  2.545455  2.583333  4.727273  3.294118 
average row locality = 9737/3001 = 3.244585
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        38        42        35        29        53        47        50        45        43        51        43        40        45        42        53        45 
dram[1]:        33        28        37        33        48        50        47        43        52        49        45        37        39        42        51        43 
dram[2]:        30        37        37        40        55        60        47        51        42        39        48        44        46        45        45        47 
dram[3]:        34        38        33        33        48        50        48        42        40        44        49        40        40        44        45        46 
dram[4]:        34        35        35        36        52        47        54        50        42        40        46        48        38        37        52        43 
dram[5]:        42        31        31        38        49        45        49        48        38        47        43        46        45        41        44        47 
dram[6]:        33        38        30        38        52        52        57        46        51        54        43        43        42        39        48        45 
dram[7]:        36        40        34        29        53        52        47        49        43        39        47        49        41        43        47        50 
dram[8]:        38        37        35        31        53        44        52        52        45        42        51        40        37        39        48        45 
dram[9]:        31        35        36        38        51        52        42        43        45        35        36        40        48        48        46        44 
dram[10]:        27        30        31        39        53        50        44        47        35        44        42        47        39        47        39        43 
total reads: 7564
bank skew: 60/27 = 2.22
chip skew: 713/657 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        16        17        16        17        16        16        18        16        17        16        14        14 
dram[1]:         0         0         1         0        16        17        16        17        16        16        18        16        16        15        13        13 
dram[2]:         0         0         0         0        16        19        18        18        16        18        18        17        17        16        15        13 
dram[3]:         0         0         0         1        25        18        17        16        17        18        16        17        16        16        13        13 
dram[4]:         0         0         1         0        17        16        16        16        17        18        17        16        16        16        13        14 
dram[5]:         0         1         1         1        16        18        17        16        16        16        17        17        16        16        13        13 
dram[6]:         1         0         0         0        21        22        16        18        17        18        17        17        16        17        12        13 
dram[7]:         0         0         1         0        17        16        17        16        16        17        18        16        17        17        13        13 
dram[8]:         0         0         0         0        19        17        19        16        16        17        16        17        24        18        13        13 
dram[9]:         0         0         0         0        18        17        18        16        18        18        17        16        17        16        15        13 
dram[10]:         0         0         0         0        17        20        16        16        16        16        18        19        17        15        13        13 
total reads: 2173
min_bank_accesses = 0!
chip skew: 205/190 = 1.08
average mf latency per bank:
dram[0]:      82674     87254     25807     21902     23312     20502     21953     23841     10624     20459     12279      9541     15817      7201     18029     14961
dram[1]:      85590    118640     13681     12172     42164     20197     12176     13322     13147     16971     13222     12177     11200     19350     11178     10017
dram[2]:      97139     96553      9848     19080     25853     24913     18151     22327      7136     18538     13484     20195     13846     20094     13825     18655
dram[3]:      81018     80878     18915     28546     52069     53108      8942     13992     10297     16297     15184      8595     13778     23259     12641     14495
dram[4]:      96191     88178     14898     15674     48307     31466     18016      9742     11564     18839     14299     16082     13413      5434     13493     12542
dram[5]:      77313     93129     20970     12197     46452     39689      8390      7953     17470     12284     19805      7508     13235     11408     15303     16248
dram[6]:      84441     83941     35117     15125     36442     63823     20453     16192     13446     21785     15935     12176      9848     20514     16973     21591
dram[7]:      80703     83073     10344     16710     76283     76818      6144      9370      5910     13935     30057     14101     11480     16299     16083     10811
dram[8]:      55948     67588     27083     17280     17420     16924     15086     13394      7852      7247     11204      8840     10911     15493     12093     13996
dram[9]:     119605     96552     15637     20484     27127     32698     10699     14337      5056     11580     13855     14176     22005     17910     13099     18103
dram[10]:     116367    100422     17846     30025     32021     23109     13087      9617      2240     18009     11426     17146      6960     16909     26685     14083
maximum mf latency per bank:
dram[0]:     280590    280578    272885    265032    274751    277449    244277    286367    125096    286350    119615    145439    283675    179163    231213    231274
dram[1]:     280571    280542    207846    153028    277574    276788    291538    244297    286337    286339    124565    122262    194822    281086    137601     33929
dram[2]:     280122    280111    153023    241595    276937    277476    291538    228663    176563    283753    249500    236410    192114    283712    270260    231264
dram[3]:     280097    280079    252088    252095    277088    277572    184378    244273    283753    283755    186920    147955    246846    281139    137602    137575
dram[4]:     280070    280059    207740    252049    277421    277842    220829     98529    121920    286379    134939    236412    281127     36528    267659    137258
dram[5]:     280048    280031    207727    153057    277884    277889    103919    220870    283763    283771    145440    122545    278634    283646    267669    267656
dram[6]:     278674    278662    265074    265086    276947    277958    288943    291541    176561    286484    127318    187035    117027    278483    267693    267696
dram[7]:     278651    278634    106337    189507    277707    277882    103962    150532    205239    161017    257236    249475    194828    283672    267679     49169
dram[8]:     248650    248636    265074    241629    272386    275631    291543    220785    205240    176561    257237    257260    194759    283673    137595    197444
dram[9]:     283000    282988    223466    265083    276345    277389    228629    220799    109216    283760    257295    127578    281121    283731     62668    231225
dram[10]:     282963    282940    223401    223395    276361    276816    228643    150565     51921    283763    134995    249473    114427    246884    270282    197354
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1815765 n_nop=1812276 n_act=254 n_pre=238 n_req=894 n_rd=2804 n_write=193 bw_util=0.003301
n_activity=15328 dram_eff=0.391
bk0: 152a 1814857i bk1: 168a 1814708i bk2: 140a 1814990i bk3: 116a 1814964i bk4: 212a 1814402i bk5: 188a 1814496i bk6: 200a 1814469i bk7: 180a 1814757i bk8: 172a 1814754i bk9: 204a 1814418i bk10: 172a 1814804i bk11: 160a 1814746i bk12: 180a 1814647i bk13: 168a 1814635i bk14: 212a 1814594i bk15: 180a 1814514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00507334
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1815765 n_nop=1812351 n_act=266 n_pre=250 n_req=867 n_rd=2708 n_write=190 bw_util=0.003192
n_activity=15311 dram_eff=0.3786
bk0: 132a 1814934i bk1: 112a 1814989i bk2: 148a 1814966i bk3: 132a 1814925i bk4: 192a 1814666i bk5: 200a 1814422i bk6: 188a 1814332i bk7: 172a 1814618i bk8: 208a 1814513i bk9: 196a 1814288i bk10: 180a 1814394i bk11: 148a 1814492i bk12: 156a 1814930i bk13: 168a 1814616i bk14: 204a 1814441i bk15: 172a 1814684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0052281
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1815765 n_nop=1812168 n_act=280 n_pre=264 n_req=914 n_rd=2852 n_write=201 bw_util=0.003363
n_activity=16586 dram_eff=0.3681
bk0: 120a 1815146i bk1: 148a 1815074i bk2: 148a 1815037i bk3: 160a 1814792i bk4: 220a 1814541i bk5: 240a 1814290i bk6: 188a 1814432i bk7: 204a 1814410i bk8: 168a 1814551i bk9: 156a 1814545i bk10: 192a 1814270i bk11: 176a 1814321i bk12: 184a 1814554i bk13: 180a 1814490i bk14: 180a 1814734i bk15: 188a 1814535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00436015
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1815765 n_nop=1812340 n_act=271 n_pre=255 n_req=877 n_rd=2696 n_write=203 bw_util=0.003193
n_activity=15637 dram_eff=0.3708
bk0: 136a 1814968i bk1: 152a 1814671i bk2: 132a 1815074i bk3: 132a 1814958i bk4: 192a 1814448i bk5: 200a 1814333i bk6: 192a 1814384i bk7: 168a 1814342i bk8: 160a 1814439i bk9: 176a 1814416i bk10: 196a 1814423i bk11: 160a 1814453i bk12: 160a 1814864i bk13: 176a 1814566i bk14: 180a 1814776i bk15: 184a 1814570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00614727
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1815765 n_nop=1812288 n_act=272 n_pre=256 n_req=882 n_rd=2756 n_write=193 bw_util=0.003248
n_activity=15873 dram_eff=0.3716
bk0: 136a 1815145i bk1: 140a 1814893i bk2: 140a 1814875i bk3: 144a 1814690i bk4: 208a 1814293i bk5: 188a 1814561i bk6: 216a 1814170i bk7: 200a 1814368i bk8: 168a 1814576i bk9: 160a 1814525i bk10: 184a 1814333i bk11: 192a 1814345i bk12: 152a 1814571i bk13: 148a 1814786i bk14: 208a 1814514i bk15: 172a 1814537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00472198
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1815765 n_nop=1812305 n_act=273 n_pre=257 n_req=878 n_rd=2736 n_write=194 bw_util=0.003227
n_activity=15221 dram_eff=0.385
bk0: 168a 1814647i bk1: 124a 1814843i bk2: 124a 1814975i bk3: 152a 1814758i bk4: 196a 1814401i bk5: 180a 1814446i bk6: 196a 1814442i bk7: 192a 1814196i bk8: 152a 1814685i bk9: 188a 1814395i bk10: 172a 1814331i bk11: 184a 1814206i bk12: 180a 1814303i bk13: 164a 1814642i bk14: 176a 1814724i bk15: 188a 1814568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00573092
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1815765 n_nop=1812108 n_act=312 n_pre=296 n_req=916 n_rd=2844 n_write=205 bw_util=0.003358
n_activity=17140 dram_eff=0.3558
bk0: 132a 1814948i bk1: 152a 1814677i bk2: 120a 1815024i bk3: 152a 1814755i bk4: 208a 1814396i bk5: 208a 1814224i bk6: 228a 1814237i bk7: 184a 1814375i bk8: 204a 1814448i bk9: 216a 1814246i bk10: 172a 1814412i bk11: 172a 1814257i bk12: 168a 1814677i bk13: 156a 1814696i bk14: 192a 1814698i bk15: 180a 1814626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00635765
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1815765 n_nop=1812249 n_act=271 n_pre=255 n_req=893 n_rd=2796 n_write=194 bw_util=0.003293
n_activity=15907 dram_eff=0.3759
bk0: 144a 1814855i bk1: 160a 1814699i bk2: 136a 1814890i bk3: 116a 1814801i bk4: 212a 1814081i bk5: 208a 1814290i bk6: 188a 1814163i bk7: 196a 1813988i bk8: 172a 1814213i bk9: 156a 1814468i bk10: 188a 1814202i bk11: 196a 1814250i bk12: 164a 1814702i bk13: 172a 1814626i bk14: 188a 1814638i bk15: 200a 1814308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00851046
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1815765 n_nop=1812268 n_act=276 n_pre=260 n_req=894 n_rd=2756 n_write=205 bw_util=0.003261
n_activity=15749 dram_eff=0.376
bk0: 152a 1814935i bk1: 148a 1814822i bk2: 140a 1814866i bk3: 124a 1814856i bk4: 212a 1814242i bk5: 176a 1814672i bk6: 208a 1814419i bk7: 208a 1814288i bk8: 180a 1814522i bk9: 168a 1814622i bk10: 204a 1814465i bk11: 160a 1814640i bk12: 148a 1814693i bk13: 156a 1814697i bk14: 192a 1814534i bk15: 180a 1814537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00484259
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1815765 n_nop=1812384 n_act=259 n_pre=243 n_req=869 n_rd=2680 n_write=199 bw_util=0.003171
n_activity=15595 dram_eff=0.3692
bk0: 124a 1815042i bk1: 140a 1814987i bk2: 144a 1814917i bk3: 152a 1814901i bk4: 204a 1814432i bk5: 208a 1814412i bk6: 168a 1814755i bk7: 172a 1814515i bk8: 180a 1814534i bk9: 140a 1814652i bk10: 144a 1814578i bk11: 160a 1814670i bk12: 192a 1814640i bk13: 192a 1814562i bk14: 184a 1814803i bk15: 176a 1814714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00488334
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1815765 n_nop=1812421 n_act=268 n_pre=252 n_req=853 n_rd=2628 n_write=196 bw_util=0.003111
n_activity=15148 dram_eff=0.3729
bk0: 108a 1815117i bk1: 120a 1815026i bk2: 124a 1815166i bk3: 156a 1814793i bk4: 212a 1814385i bk5: 200a 1814502i bk6: 176a 1814576i bk7: 188a 1814317i bk8: 140a 1814802i bk9: 176a 1814677i bk10: 168a 1814407i bk11: 188a 1814338i bk12: 156a 1814583i bk13: 188a 1814489i bk14: 156a 1814938i bk15: 172a 1814554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00459696

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5447, Miss = 360, Miss_rate = 0.066, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[1]: Access = 5304, Miss = 341, Miss_rate = 0.064, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 5397, Miss = 352, Miss_rate = 0.065, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[3]: Access = 5245, Miss = 325, Miss_rate = 0.062, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 5314, Miss = 350, Miss_rate = 0.066, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 5474, Miss = 363, Miss_rate = 0.066, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 5437, Miss = 337, Miss_rate = 0.062, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[7]: Access = 4983, Miss = 337, Miss_rate = 0.068, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 5293, Miss = 353, Miss_rate = 0.067, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[9]: Access = 5289, Miss = 336, Miss_rate = 0.064, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[10]: Access = 5402, Miss = 341, Miss_rate = 0.063, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[11]: Access = 5242, Miss = 343, Miss_rate = 0.065, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[12]: Access = 5348, Miss = 356, Miss_rate = 0.067, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[13]: Access = 5322, Miss = 355, Miss_rate = 0.067, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[14]: Access = 5166, Miss = 348, Miss_rate = 0.067, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 5519, Miss = 351, Miss_rate = 0.064, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[16]: Access = 7013, Miss = 359, Miss_rate = 0.051, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[17]: Access = 5140, Miss = 330, Miss_rate = 0.064, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 5291, Miss = 335, Miss_rate = 0.063, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[19]: Access = 5229, Miss = 335, Miss_rate = 0.064, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[20]: Access = 4792, Miss = 310, Miss_rate = 0.065, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 5449, Miss = 347, Miss_rate = 0.064, Pending_hits = 150, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3313
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3043
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.2764
	minimum = 6
	maximum = 106
Network latency average = 9.40626
	minimum = 6
	maximum = 106
Slowest packet = 123480
Flit latency average = 8.92031
	minimum = 6
	maximum = 106
Slowest flit = 189557
Fragmentation average = 1.91e-05
	minimum = 0
	maximum = 1
Injected packet rate average = 0.00332521
	minimum = 0.00213505 (at node 11)
	maximum = 0.00440664 (at node 5)
Accepted packet rate average = 0.00332521
	minimum = 0.00213505 (at node 11)
	maximum = 0.00440664 (at node 5)
Injected flit rate average = 0.00522603
	minimum = 0.00273311 (at node 11)
	maximum = 0.00746049 (at node 43)
Accepted flit rate average= 0.00522603
	minimum = 0.00395783 (at node 21)
	maximum = 0.00830625 (at node 5)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.2519 (9 samples)
	minimum = 6 (9 samples)
	maximum = 145 (9 samples)
Network latency average = 14.2382 (9 samples)
	minimum = 6 (9 samples)
	maximum = 102.556 (9 samples)
Flit latency average = 14.7144 (9 samples)
	minimum = 6 (9 samples)
	maximum = 102 (9 samples)
Fragmentation average = 2.12222e-06 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.111111 (9 samples)
Injected packet rate average = 0.0171028 (9 samples)
	minimum = 0.0124403 (9 samples)
	maximum = 0.054084 (9 samples)
Accepted packet rate average = 0.0171028 (9 samples)
	minimum = 0.0124403 (9 samples)
	maximum = 0.054084 (9 samples)
Injected flit rate average = 0.0257826 (9 samples)
	minimum = 0.0156788 (9 samples)
	maximum = 0.0704597 (9 samples)
Accepted flit rate average = 0.0257826 (9 samples)
	minimum = 0.0186574 (9 samples)
	maximum = 0.0973025 (9 samples)
Injected packet size average = 1.50751 (9 samples)
Accepted packet size average = 1.50751 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 19 sec (1279 sec)
gpgpu_simulation_rate = 8643 (inst/sec)
gpgpu_simulation_rate = 2345 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 37244
gpu_sim_insn = 1211812
gpu_ipc =      32.5371
gpu_tot_sim_cycle = 3259447
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       3.7633
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 471
gpu_stall_icnt2sh    = 17367
partiton_reqs_in_parallel = 819368
partiton_reqs_in_parallel_total    = 21512867
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.8515
partiton_reqs_in_parallel_util = 819368
partiton_reqs_in_parallel_util_total    = 21512867
gpu_sim_cycle_parition_util = 37244
gpu_tot_sim_cycle_parition_util    = 977879
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =      25.8770 GB/Sec
L2_BW_total  =       3.7299 GB/Sec
gpu_total_sim_rate=9079

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373075
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
671, 277, 698, 551, 276, 277, 618, 435, 878, 292, 292, 540, 515, 608, 277, 489, 491, 279, 620, 449, 294, 294, 635, 472, 279, 294, 294, 464, 502, 294, 294, 487, 807, 603, 625, 540, 492, 911, 603, 848, 417, 273, 522, 288, 470, 444, 258, 273, 395, 405, 250, 250, 235, 659, 420, 250, 369, 250, 250, 235, 250, 406, 484, 447, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 128691
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 122516
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1289
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:214606	W0_Idle:7375349	W0_Scoreboard:23204356	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 172 
maxdqlatency = 0 
maxmflatency = 291543 
averagemflatency = 2068 
max_icnt2mem_latency = 291302 
max_icnt2sh_latency = 3259446 
mrq_lat_table:7284 	179 	257 	910 	483 	394 	223 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	114694 	8029 	41 	47 	624 	511 	1713 	971 	465 	371 	356 	274 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	93629 	6983 	2375 	2240 	15328 	2282 	76 	31 	34 	626 	509 	1730 	954 	464 	371 	357 	273 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	69539 	11406 	5555 	181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	35390 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1159 	20 	2 	12 	30 	56 	91 	71 	25 	7 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11        17        18        18        22        14        22        20        14        18        14        14 
dram[1]:        16        16        17        16        14         9        10        13        10        28        14        14        14        22        14        14 
dram[2]:        16        16        16        16        18         8        20        13        10        21        16        17        22        18        14        16 
dram[3]:        16        16        16        17        12        10        14        14        13        17        18        19        12        12        14        14 
dram[4]:        16        16        17        16        10        14        12        10        15        25        16        12        14        14        14        15 
dram[5]:        16        17        17        17        20        14         8        10        16        14        14        16        18        16        16        12 
dram[6]:        17        16        16        16        15        10        18        11        16        19        10        14         8        12        15        16 
dram[7]:        16        16        17        16        11         8        15        12        16        19        13        14        22        11        16        15 
dram[8]:        16        16        16        16        15        13        15        10        10        14        14        17        12        14        16        16 
dram[9]:        16        16        16        16        19         6        15        12        16        21        14        18        21        12        15        16 
dram[10]:        16        16        16        16        11        10        16        12        16        18        17        15        11        14        16        15 
maximum service time to same row:
dram[0]:    122435    104203      4222    237563    307816    227179    190967    113479    338112    119537    253955    164205    145341    153692    229245     93782 
dram[1]:     46469    151581    147770    105880    170454    299575    189030    192581    169270    153654    184960    308572    177138    187561    109411    334996 
dram[2]:    200364     96382     96389    110937    174541    106805    158905    149892    179745    114625    197979    125039    138064    174535    269584    211006 
dram[3]:     93879     92999    152977     98461    190096    195377    195372    151093    169330    114057    184966    174546    234451    185199    200586    211007 
dram[4]:     97842    112346    119830    251927    306141    309501    187561    181335    207523    118108    179749    174534    114623    297263    218823     68228 
dram[5]:    138065    104198    106807    150910    392066    211004    269519    155743    171365    141044    208402    286548    166720    283850    263928     88574 
dram[6]:    145878    138056    135457    158906    209594    273561    127989    146647    186932     88569    208222    122449    238640     88570    122568    103231 
dram[7]:    139692    130247     64573    151479    192773    212024    291759    229238    143277    131337    135270    124287    153692    203193    124468     14261 
dram[8]:    146820    163098     88507    153697    255287    360883    295798    151841    143276    283943    311136    256719    190282    208400    122435    182345 
dram[9]:    211836    219639    130552    150789    192770    363364    177137    188017    340669    179748    196020    190409    101592    143274     95587    227217 
dram[10]:    132860     86223     23862    171258    362012    362227    143273    214941    291179    174534    184961    213611    209132    150771    192438    177140 
average row accesses per activate:
dram[0]:  3.454545  3.000000  3.888889  4.833333  3.833333  3.200000  3.666667  4.133333  3.470588  2.913043  4.357143  3.294118  3.100000  3.411765  3.941176  3.470588 
dram[1]:  3.300000  3.500000  3.166667  3.000000  3.047619  2.913043  2.863636  3.000000  3.238095  3.421053  3.315789  3.312500  3.666667  3.000000  3.764706  4.307693 
dram[2]:  2.727273  3.700000  4.111111  3.333333  3.227273  3.038461  3.250000  3.000000  3.222222  3.352941  3.000000  2.652174  3.500000  2.904762  4.615385  4.000000 
dram[3]:  3.090909  2.714286  3.000000  2.833333  3.650000  3.090909  2.826087  2.900000  2.850000  3.263158  3.095238  3.800000  4.307693  2.857143  4.142857  3.933333 
dram[4]:  3.090909  2.916667  3.600000  3.600000  3.136364  3.937500  2.916667  2.640000  2.950000  3.222222  3.315789  3.368421  2.700000  3.785714  3.823529  3.800000 
dram[5]:  3.230769  2.909091  3.200000  3.000000  3.823529  3.500000  2.750000  2.560000  3.375000  3.500000  3.000000  3.315789  2.541667  3.562500  4.071429  4.000000 
dram[6]:  3.090909  2.375000  2.500000  2.923077  3.041667  2.846154  2.807692  2.560000  3.777778  3.600000  2.608696  2.400000  2.900000  2.666667  3.750000  3.625000 
dram[7]:  3.600000  3.076923  3.500000  3.625000  2.800000  2.833333  2.666667  2.500000  3.277778  4.666667  3.250000  3.611111  3.625000  3.157895  4.285714  4.500000 
dram[8]:  4.222222  3.363636  2.500000  3.100000  2.482759  3.210526  3.550000  2.720000  3.210526  3.277778  3.526316  4.071429  3.050000  3.562500  3.812500  3.411765 
dram[9]:  2.818182  3.500000  2.769231  3.454545  3.450000  3.000000  3.333333  2.809524  3.315789  4.076923  2.944444  3.500000  3.611111  3.368421  3.812500  4.384615 
dram[10]:  3.375000  3.333333  3.875000  3.000000  3.043478  3.500000  3.333333  2.250000  3.923077  4.000000  3.333333  3.142857  2.545455  2.583333  4.727273  3.294118 
average row locality = 9737/3001 = 3.244585
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        38        42        35        29        53        47        50        45        43        51        43        40        45        42        53        45 
dram[1]:        33        28        37        33        48        50        47        43        52        49        45        37        39        42        51        43 
dram[2]:        30        37        37        40        55        60        47        51        42        39        48        44        46        45        45        47 
dram[3]:        34        38        33        33        48        50        48        42        40        44        49        40        40        44        45        46 
dram[4]:        34        35        35        36        52        47        54        50        42        40        46        48        38        37        52        43 
dram[5]:        42        31        31        38        49        45        49        48        38        47        43        46        45        41        44        47 
dram[6]:        33        38        30        38        52        52        57        46        51        54        43        43        42        39        48        45 
dram[7]:        36        40        34        29        53        52        47        49        43        39        47        49        41        43        47        50 
dram[8]:        38        37        35        31        53        44        52        52        45        42        51        40        37        39        48        45 
dram[9]:        31        35        36        38        51        52        42        43        45        35        36        40        48        48        46        44 
dram[10]:        27        30        31        39        53        50        44        47        35        44        42        47        39        47        39        43 
total reads: 7564
bank skew: 60/27 = 2.22
chip skew: 713/657 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        16        17        16        17        16        16        18        16        17        16        14        14 
dram[1]:         0         0         1         0        16        17        16        17        16        16        18        16        16        15        13        13 
dram[2]:         0         0         0         0        16        19        18        18        16        18        18        17        17        16        15        13 
dram[3]:         0         0         0         1        25        18        17        16        17        18        16        17        16        16        13        13 
dram[4]:         0         0         1         0        17        16        16        16        17        18        17        16        16        16        13        14 
dram[5]:         0         1         1         1        16        18        17        16        16        16        17        17        16        16        13        13 
dram[6]:         1         0         0         0        21        22        16        18        17        18        17        17        16        17        12        13 
dram[7]:         0         0         1         0        17        16        17        16        16        17        18        16        17        17        13        13 
dram[8]:         0         0         0         0        19        17        19        16        16        17        16        17        24        18        13        13 
dram[9]:         0         0         0         0        18        17        18        16        18        18        17        16        17        16        15        13 
dram[10]:         0         0         0         0        17        20        16        16        16        16        18        19        17        15        13        13 
total reads: 2173
min_bank_accesses = 0!
chip skew: 205/190 = 1.08
average mf latency per bank:
dram[0]:      99606    102559     26466     22686     23526     20748     22040     23942     10624     20459     12279      9541     15817      7201     29798     28182
dram[1]:     105144    141619     14265     12857     42400     20411     12272     13417     13147     16971     13222     12177     11200     19350     22657     23325
dram[2]:     118564    113821     10443     19632     26052     25091     18238     22407      7136     18538     13484     20195     13846     20094     27425     31829
dram[3]:      99877     97603     19600     29205     52262     53311      9018     14082     10297     16297     15184      8595     13778     23259     26851     28226
dram[4]:     116527    107860     15506     16301     48499     31697     18087      9816     11564     18839     14299     16082     13413      5434     25977     27141
dram[5]:      93793    114503     21729     12788     46667     39903      8462      8029     17470     12284     19805      7508     13235     11408     30669     30244
dram[6]:     105336    102585     35856     15728     36641     64015     20520     16270     13446     21785     15935     12176      9848     20514     32388     37398
dram[7]:     100501    100285     10973     17492     76484     77024      6218      9443      5910     13935     30057     14101     11480     16299     31715     26006
dram[8]:      73882     86826     27799     18056     17665     17199     15164     13471      7852      7247     11204      8840     18642     15493     27161     29650
dram[9]:     138177    112968     16271     21082     27340     32898     10778     14422      5056     11580     13855     14176     22005     17910     28152     34285
dram[10]:     136596    118588     18562     30608     32221     23310     13168      9694      2240     18009     11426     17146      6960     16909     43764     29831
maximum mf latency per bank:
dram[0]:     280590    280578    272885    265032    274751    277449    244277    286367    125096    286350    119615    145439    283675    179163    231213    231274
dram[1]:     280571    280542    207846    153028    277574    276788    291538    244297    286337    286339    124565    122262    194822    281086    137601     33929
dram[2]:     280122    280111    153023    241595    276937    277476    291538    228663    176563    283753    249500    236410    192114    283712    270260    231264
dram[3]:     280097    280079    252088    252095    277088    277572    184378    244273    283753    283755    186920    147955    246846    281139    137602    137575
dram[4]:     280070    280059    207740    252049    277421    277842    220829     98529    121920    286379    134939    236412    281127     36528    267659    137258
dram[5]:     280048    280031    207727    153057    277884    277889    103919    220870    283763    283771    145440    122545    278634    283646    267669    267656
dram[6]:     278674    278662    265074    265086    276947    277958    288943    291541    176561    286484    127318    187035    117027    278483    267693    267696
dram[7]:     278651    278634    106337    189507    277707    277882    103962    150532    205239    161017    257236    249475    194828    283672    267679     49169
dram[8]:     248650    248636    265074    241629    272386    275631    291543    220785    205240    176561    257237    257260    194759    283673    137595    197444
dram[9]:     283000    282988    223466    265083    276345    277389    228629    220799    109216    283760    257295    127578    281121    283731     62668    231225
dram[10]:     282963    282940    223401    223395    276361    276816    228643    150565     51921    283763    134995    249473    114427    246884    270282    197354
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1884920 n_nop=1881431 n_act=254 n_pre=238 n_req=894 n_rd=2804 n_write=193 bw_util=0.00318
n_activity=15328 dram_eff=0.391
bk0: 152a 1884012i bk1: 168a 1883863i bk2: 140a 1884145i bk3: 116a 1884119i bk4: 212a 1883557i bk5: 188a 1883651i bk6: 200a 1883624i bk7: 180a 1883912i bk8: 172a 1883909i bk9: 204a 1883573i bk10: 172a 1883959i bk11: 160a 1883901i bk12: 180a 1883802i bk13: 168a 1883790i bk14: 212a 1883749i bk15: 180a 1883669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00488721
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1884920 n_nop=1881506 n_act=266 n_pre=250 n_req=867 n_rd=2708 n_write=190 bw_util=0.003075
n_activity=15311 dram_eff=0.3786
bk0: 132a 1884089i bk1: 112a 1884144i bk2: 148a 1884121i bk3: 132a 1884080i bk4: 192a 1883821i bk5: 200a 1883577i bk6: 188a 1883487i bk7: 172a 1883773i bk8: 208a 1883668i bk9: 196a 1883443i bk10: 180a 1883549i bk11: 148a 1883647i bk12: 156a 1884085i bk13: 168a 1883771i bk14: 204a 1883596i bk15: 172a 1883839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00503629
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1884920 n_nop=1881323 n_act=280 n_pre=264 n_req=914 n_rd=2852 n_write=201 bw_util=0.003239
n_activity=16586 dram_eff=0.3681
bk0: 120a 1884301i bk1: 148a 1884229i bk2: 148a 1884192i bk3: 160a 1883947i bk4: 220a 1883696i bk5: 240a 1883445i bk6: 188a 1883587i bk7: 204a 1883565i bk8: 168a 1883706i bk9: 156a 1883700i bk10: 192a 1883425i bk11: 176a 1883476i bk12: 184a 1883709i bk13: 180a 1883645i bk14: 180a 1883889i bk15: 188a 1883690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00420018
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1884920 n_nop=1881495 n_act=271 n_pre=255 n_req=877 n_rd=2696 n_write=203 bw_util=0.003076
n_activity=15637 dram_eff=0.3708
bk0: 136a 1884123i bk1: 152a 1883826i bk2: 132a 1884229i bk3: 132a 1884113i bk4: 192a 1883603i bk5: 200a 1883488i bk6: 192a 1883539i bk7: 168a 1883497i bk8: 160a 1883594i bk9: 176a 1883571i bk10: 196a 1883578i bk11: 160a 1883608i bk12: 160a 1884019i bk13: 176a 1883721i bk14: 180a 1883931i bk15: 184a 1883725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00592174
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1884920 n_nop=1881443 n_act=272 n_pre=256 n_req=882 n_rd=2756 n_write=193 bw_util=0.003129
n_activity=15873 dram_eff=0.3716
bk0: 136a 1884300i bk1: 140a 1884048i bk2: 140a 1884030i bk3: 144a 1883845i bk4: 208a 1883448i bk5: 188a 1883716i bk6: 216a 1883325i bk7: 200a 1883523i bk8: 168a 1883731i bk9: 160a 1883680i bk10: 184a 1883488i bk11: 192a 1883500i bk12: 152a 1883726i bk13: 148a 1883941i bk14: 208a 1883669i bk15: 172a 1883692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00454873
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1884920 n_nop=1881460 n_act=273 n_pre=257 n_req=878 n_rd=2736 n_write=194 bw_util=0.003109
n_activity=15221 dram_eff=0.385
bk0: 168a 1883802i bk1: 124a 1883998i bk2: 124a 1884130i bk3: 152a 1883913i bk4: 196a 1883556i bk5: 180a 1883601i bk6: 196a 1883597i bk7: 192a 1883351i bk8: 152a 1883840i bk9: 188a 1883550i bk10: 172a 1883486i bk11: 184a 1883361i bk12: 180a 1883458i bk13: 164a 1883797i bk14: 176a 1883879i bk15: 188a 1883723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00552066
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1884920 n_nop=1881263 n_act=312 n_pre=296 n_req=916 n_rd=2844 n_write=205 bw_util=0.003235
n_activity=17140 dram_eff=0.3558
bk0: 132a 1884103i bk1: 152a 1883832i bk2: 120a 1884179i bk3: 152a 1883910i bk4: 208a 1883551i bk5: 208a 1883379i bk6: 228a 1883392i bk7: 184a 1883530i bk8: 204a 1883603i bk9: 216a 1883401i bk10: 172a 1883567i bk11: 172a 1883412i bk12: 168a 1883832i bk13: 156a 1883851i bk14: 192a 1883853i bk15: 180a 1883781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0061244
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1884920 n_nop=1881404 n_act=271 n_pre=255 n_req=893 n_rd=2796 n_write=194 bw_util=0.003173
n_activity=15907 dram_eff=0.3759
bk0: 144a 1884010i bk1: 160a 1883854i bk2: 136a 1884045i bk3: 116a 1883956i bk4: 212a 1883236i bk5: 208a 1883445i bk6: 188a 1883318i bk7: 196a 1883143i bk8: 172a 1883368i bk9: 156a 1883623i bk10: 188a 1883357i bk11: 196a 1883405i bk12: 164a 1883857i bk13: 172a 1883781i bk14: 188a 1883793i bk15: 200a 1883463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00819823
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1884920 n_nop=1881423 n_act=276 n_pre=260 n_req=894 n_rd=2756 n_write=205 bw_util=0.003142
n_activity=15749 dram_eff=0.376
bk0: 152a 1884090i bk1: 148a 1883977i bk2: 140a 1884021i bk3: 124a 1884011i bk4: 212a 1883397i bk5: 176a 1883827i bk6: 208a 1883574i bk7: 208a 1883443i bk8: 180a 1883677i bk9: 168a 1883777i bk10: 204a 1883620i bk11: 160a 1883795i bk12: 148a 1883848i bk13: 156a 1883852i bk14: 192a 1883689i bk15: 180a 1883692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00466492
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1884920 n_nop=1881539 n_act=259 n_pre=243 n_req=869 n_rd=2680 n_write=199 bw_util=0.003055
n_activity=15595 dram_eff=0.3692
bk0: 124a 1884197i bk1: 140a 1884142i bk2: 144a 1884072i bk3: 152a 1884056i bk4: 204a 1883587i bk5: 208a 1883567i bk6: 168a 1883910i bk7: 172a 1883670i bk8: 180a 1883689i bk9: 140a 1883807i bk10: 144a 1883733i bk11: 160a 1883825i bk12: 192a 1883795i bk13: 192a 1883717i bk14: 184a 1883958i bk15: 176a 1883869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00470418
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1884920 n_nop=1881576 n_act=268 n_pre=252 n_req=853 n_rd=2628 n_write=196 bw_util=0.002996
n_activity=15148 dram_eff=0.3729
bk0: 108a 1884272i bk1: 120a 1884181i bk2: 124a 1884321i bk3: 156a 1883948i bk4: 212a 1883540i bk5: 200a 1883657i bk6: 176a 1883731i bk7: 188a 1883472i bk8: 140a 1883957i bk9: 176a 1883832i bk10: 168a 1883562i bk11: 188a 1883493i bk12: 156a 1883738i bk13: 188a 1883644i bk14: 156a 1884093i bk15: 172a 1883709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0044283

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5817, Miss = 360, Miss_rate = 0.062, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 341, Miss_rate = 0.060, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 352, Miss_rate = 0.061, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[3]: Access = 5617, Miss = 325, Miss_rate = 0.058, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 5684, Miss = 350, Miss_rate = 0.062, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 5841, Miss = 363, Miss_rate = 0.062, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 5803, Miss = 337, Miss_rate = 0.058, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[7]: Access = 5351, Miss = 337, Miss_rate = 0.063, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 5656, Miss = 353, Miss_rate = 0.062, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[9]: Access = 5657, Miss = 336, Miss_rate = 0.059, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[10]: Access = 5772, Miss = 341, Miss_rate = 0.059, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[11]: Access = 5607, Miss = 343, Miss_rate = 0.061, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[12]: Access = 5719, Miss = 356, Miss_rate = 0.062, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[13]: Access = 5694, Miss = 355, Miss_rate = 0.062, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[14]: Access = 5534, Miss = 348, Miss_rate = 0.063, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 5890, Miss = 351, Miss_rate = 0.060, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[16]: Access = 9417, Miss = 359, Miss_rate = 0.038, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[17]: Access = 5511, Miss = 330, Miss_rate = 0.060, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 5664, Miss = 335, Miss_rate = 0.059, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[19]: Access = 5605, Miss = 335, Miss_rate = 0.060, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[20]: Access = 5165, Miss = 310, Miss_rate = 0.060, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 5822, Miss = 347, Miss_rate = 0.060, Pending_hits = 150, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3313
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3043
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39242
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.6042
	minimum = 6
	maximum = 673
Network latency average = 35.6753
	minimum = 6
	maximum = 338
Slowest packet = 238831
Flit latency average = 44.2763
	minimum = 6
	maximum = 337
Slowest flit = 371551
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00546035
	minimum = 0.00424241 (at node 0)
	maximum = 0.0322745 (at node 44)
Accepted packet rate average = 0.00546035
	minimum = 0.00424241 (at node 0)
	maximum = 0.0322745 (at node 44)
Injected flit rate average = 0.00819053
	minimum = 0.00610853 (at node 36)
	maximum = 0.0335634 (at node 44)
Accepted flit rate average= 0.00819053
	minimum = 0.00510163 (at node 0)
	maximum = 0.0632602 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.6872 (10 samples)
	minimum = 6 (10 samples)
	maximum = 197.8 (10 samples)
Network latency average = 16.3819 (10 samples)
	minimum = 6 (10 samples)
	maximum = 126.1 (10 samples)
Flit latency average = 17.6706 (10 samples)
	minimum = 6 (10 samples)
	maximum = 125.5 (10 samples)
Fragmentation average = 1.91e-06 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.1 (10 samples)
Injected packet rate average = 0.0159386 (10 samples)
	minimum = 0.0116205 (10 samples)
	maximum = 0.0519031 (10 samples)
Accepted packet rate average = 0.0159386 (10 samples)
	minimum = 0.0116205 (10 samples)
	maximum = 0.0519031 (10 samples)
Injected flit rate average = 0.0240234 (10 samples)
	minimum = 0.0147218 (10 samples)
	maximum = 0.0667701 (10 samples)
Accepted flit rate average = 0.0240234 (10 samples)
	minimum = 0.0173018 (10 samples)
	maximum = 0.0938983 (10 samples)
Injected packet size average = 1.50725 (10 samples)
Accepted packet size average = 1.50725 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 31 sec (1351 sec)
gpgpu_simulation_rate = 9079 (inst/sec)
gpgpu_simulation_rate = 2412 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 775726
gpu_sim_insn = 2703696
gpu_ipc =       3.4854
gpu_tot_sim_cycle = 4262395
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       3.5121
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 63092
gpu_stall_icnt2sh    = 269415
partiton_reqs_in_parallel = 17003351
partiton_reqs_in_parallel_total    = 22332235
partiton_level_parallism =      21.9193
partiton_level_parallism_total  =       9.2285
partiton_reqs_in_parallel_util = 17003351
partiton_reqs_in_parallel_util_total    = 22332235
gpu_sim_cycle_parition_util = 775665
gpu_tot_sim_cycle_parition_util    = 1015123
partiton_level_parallism_util =      21.9210
partiton_level_parallism_util_total  =      21.9655
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =      36.7580 GB/Sec
L2_BW_total  =       9.5419 GB/Sec
gpu_total_sim_rate=5142

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0085
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 642003
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
996, 560, 851, 770, 548, 586, 1005, 717, 1213, 575, 315, 811, 931, 868, 638, 798, 944, 704, 1119, 1019, 639, 869, 1252, 1093, 935, 809, 956, 1005, 1003, 910, 963, 1024, 1105, 833, 884, 926, 815, 1167, 769, 1274, 676, 607, 844, 544, 726, 741, 555, 548, 860, 661, 506, 454, 453, 915, 690, 509, 692, 625, 572, 364, 457, 711, 830, 752, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 495556
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 487631
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3039
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:498593	W0_Idle:11643678	W0_Scoreboard:55096231	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 509 
maxdqlatency = 0 
maxmflatency = 587514 
averagemflatency = 4122 
max_icnt2mem_latency = 587256 
max_icnt2sh_latency = 4262026 
mrq_lat_table:13354 	274 	420 	1248 	788 	774 	800 	694 	228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	388948 	25999 	2485 	98 	653 	750 	2012 	1303 	1082 	1502 	1305 	2091 	701 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	278360 	34125 	44595 	17567 	28345 	12801 	1532 	337 	35 	659 	750 	2025 	1289 	1076 	1503 	1308 	2087 	701 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	189923 	52025 	43824 	4095 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	127570 	5394 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2299 	26 	5 	24 	57 	104 	166 	156 	103 	39 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11        17        18        18        22        14        22        20        14        18        14        14 
dram[1]:        16        16        17        16        14         9        10        13        10        28        14        14        14        22        14        14 
dram[2]:        16        16        16        16        18        10        20        13        10        21        16        17        22        18        14        16 
dram[3]:        16        16        16        17        12        11        14        14        13        17        18        19        12        12        14        14 
dram[4]:        16        16        17        16        10        14        12        12        15        25        16        12        14        14        14        15 
dram[5]:        16        17        17        17        20        14         8        10        16        14        14        16        18        16        16        12 
dram[6]:        17        16        16        16        15        11        18        11        16        19        12        14         9        12        15        16 
dram[7]:        16        16        17        16        11         8        15        12        16        19        13        14        22        11        16        15 
dram[8]:        16        16        16        16        15        13        15        10        10        14        14        17        12        14        16        16 
dram[9]:        16        16        16        16        19         8        15        12        16        21        14        18        21        12        15        16 
dram[10]:        16        16        16        16        11        10        16        12        16        18        17        15        14        14        16        15 
maximum service time to same row:
dram[0]:    197973    176561    156295    237563    307816    227179    190967    125043    338112    197976    253955    237743    260514    200600    229245    132857 
dram[1]:    104208    169330    244862    218814    174523    299575    189030    192581    169270    257906    184960    308572    231826    268308    135462    334996 
dram[2]:    200364    224030    200655    220288    278767    207366    174536    149892    188667    302187    197979    143260    190187    260502    269584    211006 
dram[3]:    174947    127639    152977    135451    208813    279174    211468    174528    231850    235897    184966    174546    265708    260508    249276    211007 
dram[4]:    138063    181057    119830    251927    306141    309501    187561    181335    207523    187557    179749    174534    190172    297263    218823    176773 
dram[5]:    170168    104198    189978    234911    392066    211004    269519    155743    195369    229248    208402    286548    260499    283850    263928    168865 
dram[6]:    145878    184351    140909    158906    244882    273561    174533    146647    203191    229089    208222    122449    238640    259722    128806    135476 
dram[7]:    175776    130247    192778    190179    515839    244876    291759    229238    187570    200585    231837    129470    260509    260518    151532    157598 
dram[8]:    146820    163098    244871    286546    255287    360883    295798    187554    204028    283943    311136    256719    265717    260499    148916    182345 
dram[9]:    211836    219639    265237    150789    197978    363364    177137    188017    340669    195371    196020    190409    260513    268324    146649    227217 
dram[10]:    132860    176560    110260    171258    362012    362227    143273    214941    291179    200587    184961    213611    265512    265720    260490    177140 
average row accesses per activate:
dram[0]:  2.612903  2.437500  2.750000  3.714286  3.088235  3.294118  2.975000  2.875000  3.075000  2.888889  2.795455  3.289474  3.189189  3.600000  3.147059  2.805556 
dram[1]:  2.666667  2.437500  2.700000  2.272727  3.026316  2.525000  2.613636  2.780488  2.840909  3.184211  3.170732  2.947368  3.468750  3.138889  2.702703  3.400000 
dram[2]:  2.468750  2.642857  2.923077  2.500000  3.029412  2.948718  2.853658  2.574468  2.829268  3.781250  2.904762  2.738095  3.083333  2.790698  2.914286  3.187500 
dram[3]:  2.551724  2.516129  2.750000  2.580645  3.054054  3.171429  2.853658  2.842105  3.323529  3.189189  3.179487  3.050000  3.162162  2.692308  2.968750  3.000000 
dram[4]:  2.363636  2.342857  2.625000  2.580645  3.257143  3.085714  2.974359  2.608696  2.906977  2.951220  3.075000  2.595745  2.918919  3.171429  3.027778  2.702703 
dram[5]:  2.531250  2.533333  3.000000  2.500000  3.580645  3.606061  2.340000  2.604167  2.636364  2.750000  2.883721  3.131579  2.756098  3.500000  2.810811  3.029412 
dram[6]:  2.724138  2.264706  2.483871  2.655172  2.780488  3.027027  2.680851  2.772727  2.951220  2.906977  2.521739  2.595745  2.900000  3.055556  2.861111  2.828571 
dram[7]:  2.620690  2.468750  2.785714  2.678571  3.166667  2.923077  2.479167  2.265306  3.050000  3.838710  2.953488  3.095238  3.297297  3.166667  3.451613  2.868421 
dram[8]:  3.041667  2.171429  2.323529  2.633333  2.853658  3.500000  2.928571  2.690476  2.951220  3.444444  3.184211  3.371428  2.822222  3.411765  3.058824  3.354839 
dram[9]:  2.700000  2.689655  2.323529  2.285714  2.871795  2.971429  3.055556  2.595745  2.837209  3.514286  2.580000  3.025000  3.484848  3.216216  3.272727  3.176471 
dram[10]:  2.500000  2.354839  2.592592  2.393939  3.228571  2.945946  2.707317  2.347826  3.566667  3.277778  2.926829  2.760870  3.135135  2.565217  3.218750  2.536585 
average row locality = 18580/6444 = 2.883302
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        81        78        77        78        89        95       103        98       107       114       105       109       101        92        93        87 
dram[1]:        80        78        80        75        99        84        99        97       109       105       112        96        95        97        87        89 
dram[2]:        79        74        76        75        87        96        99       103       100       103       104        98        94       104        87        89 
dram[3]:        74        78        77        79        88        93       100        92        96       100       108       105       101        89        82        89 
dram[4]:        78        82        83        80        97        92       100       104       108       103       106       106        92        95        96        86 
dram[5]:        81        75        80        79        95       100       100       109       100       105       107       102        97        96        91        90 
dram[6]:        78        77        77        77        93        90       110       104       104       107        99       105       100        93        90        86 
dram[7]:        76        79        77        75        97        98       102        95       106       102       109       114       105        97        94        96 
dram[8]:        73        76        79        79        98        95       104        97       105       107       105       101       103        98        91        91 
dram[9]:        81        78        79        80        94        87        92       106       104       105       112       103        98       103        93        95 
dram[10]:        75        73        70        79        96        89        95        92        91       102       102       108        99       101        90        91 
total reads: 16400
bank skew: 114/70 = 1.63
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        16        17        16        17        16        16        18        16        17        16        14        14 
dram[1]:         0         0         1         0        16        17        16        17        16        16        18        16        16        16        13        13 
dram[2]:         0         0         0         0        16        19        18        18        16        18        18        17        17        16        15        13 
dram[3]:         0         0         0         1        25        18        17        16        17        18        16        17        16        16        13        13 
dram[4]:         0         0         1         0        17        16        16        16        17        18        17        16        16        16        13        14 
dram[5]:         0         1         1         1        16        19        17        16        16        16        17        17        16        16        13        13 
dram[6]:         1         0         0         0        21        22        16        18        17        18        17        17        16        17        13        13 
dram[7]:         0         0         1         0        17        16        17        16        16        17        18        16        17        17        13        13 
dram[8]:         0         0         0         0        19        17        19        16        16        17        16        17        24        18        13        13 
dram[9]:         0         0         0         0        18        17        18        16        18        18        17        18        17        16        15        13 
dram[10]:         0         0         0         0        17        20        16        16        16        16        18        19        17        17        13        13 
total reads: 2180
min_bank_accesses = 0!
chip skew: 206/191 = 1.08
average mf latency per bank:
dram[0]:     121934    117689    120216    113343     59374     69330     98099     89258    197513    168503     94554     80193     82677     61757     86482     88038
dram[1]:     104497    112169     97457     74043     80260     52391     78363     52931    271509    230351     74597     64472     72229     77171     86434    118933
dram[2]:      96533    107591     97794     90103     70567     63460     86956     99300    134017    209076     71621     64335     64120     83754    106387    113667
dram[3]:     113789    110348     89398    122995     75004     69459     75014     66198    200518    194585     75581     74142     60560     59495     94841    105883
dram[4]:     102071    104067    113481    114623     86054     64525     83652     71141    112366    108432     75471     67966     50827     69511    103884     97332
dram[5]:     105146    111370     83377    103935     82601     65946     82823     90952    111495    146459     74696     64015     69547     59217    118112     95623
dram[6]:     118335     95972    121850    126942     68445     90360    112703     98133    100416    155205     73315     76487     78990     57805     96779    115807
dram[7]:     118914    101005     83507    102199     91806     97431     71264     55025    105620    134454     79330     83338     62792     70611     93283     98019
dram[8]:      97588    117556    103397    111936     51104     54897     82218     61255    112257    112048     74435     88568     66408     73098    107990    112282
dram[9]:     130178    112130     91668    110398     51983     62007     76158     76492     69030    124957     89158     66717     77413     76254    102407    100068
dram[10]:     118631    119759    101117    124807     65843     59419     85191     77839    235603    182293     73364     82818     75864     78410     89695     93942
maximum mf latency per bank:
dram[0]:     509171    509183    586827    587384    569176    569184    566581    576947    584418    584446    563987    578609    550214    551011    573749    574173
dram[1]:     509368    509373    585197    558785    569050    569179    576757    522314    584500    581926    578619    561350    551012    551012    573862    571767
dram[2]:     509369    509386    587513    587514    555973    556015    576866    576850    583233    583990    563952    579524    412893    532807    574199    574358
dram[3]:     509370    509385    584297    587044    556129    495917    576851    576828    584368    584369    579536    563765    550891    550025    574200    574200
dram[4]:     462517    509196    587302    587460    556137    556130    576941    538010    583993    582326    579525    563784    526699    550154    574212    574360
dram[5]:     462389    509196    587069    587388    556130    556137    576942    576958    579274    581851    563785    470327    550156    532509    540618    571757
dram[6]:     509268    431264    587390    587169    496048    556031    576952    576954    584240    583775    563785    561352    550974    550974    574146    574159
dram[7]:     436235    417904    587171    587153    555912    556032    576768    566576    583750    583240    563955    563494    527519    550995    570912    574349
dram[8]:     436350    509270    587412    587074    496194    556141    576769    566426    583962    582569    563627    563627    550978    550339    574349    574367
dram[9]:     509271    509169    586826    586826    556161    556165    566426    566431    575265    581742    563986    561161    550340    532302    570899    570912
dram[10]:     509170    509171    585328    586827    556140    556167    566430    576945    583641    584421    561369    578607    532695    532711    574356    574166
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3325328 n_nop=3317993 n_act=565 n_pre=549 n_req=1700 n_rd=6028 n_write=193 bw_util=0.003742
n_activity=29647 dram_eff=0.4197
bk0: 324a 3322364i bk1: 312a 3322456i bk2: 308a 3322954i bk3: 312a 3322818i bk4: 356a 3322218i bk5: 380a 3322110i bk6: 412a 3322277i bk7: 392a 3322218i bk8: 428a 3321988i bk9: 456a 3321540i bk10: 420a 3322027i bk11: 436a 3322276i bk12: 404a 3322950i bk13: 368a 3322665i bk14: 372a 3322685i bk15: 348a 3322356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0142518
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3325328 n_nop=3318057 n_act=584 n_pre=568 n_req=1673 n_rd=5928 n_write=191 bw_util=0.00368
n_activity=29870 dram_eff=0.4097
bk0: 320a 3322241i bk1: 312a 3321978i bk2: 320a 3322810i bk3: 300a 3322528i bk4: 396a 3322397i bk5: 336a 3322160i bk6: 396a 3322110i bk7: 388a 3322045i bk8: 436a 3322363i bk9: 420a 3321835i bk10: 448a 3321901i bk11: 384a 3321970i bk12: 380a 3322646i bk13: 388a 3322222i bk14: 348a 3322055i bk15: 356a 3322519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0158607
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3325328 n_nop=3318111 n_act=580 n_pre=564 n_req=1669 n_rd=5872 n_write=201 bw_util=0.003653
n_activity=30514 dram_eff=0.398
bk0: 316a 3322391i bk1: 296a 3322850i bk2: 304a 3323077i bk3: 300a 3322910i bk4: 348a 3322893i bk5: 384a 3322103i bk6: 396a 3321957i bk7: 412a 3322185i bk8: 400a 3321985i bk9: 412a 3322194i bk10: 416a 3322209i bk11: 392a 3322021i bk12: 376a 3322505i bk13: 416a 3321904i bk14: 348a 3322416i bk15: 356a 3322332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0144067
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3325328 n_nop=3318213 n_act=562 n_pre=546 n_req=1654 n_rd=5804 n_write=203 bw_util=0.003613
n_activity=29800 dram_eff=0.4032
bk0: 296a 3322234i bk1: 312a 3321696i bk2: 308a 3322286i bk3: 316a 3322497i bk4: 352a 3321957i bk5: 372a 3321689i bk6: 400a 3322367i bk7: 368a 3321803i bk8: 384a 3321917i bk9: 400a 3321628i bk10: 432a 3322076i bk11: 420a 3321642i bk12: 404a 3321910i bk13: 356a 3321943i bk14: 328a 3322629i bk15: 356a 3321894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.023472
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3325328 n_nop=3317915 n_act=602 n_pre=586 n_req=1701 n_rd=6032 n_write=193 bw_util=0.003744
n_activity=30927 dram_eff=0.4026
bk0: 312a 3322379i bk1: 328a 3321730i bk2: 332a 3322125i bk3: 320a 3322152i bk4: 388a 3321740i bk5: 368a 3322081i bk6: 400a 3321729i bk7: 416a 3321794i bk8: 432a 3321402i bk9: 412a 3321397i bk10: 424a 3321722i bk11: 424a 3321692i bk12: 368a 3322269i bk13: 380a 3321979i bk14: 384a 3321848i bk15: 344a 3322026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.0216875
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3325328 n_nop=3317929 n_act=596 n_pre=580 n_req=1702 n_rd=6028 n_write=195 bw_util=0.003743
n_activity=30537 dram_eff=0.4076
bk0: 324a 3322215i bk1: 300a 3322159i bk2: 320a 3322700i bk3: 316a 3322538i bk4: 380a 3322143i bk5: 400a 3322076i bk6: 400a 3322057i bk7: 436a 3321843i bk8: 400a 3321955i bk9: 420a 3321905i bk10: 428a 3322095i bk11: 408a 3321913i bk12: 388a 3322211i bk13: 384a 3322228i bk14: 364a 3322484i bk15: 360a 3322151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0157675
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3325328 n_nop=3317946 n_act=616 n_pre=600 n_req=1696 n_rd=5960 n_write=206 bw_util=0.003709
n_activity=31528 dram_eff=0.3911
bk0: 312a 3322374i bk1: 308a 3322073i bk2: 308a 3322561i bk3: 308a 3322379i bk4: 372a 3321982i bk5: 360a 3322257i bk6: 440a 3321903i bk7: 416a 3322083i bk8: 416a 3322322i bk9: 428a 3321953i bk10: 396a 3322281i bk11: 420a 3321970i bk12: 400a 3322448i bk13: 372a 3322428i bk14: 360a 3322463i bk15: 344a 3322131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0185359
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3325328 n_nop=3317888 n_act=587 n_pre=571 n_req=1716 n_rd=6088 n_write=194 bw_util=0.003778
n_activity=30591 dram_eff=0.4107
bk0: 304a 3322155i bk1: 316a 3321910i bk2: 308a 3322635i bk3: 300a 3322032i bk4: 388a 3321616i bk5: 392a 3321729i bk6: 408a 3321869i bk7: 380a 3321672i bk8: 424a 3321324i bk9: 408a 3321674i bk10: 436a 3321639i bk11: 456a 3321755i bk12: 420a 3322238i bk13: 388a 3322228i bk14: 376a 3322615i bk15: 384a 3321689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0201598
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3325328 n_nop=3317983 n_act=574 n_pre=558 n_req=1707 n_rd=6008 n_write=205 bw_util=0.003737
n_activity=30404 dram_eff=0.4087
bk0: 292a 3323144i bk1: 304a 3322714i bk2: 316a 3322864i bk3: 316a 3322706i bk4: 392a 3322443i bk5: 380a 3322504i bk6: 416a 3322125i bk7: 388a 3322530i bk8: 420a 3322052i bk9: 428a 3321866i bk10: 420a 3322398i bk11: 404a 3322519i bk12: 412a 3322370i bk13: 392a 3322538i bk14: 364a 3322456i bk15: 364a 3322719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0122325
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3325328 n_nop=3317923 n_act=590 n_pre=574 n_req=1711 n_rd=6040 n_write=201 bw_util=0.003754
n_activity=31134 dram_eff=0.4009
bk0: 324a 3322290i bk1: 312a 3322112i bk2: 316a 3322123i bk3: 320a 3322226i bk4: 376a 3321933i bk5: 348a 3322501i bk6: 368a 3322418i bk7: 424a 3321639i bk8: 416a 3321678i bk9: 420a 3321731i bk10: 448a 3321816i bk11: 412a 3321899i bk12: 392a 3322777i bk13: 412a 3322360i bk14: 372a 3323005i bk15: 380a 3322344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0164615
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3325328 n_nop=3318156 n_act=589 n_pre=573 n_req=1651 n_rd=5812 n_write=198 bw_util=0.003615
n_activity=30024 dram_eff=0.4003
bk0: 300a 3322839i bk1: 292a 3322624i bk2: 280a 3323099i bk3: 316a 3322668i bk4: 384a 3322352i bk5: 356a 3322158i bk6: 380a 3322072i bk7: 368a 3322345i bk8: 364a 3322343i bk9: 408a 3321906i bk10: 408a 3321537i bk11: 432a 3321649i bk12: 396a 3322736i bk13: 404a 3322301i bk14: 360a 3322727i bk15: 364a 3322305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0161127

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19668, Miss = 756, Miss_rate = 0.038, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[1]: Access = 19372, Miss = 751, Miss_rate = 0.039, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 19515, Miss = 761, Miss_rate = 0.039, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 19301, Miss = 721, Miss_rate = 0.037, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[4]: Access = 19271, Miss = 726, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[5]: Access = 19838, Miss = 742, Miss_rate = 0.037, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[6]: Access = 19202, Miss = 726, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[7]: Access = 19029, Miss = 725, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[8]: Access = 19301, Miss = 760, Miss_rate = 0.039, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[9]: Access = 19247, Miss = 748, Miss_rate = 0.039, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[10]: Access = 19394, Miss = 751, Miss_rate = 0.039, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[11]: Access = 19463, Miss = 756, Miss_rate = 0.039, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[12]: Access = 19382, Miss = 751, Miss_rate = 0.039, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[13]: Access = 19259, Miss = 739, Miss_rate = 0.038, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[14]: Access = 19176, Miss = 766, Miss_rate = 0.040, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[15]: Access = 19527, Miss = 756, Miss_rate = 0.039, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[16]: Access = 23190, Miss = 758, Miss_rate = 0.033, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[17]: Access = 19329, Miss = 744, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[18]: Access = 19191, Miss = 753, Miss_rate = 0.039, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[19]: Access = 19411, Miss = 757, Miss_rate = 0.039, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[20]: Access = 18764, Miss = 718, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[21]: Access = 19267, Miss = 735, Miss_rate = 0.038, Pending_hits = 152, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3449
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3177
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.6001
	minimum = 6
	maximum = 852
Network latency average = 17.2081
	minimum = 6
	maximum = 793
Slowest packet = 270273
Flit latency average = 15.2966
	minimum = 6
	maximum = 793
Slowest flit = 421312
Fragmentation average = 0.0207623
	minimum = 0
	maximum = 396
Injected packet rate average = 0.00775618
	minimum = 0.00557736 (at node 23)
	maximum = 0.00902188 (at node 33)
Accepted packet rate average = 0.00775618
	minimum = 0.00557736 (at node 23)
	maximum = 0.00902188 (at node 33)
Injected flit rate average = 0.0132671
	minimum = 0.00737568 (at node 23)
	maximum = 0.0192691 (at node 33)
Accepted flit rate average= 0.0132671
	minimum = 0.0114725 (at node 34)
	maximum = 0.0188746 (at node 27)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.7702 (11 samples)
	minimum = 6 (11 samples)
	maximum = 257.273 (11 samples)
Network latency average = 16.457 (11 samples)
	minimum = 6 (11 samples)
	maximum = 186.727 (11 samples)
Flit latency average = 17.4548 (11 samples)
	minimum = 6 (11 samples)
	maximum = 186.182 (11 samples)
Fragmentation average = 0.00188922 (11 samples)
	minimum = 0 (11 samples)
	maximum = 36.0909 (11 samples)
Injected packet rate average = 0.0151947 (11 samples)
	minimum = 0.0110711 (11 samples)
	maximum = 0.0480048 (11 samples)
Accepted packet rate average = 0.0151947 (11 samples)
	minimum = 0.0110711 (11 samples)
	maximum = 0.0480048 (11 samples)
Injected flit rate average = 0.0230455 (11 samples)
	minimum = 0.014054 (11 samples)
	maximum = 0.0624518 (11 samples)
Accepted flit rate average = 0.0230455 (11 samples)
	minimum = 0.0167719 (11 samples)
	maximum = 0.0870779 (11 samples)
Injected packet size average = 1.51668 (11 samples)
Accepted packet size average = 1.51668 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 48 min, 31 sec (2911 sec)
gpgpu_simulation_rate = 5142 (inst/sec)
gpgpu_simulation_rate = 1464 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 37239
gpu_sim_insn = 1431682
gpu_ipc =      38.4458
gpu_tot_sim_cycle = 4521784
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       3.6272
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 63092
gpu_stall_icnt2sh    = 269417
partiton_reqs_in_parallel = 819258
partiton_reqs_in_parallel_total    = 39335586
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.8803
partiton_reqs_in_parallel_util = 819258
partiton_reqs_in_parallel_util_total    = 39335586
gpu_sim_cycle_parition_util = 37239
gpu_tot_sim_cycle_parition_util    = 1790788
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9662
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =      26.0638 GB/Sec
L2_BW_total  =       9.2092 GB/Sec
gpu_total_sim_rate=5522

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0081
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672723
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1032, 596, 887, 806, 584, 622, 1041, 753, 1249, 611, 351, 847, 967, 904, 674, 834, 980, 740, 1155, 1055, 675, 905, 1288, 1129, 971, 845, 992, 1041, 1039, 946, 999, 1060, 1141, 869, 920, 962, 851, 1203, 805, 1310, 712, 643, 880, 580, 762, 777, 591, 584, 896, 697, 542, 490, 489, 951, 726, 545, 728, 661, 608, 400, 493, 747, 866, 788, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 560667
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 552456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3325
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:596630	W0_Idle:13277798	W0_Scoreboard:55112654	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 509 
maxdqlatency = 0 
maxmflatency = 587514 
averagemflatency = 4097 
max_icnt2mem_latency = 587256 
max_icnt2sh_latency = 4521783 
mrq_lat_table:13354 	274 	420 	1248 	788 	774 	800 	694 	228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	396113 	27282 	2512 	135 	767 	956 	2396 	2127 	1282 	1502 	1305 	2091 	701 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	280566 	34622 	44773 	18258 	31664 	14352 	1540 	368 	66 	776 	953 	2409 	2113 	1276 	1503 	1308 	2087 	701 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	191666 	52330 	43824 	4095 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	127570 	13586 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2309 	27 	5 	24 	57 	106 	169 	164 	103 	39 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11        17        18        18        22        14        22        20        14        18        14        14 
dram[1]:        16        16        17        16        14         9        10        13        10        28        14        14        14        22        14        14 
dram[2]:        16        16        16        16        18        10        20        13        10        21        16        17        22        18        14        16 
dram[3]:        16        16        16        17        12        11        14        14        13        17        18        19        12        12        14        14 
dram[4]:        16        16        17        16        10        14        12        12        15        25        16        12        14        14        14        15 
dram[5]:        16        17        17        17        20        14         8        10        16        14        14        16        18        16        16        12 
dram[6]:        17        16        16        16        15        11        18        11        16        19        12        14         9        12        15        16 
dram[7]:        16        16        17        16        11         8        15        12        16        19        13        14        22        11        16        15 
dram[8]:        16        16        16        16        15        13        15        10        10        14        14        17        12        14        16        16 
dram[9]:        16        16        16        16        19         8        15        12        16        21        14        18        21        12        15        16 
dram[10]:        16        16        16        16        11        10        16        12        16        18        17        15        14        14        16        15 
maximum service time to same row:
dram[0]:    197973    176561    156295    237563    307816    227179    190967    125043    338112    197976    253955    237743    260514    200600    229245    132857 
dram[1]:    104208    169330    244862    218814    174523    299575    189030    192581    169270    257906    184960    308572    231826    268308    135462    334996 
dram[2]:    200364    224030    200655    220288    278767    207366    174536    149892    188667    302187    197979    143260    190187    260502    269584    211006 
dram[3]:    174947    127639    152977    135451    208813    279174    211468    174528    231850    235897    184966    174546    265708    260508    249276    211007 
dram[4]:    138063    181057    119830    251927    306141    309501    187561    181335    207523    187557    179749    174534    190172    297263    218823    176773 
dram[5]:    170168    104198    189978    234911    392066    211004    269519    155743    195369    229248    208402    286548    260499    283850    263928    168865 
dram[6]:    145878    184351    140909    158906    244882    273561    174533    146647    203191    229089    208222    122449    238640    259722    128806    135476 
dram[7]:    175776    130247    192778    190179    515839    244876    291759    229238    187570    200585    231837    129470    260509    260518    151532    157598 
dram[8]:    146820    163098    244871    286546    255287    360883    295798    187554    204028    283943    311136    256719    265717    260499    148916    182345 
dram[9]:    211836    219639    265237    150789    197978    363364    177137    188017    340669    195371    196020    190409    260513    268324    146649    227217 
dram[10]:    132860    176560    110260    171258    362012    362227    143273    214941    291179    200587    184961    213611    265512    265720    260490    177140 
average row accesses per activate:
dram[0]:  2.612903  2.437500  2.750000  3.714286  3.088235  3.294118  2.975000  2.875000  3.075000  2.888889  2.795455  3.289474  3.189189  3.600000  3.147059  2.805556 
dram[1]:  2.666667  2.437500  2.700000  2.272727  3.026316  2.525000  2.613636  2.780488  2.840909  3.184211  3.170732  2.947368  3.468750  3.138889  2.702703  3.400000 
dram[2]:  2.468750  2.642857  2.923077  2.500000  3.029412  2.948718  2.853658  2.574468  2.829268  3.781250  2.904762  2.738095  3.083333  2.790698  2.914286  3.187500 
dram[3]:  2.551724  2.516129  2.750000  2.580645  3.054054  3.171429  2.853658  2.842105  3.323529  3.189189  3.179487  3.050000  3.162162  2.692308  2.968750  3.000000 
dram[4]:  2.363636  2.342857  2.625000  2.580645  3.257143  3.085714  2.974359  2.608696  2.906977  2.951220  3.075000  2.595745  2.918919  3.171429  3.027778  2.702703 
dram[5]:  2.531250  2.533333  3.000000  2.500000  3.580645  3.606061  2.340000  2.604167  2.636364  2.750000  2.883721  3.131579  2.756098  3.500000  2.810811  3.029412 
dram[6]:  2.724138  2.264706  2.483871  2.655172  2.780488  3.027027  2.680851  2.772727  2.951220  2.906977  2.521739  2.595745  2.900000  3.055556  2.861111  2.828571 
dram[7]:  2.620690  2.468750  2.785714  2.678571  3.166667  2.923077  2.479167  2.265306  3.050000  3.838710  2.953488  3.095238  3.297297  3.166667  3.451613  2.868421 
dram[8]:  3.041667  2.171429  2.323529  2.633333  2.853658  3.500000  2.928571  2.690476  2.951220  3.444444  3.184211  3.371428  2.822222  3.411765  3.058824  3.354839 
dram[9]:  2.700000  2.689655  2.323529  2.285714  2.871795  2.971429  3.055556  2.595745  2.837209  3.514286  2.580000  3.025000  3.484848  3.216216  3.272727  3.176471 
dram[10]:  2.500000  2.354839  2.592592  2.393939  3.228571  2.945946  2.707317  2.347826  3.566667  3.277778  2.926829  2.760870  3.135135  2.565217  3.218750  2.536585 
average row locality = 18580/6444 = 2.883302
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        81        78        77        78        89        95       103        98       107       114       105       109       101        92        93        87 
dram[1]:        80        78        80        75        99        84        99        97       109       105       112        96        95        97        87        89 
dram[2]:        79        74        76        75        87        96        99       103       100       103       104        98        94       104        87        89 
dram[3]:        74        78        77        79        88        93       100        92        96       100       108       105       101        89        82        89 
dram[4]:        78        82        83        80        97        92       100       104       108       103       106       106        92        95        96        86 
dram[5]:        81        75        80        79        95       100       100       109       100       105       107       102        97        96        91        90 
dram[6]:        78        77        77        77        93        90       110       104       104       107        99       105       100        93        90        86 
dram[7]:        76        79        77        75        97        98       102        95       106       102       109       114       105        97        94        96 
dram[8]:        73        76        79        79        98        95       104        97       105       107       105       101       103        98        91        91 
dram[9]:        81        78        79        80        94        87        92       106       104       105       112       103        98       103        93        95 
dram[10]:        75        73        70        79        96        89        95        92        91       102       102       108        99       101        90        91 
total reads: 16400
bank skew: 114/70 = 1.63
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        16        17        16        17        16        16        18        16        17        16        14        14 
dram[1]:         0         0         1         0        16        17        16        17        16        16        18        16        16        16        13        13 
dram[2]:         0         0         0         0        16        19        18        18        16        18        18        17        17        16        15        13 
dram[3]:         0         0         0         1        25        18        17        16        17        18        16        17        16        16        13        13 
dram[4]:         0         0         1         0        17        16        16        16        17        18        17        16        16        16        13        14 
dram[5]:         0         1         1         1        16        19        17        16        16        16        17        17        16        16        13        13 
dram[6]:         1         0         0         0        21        22        16        18        17        18        17        17        16        17        13        13 
dram[7]:         0         0         1         0        17        16        17        16        16        17        18        16        17        17        13        13 
dram[8]:         0         0         0         0        19        17        19        16        16        17        16        17        24        18        13        13 
dram[9]:         0         0         0         0        18        17        18        16        18        18        17        18        17        16        15        13 
dram[10]:         0         0         0         0        17        20        16        16        16        16        18        19        17        17        13        13 
total reads: 2180
min_bank_accesses = 0!
chip skew: 206/191 = 1.08
average mf latency per bank:
dram[0]:     130534    126589    120514    113638     59523     69479     98148     89312    197513    168503     94554     80193     82677     61757     93848     95739
dram[1]:     113200    121060     97740     74344     80391     52532     78414     52981    271509    230351     74597     64472     72229     77171     93873    126146
dram[2]:     105310    116952     98090     90411     70704     63582     87004     99347    134017    209076     71621     64335     64120     83754    113857    121031
dram[3]:     123153    119207     89688    123279     75131     69584     75059     66244    200518    194585     75581     74142     60560     59495    103264    113617
dram[4]:     111055    112604    113750    114910     86176     64662     83693     71183    112366    108432     75471     67966     50827     69511    111444    105446
dram[5]:     114095    120830     83681    104225     82726     66061     82864     90990    111495    146459     74696     64015     69547     59217    126432    103935
dram[6]:     127456    105310    122140    127230     68575     90487    112741     98174    100416    155205     73315     76487     78990     57805    105038    124310
dram[7]:     128414    110171     83795    102501     91928     97553     71302     55069    105620    134454     79330     83338     62792     70611    102262    106717
dram[8]:     107555    127076    103721    112245     51255     55049     82263     61302    112257    112048     74435     88568     70167     73098    116746    120929
dram[9]:     137794    120010     91955    110676     52117     62136     76203     76533     69030    124957     89158     66717     77413     76254    110371    107944
dram[10]:     126349    127652    101438    125094     65969     59552     85235     77884    235603    182293     73364     82818     75864     78410     98142    102182
maximum mf latency per bank:
dram[0]:     509171    509183    586827    587384    569176    569184    566581    576947    584418    584446    563987    578609    550214    551011    573749    574173
dram[1]:     509368    509373    585197    558785    569050    569179    576757    522314    584500    581926    578619    561350    551012    551012    573862    571767
dram[2]:     509369    509386    587513    587514    555973    556015    576866    576850    583233    583990    563952    579524    412893    532807    574199    574358
dram[3]:     509370    509385    584297    587044    556129    495917    576851    576828    584368    584369    579536    563765    550891    550025    574200    574200
dram[4]:     462517    509196    587302    587460    556137    556130    576941    538010    583993    582326    579525    563784    526699    550154    574212    574360
dram[5]:     462389    509196    587069    587388    556130    556137    576942    576958    579274    581851    563785    470327    550156    532509    540618    571757
dram[6]:     509268    431264    587390    587169    496048    556031    576952    576954    584240    583775    563785    561352    550974    550974    574146    574159
dram[7]:     436235    417904    587171    587153    555912    556032    576768    566576    583750    583240    563955    563494    527519    550995    570912    574349
dram[8]:     436350    509270    587412    587074    496194    556141    576769    566426    583962    582569    563627    563627    550978    550339    574349    574367
dram[9]:     509271    509169    586826    586826    556161    556165    566426    566431    575265    581742    563986    561161    550340    532302    570899    570912
dram[10]:     509170    509171    585328    586827    556140    556167    566430    576945    583641    584421    561369    578607    532695    532711    574356    574166
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3394474 n_nop=3387139 n_act=565 n_pre=549 n_req=1700 n_rd=6028 n_write=193 bw_util=0.003665
n_activity=29647 dram_eff=0.4197
bk0: 324a 3391510i bk1: 312a 3391602i bk2: 308a 3392100i bk3: 312a 3391964i bk4: 356a 3391364i bk5: 380a 3391256i bk6: 412a 3391423i bk7: 392a 3391364i bk8: 428a 3391134i bk9: 456a 3390686i bk10: 420a 3391173i bk11: 436a 3391422i bk12: 404a 3392096i bk13: 368a 3391811i bk14: 372a 3391831i bk15: 348a 3391502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0139615
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3394474 n_nop=3387203 n_act=584 n_pre=568 n_req=1673 n_rd=5928 n_write=191 bw_util=0.003605
n_activity=29870 dram_eff=0.4097
bk0: 320a 3391387i bk1: 312a 3391124i bk2: 320a 3391956i bk3: 300a 3391674i bk4: 396a 3391543i bk5: 336a 3391306i bk6: 396a 3391256i bk7: 388a 3391191i bk8: 436a 3391509i bk9: 420a 3390981i bk10: 448a 3391047i bk11: 384a 3391116i bk12: 380a 3391792i bk13: 388a 3391368i bk14: 348a 3391201i bk15: 356a 3391665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0155376
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3394474 n_nop=3387257 n_act=580 n_pre=564 n_req=1669 n_rd=5872 n_write=201 bw_util=0.003578
n_activity=30514 dram_eff=0.398
bk0: 316a 3391537i bk1: 296a 3391996i bk2: 304a 3392223i bk3: 300a 3392056i bk4: 348a 3392039i bk5: 384a 3391249i bk6: 396a 3391103i bk7: 412a 3391331i bk8: 400a 3391131i bk9: 412a 3391340i bk10: 416a 3391355i bk11: 392a 3391167i bk12: 376a 3391651i bk13: 416a 3391050i bk14: 348a 3391562i bk15: 356a 3391478i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0141132
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3394474 n_nop=3387359 n_act=562 n_pre=546 n_req=1654 n_rd=5804 n_write=203 bw_util=0.003539
n_activity=29800 dram_eff=0.4032
bk0: 296a 3391380i bk1: 312a 3390842i bk2: 308a 3391432i bk3: 316a 3391643i bk4: 352a 3391103i bk5: 372a 3390835i bk6: 400a 3391513i bk7: 368a 3390949i bk8: 384a 3391063i bk9: 400a 3390774i bk10: 432a 3391222i bk11: 420a 3390788i bk12: 404a 3391056i bk13: 356a 3391089i bk14: 328a 3391775i bk15: 356a 3391040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0229938
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3394474 n_nop=3387061 n_act=602 n_pre=586 n_req=1701 n_rd=6032 n_write=193 bw_util=0.003668
n_activity=30927 dram_eff=0.4026
bk0: 312a 3391525i bk1: 328a 3390876i bk2: 332a 3391271i bk3: 320a 3391298i bk4: 388a 3390886i bk5: 368a 3391227i bk6: 400a 3390875i bk7: 416a 3390940i bk8: 432a 3390548i bk9: 412a 3390543i bk10: 424a 3390868i bk11: 424a 3390838i bk12: 368a 3391415i bk13: 380a 3391125i bk14: 384a 3390994i bk15: 344a 3391172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.0212457
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3394474 n_nop=3387075 n_act=596 n_pre=580 n_req=1702 n_rd=6028 n_write=195 bw_util=0.003667
n_activity=30537 dram_eff=0.4076
bk0: 324a 3391361i bk1: 300a 3391305i bk2: 320a 3391846i bk3: 316a 3391684i bk4: 380a 3391289i bk5: 400a 3391222i bk6: 400a 3391203i bk7: 436a 3390989i bk8: 400a 3391101i bk9: 420a 3391051i bk10: 428a 3391241i bk11: 408a 3391059i bk12: 388a 3391357i bk13: 384a 3391374i bk14: 364a 3391630i bk15: 360a 3391297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0154463
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3394474 n_nop=3387092 n_act=616 n_pre=600 n_req=1696 n_rd=5960 n_write=206 bw_util=0.003633
n_activity=31528 dram_eff=0.3911
bk0: 312a 3391520i bk1: 308a 3391219i bk2: 308a 3391707i bk3: 308a 3391525i bk4: 372a 3391128i bk5: 360a 3391403i bk6: 440a 3391049i bk7: 416a 3391229i bk8: 416a 3391468i bk9: 428a 3391099i bk10: 396a 3391427i bk11: 420a 3391116i bk12: 400a 3391594i bk13: 372a 3391574i bk14: 360a 3391609i bk15: 344a 3391277i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0181583
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3394474 n_nop=3387034 n_act=587 n_pre=571 n_req=1716 n_rd=6088 n_write=194 bw_util=0.003701
n_activity=30591 dram_eff=0.4107
bk0: 304a 3391301i bk1: 316a 3391056i bk2: 308a 3391781i bk3: 300a 3391178i bk4: 388a 3390762i bk5: 392a 3390875i bk6: 408a 3391015i bk7: 380a 3390818i bk8: 424a 3390470i bk9: 408a 3390820i bk10: 436a 3390785i bk11: 456a 3390901i bk12: 420a 3391384i bk13: 388a 3391374i bk14: 376a 3391761i bk15: 384a 3390835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0197492
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3394474 n_nop=3387129 n_act=574 n_pre=558 n_req=1707 n_rd=6008 n_write=205 bw_util=0.003661
n_activity=30404 dram_eff=0.4087
bk0: 292a 3392290i bk1: 304a 3391860i bk2: 316a 3392010i bk3: 316a 3391852i bk4: 392a 3391589i bk5: 380a 3391650i bk6: 416a 3391271i bk7: 388a 3391676i bk8: 420a 3391198i bk9: 428a 3391012i bk10: 420a 3391544i bk11: 404a 3391665i bk12: 412a 3391516i bk13: 392a 3391684i bk14: 364a 3391602i bk15: 364a 3391865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0119833
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3394474 n_nop=3387069 n_act=590 n_pre=574 n_req=1711 n_rd=6040 n_write=201 bw_util=0.003677
n_activity=31134 dram_eff=0.4009
bk0: 324a 3391436i bk1: 312a 3391258i bk2: 316a 3391269i bk3: 320a 3391372i bk4: 376a 3391079i bk5: 348a 3391647i bk6: 368a 3391564i bk7: 424a 3390785i bk8: 416a 3390824i bk9: 420a 3390877i bk10: 448a 3390962i bk11: 412a 3391045i bk12: 392a 3391923i bk13: 412a 3391506i bk14: 372a 3392151i bk15: 380a 3391490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0161262
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3394474 n_nop=3387302 n_act=589 n_pre=573 n_req=1651 n_rd=5812 n_write=198 bw_util=0.003541
n_activity=30024 dram_eff=0.4003
bk0: 300a 3391985i bk1: 292a 3391770i bk2: 280a 3392245i bk3: 316a 3391814i bk4: 384a 3391498i bk5: 356a 3391304i bk6: 380a 3391218i bk7: 368a 3391491i bk8: 364a 3391489i bk9: 408a 3391052i bk10: 408a 3390683i bk11: 432a 3390795i bk12: 396a 3391882i bk13: 404a 3391447i bk14: 360a 3391873i bk15: 364a 3391451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0157845

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20040, Miss = 756, Miss_rate = 0.038, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[1]: Access = 19744, Miss = 751, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 19887, Miss = 761, Miss_rate = 0.038, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 19673, Miss = 721, Miss_rate = 0.037, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[4]: Access = 19643, Miss = 726, Miss_rate = 0.037, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[5]: Access = 20210, Miss = 742, Miss_rate = 0.037, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[6]: Access = 19570, Miss = 726, Miss_rate = 0.037, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[7]: Access = 19397, Miss = 725, Miss_rate = 0.037, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[8]: Access = 19669, Miss = 760, Miss_rate = 0.039, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[9]: Access = 19615, Miss = 748, Miss_rate = 0.038, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[10]: Access = 19766, Miss = 751, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[11]: Access = 19835, Miss = 756, Miss_rate = 0.038, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[12]: Access = 19754, Miss = 751, Miss_rate = 0.038, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[13]: Access = 19631, Miss = 739, Miss_rate = 0.038, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[14]: Access = 19548, Miss = 766, Miss_rate = 0.039, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[15]: Access = 19899, Miss = 756, Miss_rate = 0.038, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[16]: Access = 25614, Miss = 758, Miss_rate = 0.030, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[17]: Access = 19705, Miss = 744, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[18]: Access = 19567, Miss = 753, Miss_rate = 0.038, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[19]: Access = 19787, Miss = 757, Miss_rate = 0.038, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[20]: Access = 19140, Miss = 718, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[21]: Access = 19643, Miss = 735, Miss_rate = 0.037, Pending_hits = 152, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3449
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3177
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145001
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.9367
	minimum = 6
	maximum = 589
Network latency average = 35.7753
	minimum = 6
	maximum = 338
Slowest packet = 860783
Flit latency average = 44.4504
	minimum = 6
	maximum = 337
Slowest flit = 1431181
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00549976
	minimum = 0.00429669 (at node 0)
	maximum = 0.0325474 (at node 44)
Accepted packet rate average = 0.00549976
	minimum = 0.00429669 (at node 0)
	maximum = 0.0325474 (at node 44)
Injected flit rate average = 0.00824964
	minimum = 0.00617649 (at node 34)
	maximum = 0.0338364 (at node 44)
Accepted flit rate average= 0.00824964
	minimum = 0.00515602 (at node 0)
	maximum = 0.0638058 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.1174 (12 samples)
	minimum = 6 (12 samples)
	maximum = 284.917 (12 samples)
Network latency average = 18.0668 (12 samples)
	minimum = 6 (12 samples)
	maximum = 199.333 (12 samples)
Flit latency average = 19.7044 (12 samples)
	minimum = 6 (12 samples)
	maximum = 198.75 (12 samples)
Fragmentation average = 0.00173179 (12 samples)
	minimum = 0 (12 samples)
	maximum = 33.0833 (12 samples)
Injected packet rate average = 0.0143868 (12 samples)
	minimum = 0.0105066 (12 samples)
	maximum = 0.0467167 (12 samples)
Accepted packet rate average = 0.0143868 (12 samples)
	minimum = 0.0105066 (12 samples)
	maximum = 0.0467167 (12 samples)
Injected flit rate average = 0.0218125 (12 samples)
	minimum = 0.0133975 (12 samples)
	maximum = 0.0600672 (12 samples)
Accepted flit rate average = 0.0218125 (12 samples)
	minimum = 0.0158039 (12 samples)
	maximum = 0.0851386 (12 samples)
Injected packet size average = 1.51615 (12 samples)
Accepted packet size average = 1.51615 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 30 sec (2970 sec)
gpgpu_simulation_rate = 5522 (inst/sec)
gpgpu_simulation_rate = 1522 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 925833
gpu_sim_insn = 4962251
gpu_ipc =       5.3598
gpu_tot_sim_cycle = 5674839
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       3.7647
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 183054
gpu_stall_icnt2sh    = 720038
partiton_reqs_in_parallel = 20248364
partiton_reqs_in_parallel_total    = 40154844
partiton_level_parallism =      21.8704
partiton_level_parallism_total  =      10.6440
partiton_reqs_in_parallel_util = 20248364
partiton_reqs_in_parallel_util_total    = 40154844
gpu_sim_cycle_parition_util = 925651
gpu_tot_sim_cycle_parition_util    = 1828027
partiton_level_parallism_util =      21.8747
partiton_level_parallism_util_total  =      21.9355
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =      53.6126 GB/Sec
L2_BW_total  =      16.0848 GB/Sec
gpu_total_sim_rate=4172

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 966727
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1619, 1276, 1437, 1388, 1178, 1219, 1638, 1447, 1956, 1271, 975, 1399, 1642, 1613, 1245, 1417, 1239, 1014, 1501, 1366, 1013, 1231, 1574, 1441, 1267, 1141, 1330, 1404, 1309, 1269, 1367, 1345, 1427, 1154, 1229, 1285, 1249, 1474, 1155, 1581, 987, 887, 1181, 914, 1089, 1103, 877, 892, 1141, 986, 925, 760, 775, 1274, 1057, 840, 1036, 988, 993, 668, 845, 1073, 1178, 1096, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 1199094
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1186404
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 7804
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:878107	W0_Idle:13520659	W0_Scoreboard:97120222	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 509 
maxdqlatency = 0 
maxmflatency = 736059 
averagemflatency = 5684 
max_icnt2mem_latency = 735841 
max_icnt2sh_latency = 5674470 
mrq_lat_table:16817 	291 	450 	1299 	797 	774 	800 	694 	228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	871661 	60923 	4210 	1792 	905 	992 	2853 	2479 	2209 	3398 	2830 	4928 	3667 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	653664 	74412 	90907 	37235 	46009 	29748 	3742 	1999 	1061 	890 	989 	2866 	2465 	2203 	3399 	2835 	4926 	3663 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	352198 	178626 	125147 	25687 	3879 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	127570 	143576 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3638 	51 	16 	37 	80 	166 	251 	240 	192 	114 	14 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11        17        18        18        22        14        22        20        14        18        14        14 
dram[1]:        16        16        17        16        14         9        10        13        10        28        14        14        14        22        14        14 
dram[2]:        16        16        16        16        18        10        20        13        10        21        16        17        22        18        14        16 
dram[3]:        16        16        16        17        12        11        14        14        13        17        18        19        12        12        14        14 
dram[4]:        16        16        17        16        10        14        12        12        15        25        16        12        14        14        14        15 
dram[5]:        16        17        17        17        20        14         8        12        16        14        14        16        18        16        16        12 
dram[6]:        17        16        16        16        15        11        18        11        16        19        12        14         9        12        15        16 
dram[7]:        16        16        17        16        11        10        15        12        16        19        13        14        22        11        16        15 
dram[8]:        16        16        16        16        15        13        15        11        10        14        14        17        12        14        16        16 
dram[9]:        16        16        16        16        19         8        15        14        16        21        14        18        21        12        15        16 
dram[10]:        16        16        16        16        11        10        16        12        16        18        17        15        14        14        16        15 
maximum service time to same row:
dram[0]:    276136    190190    276153    237563    307816    237035    343857    346465    338112    221417    515764    408958    260514    205793    229245    161510 
dram[1]:    239666    244888    244862    218814    255274    299575    229052    341267    218820    257906    289153    515761    312372    268308    229267    334996 
dram[2]:    244875    236940    252708    332720    349049    484526    244883    294355    328229    302187    299585    299584    244854    313786    269584    213619 
dram[3]:    210994    218840    312619    307387    237052    279174    346479    216217    231850    235897    388199    515782    265708    260508    257888    242278 
dram[4]:    242266    349080    161502    268301    306141    338625    364704    343875    273516    229244    393340    453256    200578    297263    263111    218795 
dram[5]:    336013    336113    203201    234911    392066    211004    273535    224055    208404    263118    257852    388189    260499    354130    263928    257872 
dram[6]:    333427    242264    229242    205798    276635    427740    364710    241127    257882    229089    291742    299572    338636    259722    231844    263103 
dram[7]:    221412    364590    200589    190179    515839    448095    447483    296974    273509    205774    547053    362095    505632    260518    244853    263102 
dram[8]:    276127    184946    244871    286546    255287    471493    295798    364718    204028    401181    311136    518389    265717    260499    177154    263122 
dram[9]:    260496    237994    265237    161510    237490    363364    367317    257347    340669    197981    416814    416814    304793    291760    263078    302187 
dram[10]:    190182    184963    111180    216231    362012    362227    247457    226662    291179    200587    458505    520978    373635    312601    260490    364689 
average row accesses per activate:
dram[0]:  2.425000  2.285714  2.461539  2.823529  2.909091  2.931818  3.022222  2.914894  2.823529  2.769231  2.607143  2.938776  2.934783  3.268293  3.024390  2.755556 
dram[1]:  2.341463  2.400000  2.487180  2.086957  2.723404  2.433962  2.500000  2.686275  2.769231  3.063830  2.979592  2.716981  3.350000  3.045455  2.652174  3.128205 
dram[2]:  2.285714  2.526316  2.526316  2.526316  2.844445  2.977273  2.816327  2.464286  2.618182  3.244444  2.561404  2.457627  3.000000  2.791667  2.638298  3.050000 
dram[3]:  2.400000  2.526316  2.461539  2.552632  2.914894  2.888889  2.875000  2.634615  2.959184  2.920000  2.938776  2.900000  3.045455  2.851064  3.050000  3.050000 
dram[4]:  2.461539  2.526316  2.425000  2.400000  3.071429  2.844445  2.686275  2.446429  2.735849  2.862745  2.900000  2.440678  2.913043  3.022727  2.860465  2.638298 
dram[5]:  2.666667  2.621622  2.487180  2.309524  3.368421  3.275000  2.379310  2.322034  2.440678  2.716981  2.685185  2.900000  2.576923  3.410256  2.733333  2.860465 
dram[6]:  2.694444  2.181818  2.341463  2.232558  2.770833  3.116279  2.686275  2.622642  2.788461  2.654546  2.457627  2.457627  2.680000  2.934783  2.711111  2.673913 
dram[7]:  2.526316  2.526316  2.425000  2.400000  2.931818  2.909091  2.464286  2.245902  2.823529  3.152174  2.807692  2.769231  3.139535  3.000000  3.297297  2.711111 
dram[8]:  2.823529  2.181818  2.086957  2.285714  2.568627  3.394737  2.641510  2.584906  2.769231  3.085106  2.938776  3.152174  2.750000  3.022222  2.711111  2.975610 
dram[9]:  2.526316  2.666667  2.086957  2.285714  2.765957  2.866667  2.957447  2.403509  2.607143  3.106383  2.416667  2.843137  3.116279  3.093023  2.952381  2.904762 
dram[10]:  2.400000  2.341463  2.285714  2.285714  2.744681  2.750000  2.634615  2.322034  3.272727  2.750000  2.703704  2.722222  3.116279  2.436364  3.050000  2.489796 
average row locality = 22150/8152 = 2.717125
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       119       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       117       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       117       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       127       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       127       128       128       117       117       109       109 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1817/1813 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        16        17        16        17        16        16        18        16        17        16        14        14 
dram[1]:         0         0         1         0        16        17        16        17        16        16        18        16        16        16        13        13 
dram[2]:         0         0         0         0        16        19        18        18        16        18        18        17        17        16        15        13 
dram[3]:         0         0         0         1        25        18        17        16        17        18        16        17        16        16        13        13 
dram[4]:         0         0         1         0        17        16        16        16        17        18        17        16        16        16        13        14 
dram[5]:         0         1         1         1        16        19        17        16        16        16        17        17        16        16        13        13 
dram[6]:         1         0         0         0        21        22        16        18        17        18        17        17        16        17        13        13 
dram[7]:         0         0         1         0        17        16        17        16        16        17        18        16        17        17        13        13 
dram[8]:         0         0         0         0        19        17        19        16        16        17        16        17        24        18        13        13 
dram[9]:         0         0         0         0        18        17        18        16        18        18        17        18        17        16        15        13 
dram[10]:         0         0         0         0        17        20        16        16        16        16        18        19        17        17        13        13 
total reads: 2180
min_bank_accesses = 0!
chip skew: 206/191 = 1.08
average mf latency per bank:
dram[0]:     331644    331314    252477    269235    168152    175108    208737    204700    331563    332203    196448    188852    347305    334936    234495    236267
dram[1]:     328755    345359    242847    237383    211028    157472    194360    178408    408310    368275    186356    167377    344008    325615    228146    263176
dram[2]:     328005    319841    256326    222928    168725    179890    201443    213370    278588    338586    174550    161302    345677    355994    245822    248816
dram[3]:     319549    335956    234744    261719    169725    176448    189579    188645    327164    324582    175435    180894    320094    336803    220857    242489
dram[4]:     309769    348531    256746    248504    207677    172242    203444    193359    259468    254860    190487    184072    318474    336300    234846    230226
dram[5]:     322660    319458    216827    238967    183375    165815    203282    204995    259882    297135    186048    175391    330982    333271    239312    238081
dram[6]:     341877    315606    235904    253862    176174    185769    236590    212047    252524    300497    185109    200386    346011    331958    228957    242037
dram[7]:     323381    311357    201696    227683    192785    196986    189828    165316    252098    274898    184066    192436    327676    329610    243079    242567
dram[8]:     317050    331275    227521    249927    151500    168542    176436    168976    258423    274347    180953    188050    330295    338190    236348    240620
dram[9]:     357852    331401    231199    234029    172612    180214    177735    192479    232368    268406    188517    178541    339050    344642    246405    245069
dram[10]:     326762    326365    236802    251794    179488    171783    183748    170552    352106    318329    184011    190557    341665    341841    225461    239677
maximum mf latency per bank:
dram[0]:     698391    698391    599837    599838    691393    691366    664998    664884    731857    731730    735539    735541    735988    735990    693212    677840
dram[1]:     698170    698065    599840    599977    692057    692072    664800    664683    731715    731858    735523    735525    736011    736013    690513    690515
dram[2]:     698067    698191    599865    599866    692074    692076    664622    664623    731829    731713    735480    735482    735998    736000    690627    690607
dram[3]:     698068    698069    599868    599869    692078    692109    662288    662290    731875    731760    735532    735534    736010    736012    693097    693208
dram[4]:     698393    698395    599871    599893    692109    689584    662399    662285    731790    731762    735484    735486    735969    735971    693221    693323
dram[5]:     698397    698515    599849    599851    691970    691999    662285    664604    731876    731761    735532    735534    735984    735986    693209    693210
dram[6]:     698504    697696    599987    599996    691998    692017    664718    664605    731877    731760    735662    735535    735973    735975    677845    677845
dram[7]:     697820    697696    599909    599986    692092    692004    664606    664718    731762    731899    735566    735568    735988    735990    690537    690539
dram[8]:     697802    697698    623274    623275    692093    692006    664729    662201    731762    731867    735536    735538    735964    735966    690540    693208
dram[9]:     697700    698174    623277    599954    692007    692008    664879    664881    731889    731776    735555    735557    736059    735974    693322    693337
dram[10]:     698388    698390    599956    599956    691946    691947    664883    664885    731870    731827    735529    735531    735957    735959    693210    693212
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5113609 n_nop=5104730 n_act=717 n_pre=701 n_req=2010 n_rd=7268 n_write=193 bw_util=0.002918
n_activity=38542 dram_eff=0.3872
bk0: 388a 5110305i bk1: 384a 5110344i bk2: 384a 5110834i bk3: 384a 5110618i bk4: 448a 5110082i bk5: 448a 5110002i bk6: 480a 5110305i bk7: 480a 5110167i bk8: 512a 5109851i bk9: 512a 5109536i bk10: 512a 5109836i bk11: 512a 5110119i bk12: 472a 5110862i bk13: 472a 5110450i bk14: 440a 5110659i bk15: 440a 5110231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00929246
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5113609 n_nop=5104700 n_act=741 n_pre=725 n_req=2004 n_rd=7252 n_write=191 bw_util=0.002911
n_activity=39248 dram_eff=0.3793
bk0: 384a 5110125i bk1: 384a 5109916i bk2: 384a 5110749i bk3: 384a 5110326i bk4: 448a 5110360i bk5: 448a 5109903i bk6: 476a 5109998i bk7: 480a 5109879i bk8: 512a 5110293i bk9: 512a 5109694i bk10: 512a 5109875i bk11: 512a 5109627i bk12: 472a 5110538i bk13: 472a 5110132i bk14: 436a 5109960i bk15: 436a 5110417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0103422
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5113609 n_nop=5104676 n_act=746 n_pre=730 n_req=2015 n_rd=7256 n_write=201 bw_util=0.002917
n_activity=39702 dram_eff=0.3756
bk0: 384a 5110286i bk1: 384a 5110669i bk2: 384a 5110912i bk3: 384a 5110820i bk4: 448a 5110711i bk5: 448a 5110101i bk6: 480a 5109881i bk7: 480a 5110128i bk8: 512a 5109691i bk9: 512a 5109972i bk10: 512a 5109905i bk11: 512a 5109616i bk12: 472a 5110368i bk13: 472a 5109912i bk14: 436a 5110223i bk15: 436a 5110224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00940764
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5113609 n_nop=5104726 n_act=716 n_pre=700 n_req=2019 n_rd=7264 n_write=203 bw_util=0.00292
n_activity=39225 dram_eff=0.3807
bk0: 384a 5110095i bk1: 384a 5109632i bk2: 384a 5110139i bk3: 384a 5110453i bk4: 448a 5109818i bk5: 448a 5109570i bk6: 484a 5110334i bk7: 484a 5109500i bk8: 512a 5109595i bk9: 512a 5109315i bk10: 512a 5109938i bk11: 512a 5109470i bk12: 472a 5109873i bk13: 472a 5109778i bk14: 436a 5110512i bk15: 436a 5109833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0152867
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5113609 n_nop=5104676 n_act=744 n_pre=728 n_req=2010 n_rd=7268 n_write=193 bw_util=0.002918
n_activity=39380 dram_eff=0.3789
bk0: 384a 5110375i bk1: 384a 5109824i bk2: 384a 5110118i bk3: 384a 5110087i bk4: 448a 5109742i bk5: 448a 5109949i bk6: 484a 5109551i bk7: 484a 5109684i bk8: 512a 5109276i bk9: 512a 5109233i bk10: 512a 5109588i bk11: 512a 5109475i bk12: 472a 5110128i bk13: 468a 5109830i bk14: 440a 5109845i bk15: 440a 5109869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.0141266
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5113609 n_nop=5104674 n_act=744 n_pre=728 n_req=2012 n_rd=7268 n_write=195 bw_util=0.002919
n_activity=39372 dram_eff=0.3791
bk0: 384a 5110283i bk1: 384a 5110107i bk2: 384a 5110562i bk3: 384a 5110419i bk4: 448a 5110119i bk5: 448a 5110088i bk6: 484a 5109995i bk7: 484a 5109768i bk8: 512a 5109678i bk9: 512a 5109763i bk10: 512a 5109939i bk11: 512a 5109692i bk12: 472a 5110054i bk13: 468a 5110171i bk14: 440a 5110408i bk15: 440a 5110039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0102781
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5113609 n_nop=5104609 n_act=771 n_pre=755 n_req=2023 n_rd=7268 n_write=206 bw_util=0.002923
n_activity=40840 dram_eff=0.366
bk0: 384a 5110348i bk1: 384a 5109965i bk2: 384a 5110450i bk3: 384a 5110143i bk4: 448a 5109938i bk5: 448a 5110189i bk6: 484a 5110015i bk7: 484a 5110034i bk8: 512a 5110158i bk9: 512a 5109771i bk10: 512a 5110029i bk11: 512a 5109758i bk12: 472a 5110336i bk13: 472a 5110247i bk14: 436a 5110375i bk15: 440a 5109951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0120807
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5113609 n_nop=5104703 n_act=732 n_pre=716 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002917
n_activity=39033 dram_eff=0.3821
bk0: 384a 5110055i bk1: 384a 5109892i bk2: 384a 5110490i bk3: 384a 5109847i bk4: 448a 5109571i bk5: 448a 5109769i bk6: 484a 5109808i bk7: 484a 5109435i bk8: 512a 5109175i bk9: 512a 5109354i bk10: 512a 5109534i bk11: 512a 5109672i bk12: 472a 5110266i bk13: 472a 5110122i bk14: 436a 5110617i bk15: 436a 5109685i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0131412
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5113609 n_nop=5104676 n_act=738 n_pre=722 n_req=2022 n_rd=7268 n_write=205 bw_util=0.002923
n_activity=39633 dram_eff=0.3771
bk0: 384a 5110999i bk1: 384a 5110606i bk2: 384a 5110727i bk3: 384a 5110517i bk4: 448a 5110372i bk5: 448a 5110507i bk6: 484a 5110018i bk7: 484a 5110370i bk8: 512a 5109890i bk9: 512a 5109696i bk10: 512a 5110214i bk11: 512a 5110274i bk12: 476a 5110343i bk13: 472a 5110381i bk14: 436a 5110333i bk15: 436a 5110594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00800511
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5113609 n_nop=5104688 n_act=742 n_pre=726 n_req=2014 n_rd=7252 n_write=201 bw_util=0.002915
n_activity=40188 dram_eff=0.3709
bk0: 384a 5110263i bk1: 384a 5110083i bk2: 384a 5109975i bk3: 384a 5110187i bk4: 448a 5109890i bk5: 448a 5110356i bk6: 484a 5110224i bk7: 484a 5109553i bk8: 512a 5109465i bk9: 512a 5109516i bk10: 512a 5109724i bk11: 508a 5109691i bk12: 468a 5110654i bk13: 468a 5110374i bk14: 436a 5110930i bk15: 436a 5110317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0107286
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5113609 n_nop=5104651 n_act=762 n_pre=746 n_req=2011 n_rd=7252 n_write=198 bw_util=0.002914
n_activity=39809 dram_eff=0.3743
bk0: 384a 5110719i bk1: 384a 5110474i bk2: 384a 5110822i bk3: 384a 5110596i bk4: 448a 5110218i bk5: 448a 5109986i bk6: 484a 5109879i bk7: 484a 5110040i bk8: 512a 5110002i bk9: 508a 5109535i bk10: 512a 5109289i bk11: 512a 5109550i bk12: 468a 5110735i bk13: 468a 5110234i bk14: 436a 5110676i bk15: 436a 5110233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0105258

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44480, Miss = 909, Miss_rate = 0.020, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[1]: Access = 43947, Miss = 908, Miss_rate = 0.021, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[2]: Access = 43769, Miss = 906, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 43673, Miss = 907, Miss_rate = 0.021, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[4]: Access = 43700, Miss = 907, Miss_rate = 0.021, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[5]: Access = 44137, Miss = 907, Miss_rate = 0.021, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[6]: Access = 42823, Miss = 908, Miss_rate = 0.021, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[7]: Access = 43091, Miss = 908, Miss_rate = 0.021, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[8]: Access = 43450, Miss = 909, Miss_rate = 0.021, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[9]: Access = 43476, Miss = 908, Miss_rate = 0.021, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[10]: Access = 43614, Miss = 909, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[11]: Access = 43388, Miss = 908, Miss_rate = 0.021, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[12]: Access = 43404, Miss = 908, Miss_rate = 0.021, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[13]: Access = 43269, Miss = 909, Miss_rate = 0.021, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[14]: Access = 43312, Miss = 908, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[15]: Access = 43406, Miss = 908, Miss_rate = 0.021, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[16]: Access = 49328, Miss = 909, Miss_rate = 0.018, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[17]: Access = 43600, Miss = 908, Miss_rate = 0.021, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[18]: Access = 43102, Miss = 907, Miss_rate = 0.021, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[19]: Access = 43682, Miss = 906, Miss_rate = 0.021, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[20]: Access = 42730, Miss = 907, Miss_rate = 0.021, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[21]: Access = 43634, Miss = 906, Miss_rate = 0.021, Pending_hits = 164, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3722
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664291
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3450
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 274991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.6038
	minimum = 6
	maximum = 866
Network latency average = 18.7288
	minimum = 6
	maximum = 725
Slowest packet = 888333
Flit latency average = 17.7618
	minimum = 6
	maximum = 725
Slowest flit = 1474603
Fragmentation average = 0.0176683
	minimum = 0
	maximum = 479
Injected packet rate average = 0.0113126
	minimum = 0.00838543 (at node 24)
	maximum = 0.0132297 (at node 7)
Accepted packet rate average = 0.0113126
	minimum = 0.00838543 (at node 24)
	maximum = 0.0132297 (at node 7)
Injected flit rate average = 0.0201401
	minimum = 0.0104382 (at node 24)
	maximum = 0.0304396 (at node 28)
Accepted flit rate average= 0.0201401
	minimum = 0.0156076 (at node 34)
	maximum = 0.0305347 (at node 7)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.924 (13 samples)
	minimum = 6 (13 samples)
	maximum = 329.615 (13 samples)
Network latency average = 18.1178 (13 samples)
	minimum = 6 (13 samples)
	maximum = 239.769 (13 samples)
Flit latency average = 19.555 (13 samples)
	minimum = 6 (13 samples)
	maximum = 239.231 (13 samples)
Fragmentation average = 0.00295767 (13 samples)
	minimum = 0 (13 samples)
	maximum = 67.3846 (13 samples)
Injected packet rate average = 0.0141503 (13 samples)
	minimum = 0.0103434 (13 samples)
	maximum = 0.0441407 (13 samples)
Accepted packet rate average = 0.0141503 (13 samples)
	minimum = 0.0103434 (13 samples)
	maximum = 0.0441407 (13 samples)
Injected flit rate average = 0.0216839 (13 samples)
	minimum = 0.0131699 (13 samples)
	maximum = 0.0577882 (13 samples)
Accepted flit rate average = 0.0216839 (13 samples)
	minimum = 0.0157888 (13 samples)
	maximum = 0.0809383 (13 samples)
Injected packet size average = 1.5324 (13 samples)
Accepted packet size average = 1.5324 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 25 min, 20 sec (5120 sec)
gpgpu_simulation_rate = 4172 (inst/sec)
gpgpu_simulation_rate = 1108 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 39842
gpu_sim_insn = 1323702
gpu_ipc =      33.2238
gpu_tot_sim_cycle = 5936831
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       3.8215
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 183054
gpu_stall_icnt2sh    = 720047
partiton_reqs_in_parallel = 876524
partiton_reqs_in_parallel_total    = 60403208
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.3220
partiton_reqs_in_parallel_util = 876524
partiton_reqs_in_parallel_util_total    = 60403208
gpu_sim_cycle_parition_util = 39842
gpu_tot_sim_cycle_parition_util    = 2753678
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9364
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =      24.3609 GB/Sec
L2_BW_total  =      15.5384 GB/Sec
gpu_total_sim_rate=4372

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 997447
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1655, 1312, 1473, 1424, 1214, 1255, 1674, 1483, 1992, 1307, 1011, 1435, 1678, 1649, 1281, 1453, 1275, 1050, 1537, 1402, 1049, 1267, 1610, 1477, 1303, 1177, 1366, 1440, 1345, 1305, 1403, 1381, 1463, 1190, 1265, 1321, 1285, 1510, 1191, 1617, 1023, 923, 1217, 950, 1125, 1139, 913, 928, 1177, 1022, 961, 796, 811, 1310, 1093, 876, 1072, 1024, 1029, 704, 881, 1109, 1214, 1132, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 1264895
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1251757
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 8252
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:976482	W0_Idle:15404327	W0_Scoreboard:97136671	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 509 
maxdqlatency = 0 
maxmflatency = 736059 
averagemflatency = 5660 
max_icnt2mem_latency = 735841 
max_icnt2sh_latency = 5936830 
mrq_lat_table:16817 	291 	450 	1299 	797 	774 	800 	694 	228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	878671 	62233 	4231 	1835 	1005 	1212 	3237 	3345 	2495 	3398 	2830 	4928 	3667 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	655707 	74780 	91262 	38009 	49260 	31274 	3746 	2038 	1085 	994 	1205 	3251 	3339 	2480 	3399 	2835 	4926 	3663 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	354012 	178855 	125152 	25687 	3879 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	127570 	151768 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3648 	53 	16 	37 	80 	168 	254 	248 	193 	114 	14 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11        17        18        18        22        14        22        20        14        18        14        14 
dram[1]:        16        16        17        16        14         9        10        13        10        28        14        14        14        22        14        14 
dram[2]:        16        16        16        16        18        10        20        13        10        21        16        17        22        18        14        16 
dram[3]:        16        16        16        17        12        11        14        14        13        17        18        19        12        12        14        14 
dram[4]:        16        16        17        16        10        14        12        12        15        25        16        12        14        14        14        15 
dram[5]:        16        17        17        17        20        14         8        12        16        14        14        16        18        16        16        12 
dram[6]:        17        16        16        16        15        11        18        11        16        19        12        14         9        12        15        16 
dram[7]:        16        16        17        16        11        10        15        12        16        19        13        14        22        11        16        15 
dram[8]:        16        16        16        16        15        13        15        11        10        14        14        17        12        14        16        16 
dram[9]:        16        16        16        16        19         8        15        14        16        21        14        18        21        12        15        16 
dram[10]:        16        16        16        16        11        10        16        12        16        18        17        15        14        14        16        15 
maximum service time to same row:
dram[0]:    276136    190190    276153    237563    307816    237035    343857    346465    338112    221417    515764    408958    260514    205793    229245    161510 
dram[1]:    239666    244888    244862    218814    255274    299575    229052    341267    218820    257906    289153    515761    312372    268308    229267    334996 
dram[2]:    244875    236940    252708    332720    349049    484526    244883    294355    328229    302187    299585    299584    244854    313786    269584    213619 
dram[3]:    210994    218840    312619    307387    237052    279174    346479    216217    231850    235897    388199    515782    265708    260508    257888    242278 
dram[4]:    242266    349080    161502    268301    306141    338625    364704    343875    273516    229244    393340    453256    200578    297263    263111    218795 
dram[5]:    336013    336113    203201    234911    392066    211004    273535    224055    208404    263118    257852    388189    260499    354130    263928    257872 
dram[6]:    333427    242264    229242    205798    276635    427740    364710    241127    257882    229089    291742    299572    338636    259722    231844    263103 
dram[7]:    221412    364590    200589    190179    515839    448095    447483    296974    273509    205774    547053    362095    505632    260518    244853    263102 
dram[8]:    276127    184946    244871    286546    255287    471493    295798    364718    204028    401181    311136    518389    265717    260499    177154    263122 
dram[9]:    260496    237994    265237    161510    237490    363364    367317    257347    340669    197981    416814    416814    304793    291760    263078    302187 
dram[10]:    190182    184963    111180    216231    362012    362227    247457    226662    291179    200587    458505    520978    373635    312601    260490    364689 
average row accesses per activate:
dram[0]:  2.425000  2.285714  2.461539  2.823529  2.909091  2.931818  3.022222  2.914894  2.823529  2.769231  2.607143  2.938776  2.934783  3.268293  3.024390  2.755556 
dram[1]:  2.341463  2.400000  2.487180  2.086957  2.723404  2.433962  2.500000  2.686275  2.769231  3.063830  2.979592  2.716981  3.350000  3.045455  2.652174  3.128205 
dram[2]:  2.285714  2.526316  2.526316  2.526316  2.844445  2.977273  2.816327  2.464286  2.618182  3.244444  2.561404  2.457627  3.000000  2.791667  2.638298  3.050000 
dram[3]:  2.400000  2.526316  2.461539  2.552632  2.914894  2.888889  2.875000  2.634615  2.959184  2.920000  2.938776  2.900000  3.045455  2.851064  3.050000  3.050000 
dram[4]:  2.461539  2.526316  2.425000  2.400000  3.071429  2.844445  2.686275  2.446429  2.735849  2.862745  2.900000  2.440678  2.913043  3.022727  2.860465  2.638298 
dram[5]:  2.666667  2.621622  2.487180  2.309524  3.368421  3.275000  2.379310  2.322034  2.440678  2.716981  2.685185  2.900000  2.576923  3.410256  2.733333  2.860465 
dram[6]:  2.694444  2.181818  2.341463  2.232558  2.770833  3.116279  2.686275  2.622642  2.788461  2.654546  2.457627  2.457627  2.680000  2.934783  2.711111  2.673913 
dram[7]:  2.526316  2.526316  2.425000  2.400000  2.931818  2.909091  2.464286  2.245902  2.823529  3.152174  2.807692  2.769231  3.139535  3.000000  3.297297  2.711111 
dram[8]:  2.823529  2.181818  2.086957  2.285714  2.568627  3.394737  2.641510  2.584906  2.769231  3.085106  2.938776  3.152174  2.750000  3.022222  2.711111  2.975610 
dram[9]:  2.526316  2.666667  2.086957  2.285714  2.765957  2.866667  2.957447  2.403509  2.607143  3.106383  2.416667  2.843137  3.116279  3.093023  2.952381  2.904762 
dram[10]:  2.400000  2.341463  2.285714  2.285714  2.744681  2.750000  2.634615  2.322034  3.272727  2.750000  2.703704  2.722222  3.116279  2.436364  3.050000  2.489796 
average row locality = 22150/8152 = 2.717125
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       119       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       117       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       117       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       127       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       127       128       128       117       117       109       109 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1817/1813 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        16        17        16        17        16        16        18        16        17        16        14        14 
dram[1]:         0         0         1         0        16        17        16        17        16        16        18        16        16        16        13        13 
dram[2]:         0         0         0         0        16        19        18        18        16        18        18        17        17        16        15        13 
dram[3]:         0         0         0         1        25        18        17        16        17        18        16        17        16        16        13        13 
dram[4]:         0         0         1         0        17        16        16        16        17        18        17        16        16        16        13        14 
dram[5]:         0         1         1         1        16        19        17        16        16        16        17        17        16        16        13        13 
dram[6]:         1         0         0         0        21        22        16        18        17        18        17        17        16        17        13        13 
dram[7]:         0         0         1         0        17        16        17        16        16        17        18        16        17        17        13        13 
dram[8]:         0         0         0         0        19        17        19        16        16        17        16        17        24        18        13        13 
dram[9]:         0         0         0         0        18        17        18        16        18        18        17        18        17        16        15        13 
dram[10]:         0         0         0         0        17        20        16        16        16        16        18        19        17        17        13        13 
total reads: 2180
min_bank_accesses = 0!
chip skew: 206/191 = 1.08
average mf latency per bank:
dram[0]:     342206    341968    252713    269476    168269    175234    208781    204747    331563    332203    196448    188852    347305    334936    240344    242017
dram[1]:     339441    356016    243080    237617    211145    157584    194405    178450    408310    368275    186356    167377    344008    325615    234134    269084
dram[2]:     338650    330456    256561    223164    168836    179996    201485    213413    278588    338586    174550    161302    345677    355994    251906    254887
dram[3]:     328700    345076    234978    261955    169828    176554    189616    188683    327164    324582    175435    180894    320094    336803    227173    248736
dram[4]:     319229    357971    256979    248748    207786    172354    203479    193396    259468    254860    190487    184072    318474    336300    240869    236118
dram[5]:     332199    328867    217087    239206    183488    165923    203317    205031    259882    297135    186048    175391    330982    333271    245946    244623
dram[6]:     351324    325142    236136    254099    176278    185877    236626    212083    252524    300497    185109    200386    346011    331958    235709    248620
dram[7]:     332956    320889    201930    227923    192895    197100    189863    165352    252098    274898    184066    192436    327676    329610    250272    249649
dram[8]:     326620    340828    227786    250188    151631    168661    176476    169019    258423    274347    180953    188050    333643    338190    243113    247327
dram[9]:     367484    341013    231439    234268    172727    180323    177771    192517    232368    268406    188517    178541    339050    344642    253265    251946
dram[10]:     336221    335794    237041    252031    179599    171890    183783    170588    352106    318329    184011    190557    341665    341841    232245    246363
maximum mf latency per bank:
dram[0]:     698391    698391    599837    599838    691393    691366    664998    664884    731857    731730    735539    735541    735988    735990    693212    677840
dram[1]:     698170    698065    599840    599977    692057    692072    664800    664683    731715    731858    735523    735525    736011    736013    690513    690515
dram[2]:     698067    698191    599865    599866    692074    692076    664622    664623    731829    731713    735480    735482    735998    736000    690627    690607
dram[3]:     698068    698069    599868    599869    692078    692109    662288    662290    731875    731760    735532    735534    736010    736012    693097    693208
dram[4]:     698393    698395    599871    599893    692109    689584    662399    662285    731790    731762    735484    735486    735969    735971    693221    693323
dram[5]:     698397    698515    599849    599851    691970    691999    662285    664604    731876    731761    735532    735534    735984    735986    693209    693210
dram[6]:     698504    697696    599987    599996    691998    692017    664718    664605    731877    731760    735662    735535    735973    735975    677845    677845
dram[7]:     697820    697696    599909    599986    692092    692004    664606    664718    731762    731899    735566    735568    735988    735990    690537    690539
dram[8]:     697802    697698    623274    623275    692093    692006    664729    662201    731762    731867    735536    735538    735964    735966    690540    693208
dram[9]:     697700    698174    623277    599954    692007    692008    664879    664881    731889    731776    735555    735557    736059    735974    693322    693337
dram[10]:     698388    698390    599956    599956    691946    691947    664883    664885    731870    731827    735529    735531    735957    735959    693210    693212
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5187588 n_nop=5178709 n_act=717 n_pre=701 n_req=2010 n_rd=7268 n_write=193 bw_util=0.002876
n_activity=38542 dram_eff=0.3872
bk0: 388a 5184284i bk1: 384a 5184323i bk2: 384a 5184813i bk3: 384a 5184597i bk4: 448a 5184061i bk5: 448a 5183981i bk6: 480a 5184284i bk7: 480a 5184146i bk8: 512a 5183830i bk9: 512a 5183515i bk10: 512a 5183815i bk11: 512a 5184098i bk12: 472a 5184841i bk13: 472a 5184429i bk14: 440a 5184638i bk15: 440a 5184210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00915994
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5187588 n_nop=5178679 n_act=741 n_pre=725 n_req=2004 n_rd=7252 n_write=191 bw_util=0.00287
n_activity=39248 dram_eff=0.3793
bk0: 384a 5184104i bk1: 384a 5183895i bk2: 384a 5184728i bk3: 384a 5184305i bk4: 448a 5184339i bk5: 448a 5183882i bk6: 476a 5183977i bk7: 480a 5183858i bk8: 512a 5184272i bk9: 512a 5183673i bk10: 512a 5183854i bk11: 512a 5183606i bk12: 472a 5184517i bk13: 472a 5184111i bk14: 436a 5183939i bk15: 436a 5184396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0101947
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5187588 n_nop=5178655 n_act=746 n_pre=730 n_req=2015 n_rd=7256 n_write=201 bw_util=0.002875
n_activity=39702 dram_eff=0.3756
bk0: 384a 5184265i bk1: 384a 5184648i bk2: 384a 5184891i bk3: 384a 5184799i bk4: 448a 5184690i bk5: 448a 5184080i bk6: 480a 5183860i bk7: 480a 5184107i bk8: 512a 5183670i bk9: 512a 5183951i bk10: 512a 5183884i bk11: 512a 5183595i bk12: 472a 5184347i bk13: 472a 5183891i bk14: 436a 5184202i bk15: 436a 5184203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00927348
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5187588 n_nop=5178705 n_act=716 n_pre=700 n_req=2019 n_rd=7264 n_write=203 bw_util=0.002879
n_activity=39225 dram_eff=0.3807
bk0: 384a 5184074i bk1: 384a 5183611i bk2: 384a 5184118i bk3: 384a 5184432i bk4: 448a 5183797i bk5: 448a 5183549i bk6: 484a 5184313i bk7: 484a 5183479i bk8: 512a 5183574i bk9: 512a 5183294i bk10: 512a 5183917i bk11: 512a 5183449i bk12: 472a 5183852i bk13: 472a 5183757i bk14: 436a 5184491i bk15: 436a 5183812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0150687
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5187588 n_nop=5178655 n_act=744 n_pre=728 n_req=2010 n_rd=7268 n_write=193 bw_util=0.002876
n_activity=39380 dram_eff=0.3789
bk0: 384a 5184354i bk1: 384a 5183803i bk2: 384a 5184097i bk3: 384a 5184066i bk4: 448a 5183721i bk5: 448a 5183928i bk6: 484a 5183530i bk7: 484a 5183663i bk8: 512a 5183255i bk9: 512a 5183212i bk10: 512a 5183567i bk11: 512a 5183454i bk12: 472a 5184107i bk13: 468a 5183809i bk14: 440a 5183824i bk15: 440a 5183848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.0139252
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5187588 n_nop=5178653 n_act=744 n_pre=728 n_req=2012 n_rd=7268 n_write=195 bw_util=0.002877
n_activity=39372 dram_eff=0.3791
bk0: 384a 5184262i bk1: 384a 5184086i bk2: 384a 5184541i bk3: 384a 5184398i bk4: 448a 5184098i bk5: 448a 5184067i bk6: 484a 5183974i bk7: 484a 5183747i bk8: 512a 5183657i bk9: 512a 5183742i bk10: 512a 5183918i bk11: 512a 5183671i bk12: 472a 5184033i bk13: 468a 5184150i bk14: 440a 5184387i bk15: 440a 5184018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0101315
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5187588 n_nop=5178588 n_act=771 n_pre=755 n_req=2023 n_rd=7268 n_write=206 bw_util=0.002881
n_activity=40840 dram_eff=0.366
bk0: 384a 5184327i bk1: 384a 5183944i bk2: 384a 5184429i bk3: 384a 5184122i bk4: 448a 5183917i bk5: 448a 5184168i bk6: 484a 5183994i bk7: 484a 5184013i bk8: 512a 5184137i bk9: 512a 5183750i bk10: 512a 5184008i bk11: 512a 5183737i bk12: 472a 5184315i bk13: 472a 5184226i bk14: 436a 5184354i bk15: 440a 5183930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0119084
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5187588 n_nop=5178682 n_act=732 n_pre=716 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002875
n_activity=39033 dram_eff=0.3821
bk0: 384a 5184034i bk1: 384a 5183871i bk2: 384a 5184469i bk3: 384a 5183826i bk4: 448a 5183550i bk5: 448a 5183748i bk6: 484a 5183787i bk7: 484a 5183414i bk8: 512a 5183154i bk9: 512a 5183333i bk10: 512a 5183513i bk11: 512a 5183651i bk12: 472a 5184245i bk13: 472a 5184101i bk14: 436a 5184596i bk15: 436a 5183664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0129538
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5187588 n_nop=5178655 n_act=738 n_pre=722 n_req=2022 n_rd=7268 n_write=205 bw_util=0.002881
n_activity=39633 dram_eff=0.3771
bk0: 384a 5184978i bk1: 384a 5184585i bk2: 384a 5184706i bk3: 384a 5184496i bk4: 448a 5184351i bk5: 448a 5184486i bk6: 484a 5183997i bk7: 484a 5184349i bk8: 512a 5183869i bk9: 512a 5183675i bk10: 512a 5184193i bk11: 512a 5184253i bk12: 476a 5184322i bk13: 472a 5184360i bk14: 436a 5184312i bk15: 436a 5184573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00789095
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5187588 n_nop=5178667 n_act=742 n_pre=726 n_req=2014 n_rd=7252 n_write=201 bw_util=0.002873
n_activity=40188 dram_eff=0.3709
bk0: 384a 5184242i bk1: 384a 5184062i bk2: 384a 5183954i bk3: 384a 5184166i bk4: 448a 5183869i bk5: 448a 5184335i bk6: 484a 5184203i bk7: 484a 5183532i bk8: 512a 5183444i bk9: 512a 5183495i bk10: 512a 5183703i bk11: 508a 5183670i bk12: 468a 5184633i bk13: 468a 5184353i bk14: 436a 5184909i bk15: 436a 5184296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0105756
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5187588 n_nop=5178630 n_act=762 n_pre=746 n_req=2011 n_rd=7252 n_write=198 bw_util=0.002872
n_activity=39809 dram_eff=0.3743
bk0: 384a 5184698i bk1: 384a 5184453i bk2: 384a 5184801i bk3: 384a 5184575i bk4: 448a 5184197i bk5: 448a 5183965i bk6: 484a 5183858i bk7: 484a 5184019i bk8: 512a 5183981i bk9: 508a 5183514i bk10: 512a 5183268i bk11: 512a 5183529i bk12: 468a 5184714i bk13: 468a 5184213i bk14: 436a 5184655i bk15: 436a 5184212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0103757

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44852, Miss = 909, Miss_rate = 0.020, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[1]: Access = 44319, Miss = 908, Miss_rate = 0.020, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[2]: Access = 44141, Miss = 906, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 44045, Miss = 907, Miss_rate = 0.021, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[4]: Access = 44072, Miss = 907, Miss_rate = 0.021, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[5]: Access = 44509, Miss = 907, Miss_rate = 0.020, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[6]: Access = 43191, Miss = 908, Miss_rate = 0.021, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[7]: Access = 43459, Miss = 908, Miss_rate = 0.021, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[8]: Access = 43818, Miss = 909, Miss_rate = 0.021, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[9]: Access = 43844, Miss = 908, Miss_rate = 0.021, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[10]: Access = 43986, Miss = 909, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[11]: Access = 43760, Miss = 908, Miss_rate = 0.021, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[12]: Access = 43776, Miss = 908, Miss_rate = 0.021, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[13]: Access = 43641, Miss = 909, Miss_rate = 0.021, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[14]: Access = 43684, Miss = 908, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[15]: Access = 43778, Miss = 908, Miss_rate = 0.021, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[16]: Access = 51752, Miss = 909, Miss_rate = 0.018, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[17]: Access = 43976, Miss = 908, Miss_rate = 0.021, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[18]: Access = 43478, Miss = 907, Miss_rate = 0.021, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[19]: Access = 44058, Miss = 906, Miss_rate = 0.021, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[20]: Access = 43106, Miss = 907, Miss_rate = 0.021, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[21]: Access = 44010, Miss = 906, Miss_rate = 0.021, Pending_hits = 164, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3722
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666339
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3450
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283183
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 65.9002
	minimum = 6
	maximum = 583
Network latency average = 36.2468
	minimum = 6
	maximum = 338
Slowest packet = 1928608
Flit latency average = 45.037
	minimum = 6
	maximum = 337
Slowest flit = 3325275
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00514043
	minimum = 0.00401596 (at node 0)
	maximum = 0.0304209 (at node 44)
Accepted packet rate average = 0.00514043
	minimum = 0.00401596 (at node 0)
	maximum = 0.0304209 (at node 44)
Injected flit rate average = 0.00771065
	minimum = 0.00577295 (at node 34)
	maximum = 0.0316257 (at node 44)
Accepted flit rate average= 0.00771065
	minimum = 0.00481916 (at node 0)
	maximum = 0.0596371 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.6366 (14 samples)
	minimum = 6 (14 samples)
	maximum = 347.714 (14 samples)
Network latency average = 19.4127 (14 samples)
	minimum = 6 (14 samples)
	maximum = 246.786 (14 samples)
Flit latency average = 21.3751 (14 samples)
	minimum = 6 (14 samples)
	maximum = 246.214 (14 samples)
Fragmentation average = 0.00274641 (14 samples)
	minimum = 0 (14 samples)
	maximum = 62.5714 (14 samples)
Injected packet rate average = 0.0135068 (14 samples)
	minimum = 0.00989147 (14 samples)
	maximum = 0.0431608 (14 samples)
Accepted packet rate average = 0.0135068 (14 samples)
	minimum = 0.00989147 (14 samples)
	maximum = 0.0431608 (14 samples)
Injected flit rate average = 0.0206858 (14 samples)
	minimum = 0.0126415 (14 samples)
	maximum = 0.0559194 (14 samples)
Accepted flit rate average = 0.0206858 (14 samples)
	minimum = 0.0150053 (14 samples)
	maximum = 0.0794168 (14 samples)
Injected packet size average = 1.53152 (14 samples)
Accepted packet size average = 1.53152 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 26 min, 29 sec (5189 sec)
gpgpu_simulation_rate = 4372 (inst/sec)
gpgpu_simulation_rate = 1144 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 647838
gpu_sim_insn = 2978170
gpu_ipc =       4.5971
gpu_tot_sim_cycle = 6811891
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       3.7678
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 307686
gpu_stall_icnt2sh    = 1085492
partiton_reqs_in_parallel = 14127804
partiton_reqs_in_parallel_total    = 61279732
partiton_level_parallism =      21.8076
partiton_level_parallism_total  =      11.0700
partiton_reqs_in_parallel_util = 14127804
partiton_reqs_in_parallel_util_total    = 61279732
gpu_sim_cycle_parition_util = 647245
gpu_tot_sim_cycle_parition_util    = 2793520
partiton_level_parallism_util =      21.8276
partiton_level_parallism_util_total  =      21.9159
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =      28.4087 GB/Sec
L2_BW_total  =      16.2441 GB/Sec
gpu_total_sim_rate=3897

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1184187
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1822, 1521, 1625, 1639, 1351, 1407, 1837, 1682, 2192, 1516, 1219, 1598, 1855, 1815, 1484, 1665, 1473, 1202, 1727, 1609, 1313, 1460, 1800, 1655, 1511, 1344, 1524, 1658, 1524, 1492, 1582, 1563, 1646, 1372, 1485, 1499, 1546, 1692, 1456, 1837, 1202, 1071, 1441, 1155, 1304, 1336, 1077, 1091, 1508, 1439, 1327, 1193, 1183, 1650, 1510, 1173, 1515, 1378, 1423, 1081, 1256, 1460, 1619, 1524, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 1643731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1622793
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 16052
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1183499	W0_Idle:16225814	W0_Scoreboard:125698999	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 509 
maxdqlatency = 0 
maxmflatency = 736059 
averagemflatency = 6274 
max_icnt2mem_latency = 735841 
max_icnt2sh_latency = 6810088 
mrq_lat_table:16823 	291 	450 	1299 	797 	774 	800 	694 	228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1022232 	101071 	5703 	3861 	1576 	2262 	4204 	3530 	2831 	4028 	4103 	7412 	4444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	757779 	77256 	119462 	58902 	59676 	45692 	8296 	3588 	2587 	1403 	2287 	4168 	3535 	2805 	4029 	4108 	7410 	4440 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	419593 	231414 	184614 	35215 	4560 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	127570 	158126 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4637 	71 	27 	38 	80 	173 	268 	287 	259 	194 	62 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11        17        18        18        22        14        22        20        14        18        14        14 
dram[1]:        16        16        17        16        14         9        10        13        10        28        14        14        14        22        14        14 
dram[2]:        16        16        16        16        18        10        20        13        10        21        16        17        22        18        14        16 
dram[3]:        16        16        16        17        12        11        14        14        13        17        18        19        12        12        14        14 
dram[4]:        16        16        17        16        10        14        12        12        15        25        16        12        14        14        14        15 
dram[5]:        16        17        17        17        20        14         8        12        16        14        14        16        18        16        16        12 
dram[6]:        17        16        16        16        15        11        18        11        16        19        12        14         9        12        15        16 
dram[7]:        16        16        17        16        11        10        15        12        16        19        13        14        22        11        16        15 
dram[8]:        16        16        16        16        15        13        15        11        10        14        14        17        12        14        16        16 
dram[9]:        16        16        16        16        19         8        15        14        16        21        14        18        21        12        15        16 
dram[10]:        16        16        16        16        11        10        16        12        16        18        17        15        14        14        16        15 
maximum service time to same row:
dram[0]:    276136    190190    276153    237563    307816    237035    343857    346465    338112    221417    515764    408958    260514    205793    229245    161510 
dram[1]:    239666    244888    244862    218814    255274    299575    229052    341267    218820    257906    289153    515761    312372    268308    229267    334996 
dram[2]:    244875    236940    252708    332720    349049    484526    244883    294355    328229    302187    299585    299584    244854    313786    269584    213619 
dram[3]:    210994    218840    312619    307387    237052    279174    346479    216217    231850    235897    388199    515782    265708    260508    257888    242278 
dram[4]:    242266    349080    161502    268301    306141    338625    364704    343875    273516    229244    393340    453256    200578    297263    263111    218795 
dram[5]:    336013    336113    203201    234911    392066    211004    273535    224055    208404    263118    257852    388189    260499    354130    263928    257872 
dram[6]:    333427    242264    229242    205798    276635    427740    364710    241127    257882    229089    291742    299572    338636    259722    231844    263103 
dram[7]:    221412    364590    200589    190179    515839    448095    447483    296974    273509    205774    547053    362095    505632    260518    244853    263102 
dram[8]:    276127    184946    244871    286546    255287    471493    295798    364718    204028    401181    311136    518389    265717    260499    177154    263122 
dram[9]:    260496    237994    265237    161510    237490    363364    367317    257347    340669    197981    416814    416814    304793    291760    263078    302187 
dram[10]:    190182    184963    111180    216231    362012    362227    247457    226662    291179    200587    458505    520978    373635    312601    260490    364689 
average row accesses per activate:
dram[0]:  2.425000  2.285714  2.461539  2.823529  2.909091  2.931818  3.022222  2.914894  2.823529  2.769231  2.607143  2.938776  2.934783  3.268293  3.024390  2.755556 
dram[1]:  2.341463  2.400000  2.487180  2.086957  2.723404  2.433962  2.472727  2.686275  2.769231  3.063830  2.979592  2.716981  3.350000  3.045455  2.652174  3.128205 
dram[2]:  2.285714  2.526316  2.526316  2.526316  2.844445  2.977273  2.816327  2.464286  2.618182  3.244444  2.561404  2.457627  3.000000  2.791667  2.638298  3.050000 
dram[3]:  2.400000  2.526316  2.461539  2.552632  2.914894  2.888889  2.875000  2.634615  2.959184  2.920000  2.938776  2.900000  3.045455  2.851064  3.050000  3.050000 
dram[4]:  2.461539  2.526316  2.425000  2.400000  3.071429  2.844445  2.686275  2.446429  2.735849  2.862745  2.900000  2.440678  2.913043  2.977778  2.860465  2.638298 
dram[5]:  2.666667  2.621622  2.487180  2.309524  3.368421  3.275000  2.379310  2.322034  2.440678  2.716981  2.685185  2.900000  2.576923  3.350000  2.733333  2.860465 
dram[6]:  2.694444  2.181818  2.341463  2.232558  2.770833  3.116279  2.686275  2.622642  2.788461  2.654546  2.457627  2.457627  2.680000  2.934783  2.673913  2.673913 
dram[7]:  2.526316  2.526316  2.425000  2.400000  2.931818  2.909091  2.464286  2.245902  2.823529  3.152174  2.807692  2.769231  3.139535  3.000000  3.297297  2.711111 
dram[8]:  2.823529  2.181818  2.086957  2.285714  2.568627  3.394737  2.641510  2.584906  2.769231  3.085106  2.938776  3.152174  2.750000  3.022222  2.711111  2.975610 
dram[9]:  2.526316  2.666667  2.086957  2.285714  2.765957  2.866667  2.957447  2.403509  2.607143  3.106383  2.416667  2.807692  3.116279  3.093023  2.952381  2.904762 
dram[10]:  2.400000  2.341463  2.285714  2.285714  2.744681  2.750000  2.634615  2.322034  3.272727  2.716981  2.703704  2.722222  3.116279  2.436364  3.050000  2.489796 
average row locality = 22156/8158 = 2.715862
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        16        17        16        17        16        16        18        16        17        16        14        14 
dram[1]:         0         0         1         0        16        17        16        17        16        16        18        16        16        16        13        13 
dram[2]:         0         0         0         0        16        19        18        18        16        18        18        17        17        16        15        13 
dram[3]:         0         0         0         1        25        18        17        16        17        18        16        17        16        16        13        13 
dram[4]:         0         0         1         0        17        16        16        16        17        18        17        16        16        16        13        14 
dram[5]:         0         1         1         1        16        19        17        16        16        16        17        17        16        16        13        13 
dram[6]:         1         0         0         0        21        22        16        18        17        18        17        17        16        17        13        13 
dram[7]:         0         0         1         0        17        16        17        16        16        17        18        16        17        17        13        13 
dram[8]:         0         0         0         0        19        17        19        16        16        17        16        17        24        18        13        13 
dram[9]:         0         0         0         0        18        17        18        16        18        18        17        18        17        16        15        13 
dram[10]:         0         0         0         0        17        20        16        16        16        16        18        19        17        17        13        13 
total reads: 2180
min_bank_accesses = 0!
chip skew: 206/191 = 1.08
average mf latency per bank:
dram[0]:     428658    433924    308481    332231    224858    252588    290267    301731    414480    376720    318631    317261    406702    388515    300653    291992
dram[1]:     412856    443271    304410    297899    280071    226226    266126    280985    470668    435253    307161    302989    410801    382552    301443    326266
dram[2]:     408066    409985    336132    309178    234296    251953    291333    282506    351581    416045    300312    289973    418965    420597    318347    324588
dram[3]:     410778    441342    331285    346482    235553    242913    281821    250371    403099    409403    317058    308869    372938    390548    292633    321243
dram[4]:     430466    450787    333910    332864    272566    244409    315898    272025    340213    326139    318881    328866    377394    392230    316911    308505
dram[5]:     415088    421391    304424    304488    259041    229227    291625    294308    328125    370418    319409    327650    389020    382959    324040    322037
dram[6]:     457948    415213    300249    324082    235384    261823    303407    287606    329762    368883    321516    336121    405615    390033    299600    322010
dram[7]:     425282    410018    269264    304028    256845    273093    280569    242041    321808    350072    327984    325587    380548    381516    327502    314202
dram[8]:     435081    440701    302925    331353    223151    244263    259650    254960    315853    350572    328373    320512    375530    391721    311207    315810
dram[9]:     469873    447833    309964    316719    244967    252241    251441    272544    305405    320223    321793    315741    394463    401317    330719    304523
dram[10]:     438771    462635    306251    323511    245372    237282    270856    260756    424103    394067    313246    319787    404640    394723    289530    310990
maximum mf latency per bank:
dram[0]:     698391    698391    599837    599838    691393    691366    664998    664884    731857    731730    735539    735541    735988    735990    693212    677840
dram[1]:     698170    698065    599840    599977    692057    692072    664800    664683    731715    731858    735523    735525    736011    736013    690513    690515
dram[2]:     698067    698191    599865    599866    692074    692076    664622    664623    731829    731713    735480    735482    735998    736000    690627    690607
dram[3]:     698068    698069    599868    599869    692078    692109    662288    662290    731875    731760    735532    735534    736010    736012    693097    693208
dram[4]:     698393    698395    599871    599893    692109    689584    662399    662285    731790    731762    735484    735486    735969    735971    693221    693323
dram[5]:     698397    698515    599849    599851    691970    691999    662285    664604    731876    731761    735532    735534    735984    735986    693209    693210
dram[6]:     698504    697696    599987    599996    691998    692017    664718    664605    731877    731760    735662    735535    735973    735975    677845    677845
dram[7]:     697820    697696    599909    599986    692092    692004    664606    664718    731762    731899    735566    735568    735988    735990    690537    690539
dram[8]:     697802    697698    623274    623275    692093    692006    664729    662201    731762    731867    735536    735538    735964    735966    690540    693208
dram[9]:     697700    698174    623277    599954    692007    692008    664879    664881    731889    731776    735555    735557    736059    735974    693322    693337
dram[10]:     698388    698390    599956    599956    691946    691947    664883    664885    731870    731827    735529    735531    735957    735959    693210    693212
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390527 n_nop=6381648 n_act=717 n_pre=701 n_req=2010 n_rd=7268 n_write=193 bw_util=0.002335
n_activity=38542 dram_eff=0.3872
bk0: 388a 6387223i bk1: 384a 6387262i bk2: 384a 6387752i bk3: 384a 6387536i bk4: 448a 6387000i bk5: 448a 6386920i bk6: 480a 6387223i bk7: 480a 6387085i bk8: 512a 6386769i bk9: 512a 6386454i bk10: 512a 6386754i bk11: 512a 6387037i bk12: 472a 6387780i bk13: 472a 6387368i bk14: 440a 6387577i bk15: 440a 6387149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00743569
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390527 n_nop=6381612 n_act=742 n_pre=726 n_req=2005 n_rd=7256 n_write=191 bw_util=0.002331
n_activity=39300 dram_eff=0.379
bk0: 384a 6387044i bk1: 384a 6386835i bk2: 384a 6387668i bk3: 384a 6387245i bk4: 448a 6387279i bk5: 448a 6386822i bk6: 480a 6386885i bk7: 480a 6386796i bk8: 512a 6387210i bk9: 512a 6386611i bk10: 512a 6386792i bk11: 512a 6386544i bk12: 472a 6387455i bk13: 472a 6387049i bk14: 436a 6386878i bk15: 436a 6387335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.00827569
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390527 n_nop=6381594 n_act=746 n_pre=730 n_req=2015 n_rd=7256 n_write=201 bw_util=0.002334
n_activity=39702 dram_eff=0.3756
bk0: 384a 6387204i bk1: 384a 6387587i bk2: 384a 6387830i bk3: 384a 6387738i bk4: 448a 6387629i bk5: 448a 6387019i bk6: 480a 6386799i bk7: 480a 6387046i bk8: 512a 6386609i bk9: 512a 6386890i bk10: 512a 6386823i bk11: 512a 6386534i bk12: 472a 6387286i bk13: 472a 6386830i bk14: 436a 6387141i bk15: 436a 6387142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00752786
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390527 n_nop=6381644 n_act=716 n_pre=700 n_req=2019 n_rd=7264 n_write=203 bw_util=0.002337
n_activity=39225 dram_eff=0.3807
bk0: 384a 6387013i bk1: 384a 6386550i bk2: 384a 6387057i bk3: 384a 6387371i bk4: 448a 6386736i bk5: 448a 6386488i bk6: 484a 6387252i bk7: 484a 6386418i bk8: 512a 6386513i bk9: 512a 6386233i bk10: 512a 6386856i bk11: 512a 6386388i bk12: 472a 6386791i bk13: 472a 6386696i bk14: 436a 6387430i bk15: 436a 6386751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0122322
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390527 n_nop=6381588 n_act=745 n_pre=729 n_req=2011 n_rd=7272 n_write=193 bw_util=0.002336
n_activity=39432 dram_eff=0.3786
bk0: 384a 6387293i bk1: 384a 6386742i bk2: 384a 6387036i bk3: 384a 6387005i bk4: 448a 6386660i bk5: 448a 6386867i bk6: 484a 6386469i bk7: 484a 6386602i bk8: 512a 6386194i bk9: 512a 6386151i bk10: 512a 6386506i bk11: 512a 6386393i bk12: 472a 6387047i bk13: 472a 6386717i bk14: 440a 6386762i bk15: 440a 6386786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.0113039
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390527 n_nop=6381586 n_act=745 n_pre=729 n_req=2013 n_rd=7272 n_write=195 bw_util=0.002337
n_activity=39424 dram_eff=0.3788
bk0: 384a 6387201i bk1: 384a 6387025i bk2: 384a 6387480i bk3: 384a 6387337i bk4: 448a 6387037i bk5: 448a 6387006i bk6: 484a 6386913i bk7: 484a 6386686i bk8: 512a 6386596i bk9: 512a 6386681i bk10: 512a 6386857i bk11: 512a 6386610i bk12: 472a 6386973i bk13: 472a 6387058i bk14: 440a 6387325i bk15: 440a 6386956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00822436
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390527 n_nop=6381521 n_act=772 n_pre=756 n_req=2024 n_rd=7272 n_write=206 bw_util=0.00234
n_activity=40892 dram_eff=0.3657
bk0: 384a 6387266i bk1: 384a 6386883i bk2: 384a 6387368i bk3: 384a 6387061i bk4: 448a 6386856i bk5: 448a 6387107i bk6: 484a 6386933i bk7: 484a 6386952i bk8: 512a 6387076i bk9: 512a 6386689i bk10: 512a 6386947i bk11: 512a 6386676i bk12: 472a 6387254i bk13: 472a 6387165i bk14: 440a 6387262i bk15: 440a 6386868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.00966681
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390527 n_nop=6381621 n_act=732 n_pre=716 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002334
n_activity=39033 dram_eff=0.3821
bk0: 384a 6386973i bk1: 384a 6386810i bk2: 384a 6387408i bk3: 384a 6386765i bk4: 448a 6386489i bk5: 448a 6386687i bk6: 484a 6386726i bk7: 484a 6386353i bk8: 512a 6386093i bk9: 512a 6386272i bk10: 512a 6386452i bk11: 512a 6386590i bk12: 472a 6387184i bk13: 472a 6387040i bk14: 436a 6387535i bk15: 436a 6386603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0105154
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390527 n_nop=6381594 n_act=738 n_pre=722 n_req=2022 n_rd=7268 n_write=205 bw_util=0.002339
n_activity=39633 dram_eff=0.3771
bk0: 384a 6387917i bk1: 384a 6387524i bk2: 384a 6387645i bk3: 384a 6387435i bk4: 448a 6387290i bk5: 448a 6387425i bk6: 484a 6386936i bk7: 484a 6387288i bk8: 512a 6386808i bk9: 512a 6386614i bk10: 512a 6387132i bk11: 512a 6387192i bk12: 476a 6387261i bk13: 472a 6387299i bk14: 436a 6387251i bk15: 436a 6387512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00640558
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390527 n_nop=6381600 n_act=743 n_pre=727 n_req=2015 n_rd=7256 n_write=201 bw_util=0.002334
n_activity=40240 dram_eff=0.3706
bk0: 384a 6387181i bk1: 384a 6387001i bk2: 384a 6386893i bk3: 384a 6387105i bk4: 448a 6386808i bk5: 448a 6387274i bk6: 484a 6387142i bk7: 484a 6386471i bk8: 512a 6386383i bk9: 512a 6386435i bk10: 512a 6386643i bk11: 512a 6386578i bk12: 468a 6387571i bk13: 468a 6387291i bk14: 436a 6387847i bk15: 436a 6387235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00858489
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390527 n_nop=6381563 n_act=763 n_pre=747 n_req=2012 n_rd=7256 n_write=198 bw_util=0.002333
n_activity=39861 dram_eff=0.374
bk0: 384a 6387637i bk1: 384a 6387392i bk2: 384a 6387740i bk3: 384a 6387514i bk4: 448a 6387136i bk5: 448a 6386905i bk6: 484a 6386798i bk7: 484a 6386959i bk8: 512a 6386921i bk9: 512a 6386422i bk10: 512a 6386206i bk11: 512a 6386467i bk12: 468a 6387652i bk13: 468a 6387151i bk14: 436a 6387593i bk15: 436a 6387151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.00842262

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53773, Miss = 909, Miss_rate = 0.017, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[1]: Access = 53204, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[2]: Access = 53122, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 52894, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[4]: Access = 53043, Miss = 907, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[5]: Access = 53434, Miss = 907, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[6]: Access = 52093, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[7]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[8]: Access = 52459, Miss = 909, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[9]: Access = 52678, Miss = 909, Miss_rate = 0.017, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[10]: Access = 52823, Miss = 909, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[11]: Access = 52385, Miss = 909, Miss_rate = 0.017, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[12]: Access = 52566, Miss = 909, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[13]: Access = 52529, Miss = 909, Miss_rate = 0.017, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[14]: Access = 52463, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[15]: Access = 52562, Miss = 908, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[16]: Access = 60482, Miss = 909, Miss_rate = 0.015, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[17]: Access = 52596, Miss = 908, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[18]: Access = 52325, Miss = 907, Miss_rate = 0.017, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[19]: Access = 52928, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[20]: Access = 51986, Miss = 907, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[21]: Access = 52732, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3723
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3451
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289541
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 44.436
	minimum = 6
	maximum = 862
Network latency average = 26.6828
	minimum = 6
	maximum = 680
Slowest packet = 1952737
Flit latency average = 22.4298
	minimum = 6
	maximum = 680
Slowest flit = 3411310
Fragmentation average = 0.0116934
	minimum = 0
	maximum = 447
Injected packet rate average = 0.00599441
	minimum = 0.00437147 (at node 25)
	maximum = 0.00696549 (at node 26)
Accepted packet rate average = 0.00599441
	minimum = 0.00437147 (at node 25)
	maximum = 0.00696549 (at node 26)
Injected flit rate average = 0.0103142
	minimum = 0.00452429 (at node 25)
	maximum = 0.0167565 (at node 48)
Accepted flit rate average= 0.0103142
	minimum = 0.00684586 (at node 45)
	maximum = 0.0167272 (at node 26)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.5566 (15 samples)
	minimum = 6 (15 samples)
	maximum = 382 (15 samples)
Network latency average = 19.8974 (15 samples)
	minimum = 6 (15 samples)
	maximum = 275.667 (15 samples)
Flit latency average = 21.4454 (15 samples)
	minimum = 6 (15 samples)
	maximum = 275.133 (15 samples)
Fragmentation average = 0.00334287 (15 samples)
	minimum = 0 (15 samples)
	maximum = 88.2 (15 samples)
Injected packet rate average = 0.0130059 (15 samples)
	minimum = 0.00952347 (15 samples)
	maximum = 0.0407477 (15 samples)
Accepted packet rate average = 0.0130059 (15 samples)
	minimum = 0.00952347 (15 samples)
	maximum = 0.0407477 (15 samples)
Injected flit rate average = 0.0199944 (15 samples)
	minimum = 0.0121004 (15 samples)
	maximum = 0.0533086 (15 samples)
Accepted flit rate average = 0.0199944 (15 samples)
	minimum = 0.0144613 (15 samples)
	maximum = 0.0752375 (15 samples)
Injected packet size average = 1.53733 (15 samples)
Accepted packet size average = 1.53733 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 49 min, 45 sec (6585 sec)
gpgpu_simulation_rate = 3897 (inst/sec)
gpgpu_simulation_rate = 1034 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 37224
gpu_sim_insn = 1122762
gpu_ipc =      30.1623
gpu_tot_sim_cycle = 7071265
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       3.7884
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 307686
gpu_stall_icnt2sh    = 1085501
partiton_reqs_in_parallel = 818928
partiton_reqs_in_parallel_total    = 75407536
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.7797
partiton_reqs_in_parallel_util = 818928
partiton_reqs_in_parallel_util_total    = 75407536
gpu_sim_cycle_parition_util = 37224
gpu_tot_sim_cycle_parition_util    = 3440765
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9168
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =      12.4362 GB/Sec
L2_BW_total  =      15.7138 GB/Sec
gpu_total_sim_rate=4030

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1208212
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1843, 1542, 1646, 1675, 1372, 1443, 1873, 1703, 2213, 1552, 1255, 1619, 1876, 1836, 1520, 1686, 1509, 1223, 1748, 1645, 1349, 1481, 1821, 1676, 1532, 1380, 1545, 1679, 1560, 1513, 1603, 1599, 1667, 1408, 1506, 1535, 1567, 1728, 1477, 1858, 1223, 1107, 1462, 1176, 1340, 1357, 1098, 1112, 1529, 1460, 1363, 1214, 1219, 1671, 1546, 1194, 1551, 1399, 1444, 1102, 1277, 1481, 1655, 1545, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 1663183
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1642245
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 16052
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1210383	W0_Idle:18042029	W0_Scoreboard:125716885	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 509 
maxdqlatency = 0 
maxmflatency = 736059 
averagemflatency = 6258 
max_icnt2mem_latency = 735841 
max_icnt2sh_latency = 7071264 
mrq_lat_table:16823 	291 	450 	1299 	797 	774 	800 	694 	228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1026076 	101492 	5703 	3861 	1624 	2343 	4332 	3791 	2932 	4028 	4103 	7412 	4444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	759987 	77390 	119519 	59105 	60867 	46164 	8296 	3588 	2594 	1444 	2368 	4296 	3796 	2906 	4029 	4108 	7410 	4440 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	421389 	231659 	184621 	35215 	4560 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	127570 	160962 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4644 	71 	27 	38 	81 	175 	271 	294 	260 	194 	62 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11        17        18        18        22        14        22        20        14        18        14        14 
dram[1]:        16        16        17        16        14         9        10        13        10        28        14        14        14        22        14        14 
dram[2]:        16        16        16        16        18        10        20        13        10        21        16        17        22        18        14        16 
dram[3]:        16        16        16        17        12        11        14        14        13        17        18        19        12        12        14        14 
dram[4]:        16        16        17        16        10        14        12        12        15        25        16        12        14        14        14        15 
dram[5]:        16        17        17        17        20        14         8        12        16        14        14        16        18        16        16        12 
dram[6]:        17        16        16        16        15        11        18        11        16        19        12        14         9        12        15        16 
dram[7]:        16        16        17        16        11        10        15        12        16        19        13        14        22        11        16        15 
dram[8]:        16        16        16        16        15        13        15        11        10        14        14        17        12        14        16        16 
dram[9]:        16        16        16        16        19         8        15        14        16        21        14        18        21        12        15        16 
dram[10]:        16        16        16        16        11        10        16        12        16        18        17        15        14        14        16        15 
maximum service time to same row:
dram[0]:    276136    190190    276153    237563    307816    237035    343857    346465    338112    221417    515764    408958    260514    205793    229245    161510 
dram[1]:    239666    244888    244862    218814    255274    299575    229052    341267    218820    257906    289153    515761    312372    268308    229267    334996 
dram[2]:    244875    236940    252708    332720    349049    484526    244883    294355    328229    302187    299585    299584    244854    313786    269584    213619 
dram[3]:    210994    218840    312619    307387    237052    279174    346479    216217    231850    235897    388199    515782    265708    260508    257888    242278 
dram[4]:    242266    349080    161502    268301    306141    338625    364704    343875    273516    229244    393340    453256    200578    297263    263111    218795 
dram[5]:    336013    336113    203201    234911    392066    211004    273535    224055    208404    263118    257852    388189    260499    354130    263928    257872 
dram[6]:    333427    242264    229242    205798    276635    427740    364710    241127    257882    229089    291742    299572    338636    259722    231844    263103 
dram[7]:    221412    364590    200589    190179    515839    448095    447483    296974    273509    205774    547053    362095    505632    260518    244853    263102 
dram[8]:    276127    184946    244871    286546    255287    471493    295798    364718    204028    401181    311136    518389    265717    260499    177154    263122 
dram[9]:    260496    237994    265237    161510    237490    363364    367317    257347    340669    197981    416814    416814    304793    291760    263078    302187 
dram[10]:    190182    184963    111180    216231    362012    362227    247457    226662    291179    200587    458505    520978    373635    312601    260490    364689 
average row accesses per activate:
dram[0]:  2.425000  2.285714  2.461539  2.823529  2.909091  2.931818  3.022222  2.914894  2.823529  2.769231  2.607143  2.938776  2.934783  3.268293  3.024390  2.755556 
dram[1]:  2.341463  2.400000  2.487180  2.086957  2.723404  2.433962  2.472727  2.686275  2.769231  3.063830  2.979592  2.716981  3.350000  3.045455  2.652174  3.128205 
dram[2]:  2.285714  2.526316  2.526316  2.526316  2.844445  2.977273  2.816327  2.464286  2.618182  3.244444  2.561404  2.457627  3.000000  2.791667  2.638298  3.050000 
dram[3]:  2.400000  2.526316  2.461539  2.552632  2.914894  2.888889  2.875000  2.634615  2.959184  2.920000  2.938776  2.900000  3.045455  2.851064  3.050000  3.050000 
dram[4]:  2.461539  2.526316  2.425000  2.400000  3.071429  2.844445  2.686275  2.446429  2.735849  2.862745  2.900000  2.440678  2.913043  2.977778  2.860465  2.638298 
dram[5]:  2.666667  2.621622  2.487180  2.309524  3.368421  3.275000  2.379310  2.322034  2.440678  2.716981  2.685185  2.900000  2.576923  3.350000  2.733333  2.860465 
dram[6]:  2.694444  2.181818  2.341463  2.232558  2.770833  3.116279  2.686275  2.622642  2.788461  2.654546  2.457627  2.457627  2.680000  2.934783  2.673913  2.673913 
dram[7]:  2.526316  2.526316  2.425000  2.400000  2.931818  2.909091  2.464286  2.245902  2.823529  3.152174  2.807692  2.769231  3.139535  3.000000  3.297297  2.711111 
dram[8]:  2.823529  2.181818  2.086957  2.285714  2.568627  3.394737  2.641510  2.584906  2.769231  3.085106  2.938776  3.152174  2.750000  3.022222  2.711111  2.975610 
dram[9]:  2.526316  2.666667  2.086957  2.285714  2.765957  2.866667  2.957447  2.403509  2.607143  3.106383  2.416667  2.807692  3.116279  3.093023  2.952381  2.904762 
dram[10]:  2.400000  2.341463  2.285714  2.285714  2.744681  2.750000  2.634615  2.322034  3.272727  2.716981  2.703704  2.722222  3.116279  2.436364  3.050000  2.489796 
average row locality = 22156/8158 = 2.715862
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        16        17        16        17        16        16        18        16        17        16        14        14 
dram[1]:         0         0         1         0        16        17        16        17        16        16        18        16        16        16        13        13 
dram[2]:         0         0         0         0        16        19        18        18        16        18        18        17        17        16        15        13 
dram[3]:         0         0         0         1        25        18        17        16        17        18        16        17        16        16        13        13 
dram[4]:         0         0         1         0        17        16        16        16        17        18        17        16        16        16        13        14 
dram[5]:         0         1         1         1        16        19        17        16        16        16        17        17        16        16        13        13 
dram[6]:         1         0         0         0        21        22        16        18        17        18        17        17        16        17        13        13 
dram[7]:         0         0         1         0        17        16        17        16        16        17        18        16        17        17        13        13 
dram[8]:         0         0         0         0        19        17        19        16        16        17        16        17        24        18        13        13 
dram[9]:         0         0         0         0        18        17        18        16        18        18        17        18        17        16        15        13 
dram[10]:         0         0         0         0        17        20        16        16        16        16        18        19        17        17        13        13 
total reads: 2180
min_bank_accesses = 0!
chip skew: 206/191 = 1.08
average mf latency per bank:
dram[0]:     431982    437407    308635    332389    224898    252617    290285    301737    414480    376720    318631    317261    406702    388515    303442    294074
dram[1]:     415508    446046    304562    298040    280105    226267    266146    281004    470668    435253    307161    302989    410801    382552    303454    328720
dram[2]:     409723    412817    336281    309306    234324    251997    291350    282523    351581    416045    300312    289973    418965    420597    320002    327150
dram[3]:     415302    443734    331432    346627    235593    242948    281833    250387    403099    409403    317058    308869    372938    390548    294745    323800
dram[4]:     433856    452823    334049    333004    272604    244446    315912    272034    340213    326139    318881    328866    377394    392230    318230    311060
dram[5]:     417910    422468    304557    304629    259081    229249    291640    294315    328125    370418    319409    327650    389020    382959    326799    323754
dram[6]:     461385    419677    300405    324232    235421    261853    303416    287619    329762    368883    321516    336121    405615    390033    302091    324075
dram[7]:     429400    413140    269399    304167    256881    273130    280579    242054    321808    350072    327984    325587    380548    381516    329243    316859
dram[8]:     437801    444429    303103    331492    223188    244312    259656    254972    315853    350572    328373    320512    376611    391721    314185    318371
dram[9]:     472785    449755    310119    316866    245005    252275    251457    272555    305405    320223    321793    315741    394463    401317    333660    307228
dram[10]:     441230    463754    306396    323665    245400    237322    270868    260763    424103    394067    313246    319787    404640    394723    292403    312850
maximum mf latency per bank:
dram[0]:     698391    698391    599837    599838    691393    691366    664998    664884    731857    731730    735539    735541    735988    735990    693212    677840
dram[1]:     698170    698065    599840    599977    692057    692072    664800    664683    731715    731858    735523    735525    736011    736013    690513    690515
dram[2]:     698067    698191    599865    599866    692074    692076    664622    664623    731829    731713    735480    735482    735998    736000    690627    690607
dram[3]:     698068    698069    599868    599869    692078    692109    662288    662290    731875    731760    735532    735534    736010    736012    693097    693208
dram[4]:     698393    698395    599871    599893    692109    689584    662399    662285    731790    731762    735484    735486    735969    735971    693221    693323
dram[5]:     698397    698515    599849    599851    691970    691999    662285    664604    731876    731761    735532    735534    735984    735986    693209    693210
dram[6]:     698504    697696    599987    599996    691998    692017    664718    664605    731877    731760    735662    735535    735973    735975    677845    677845
dram[7]:     697820    697696    599909    599986    692092    692004    664606    664718    731762    731899    735566    735568    735988    735990    690537    690539
dram[8]:     697802    697698    623274    623275    692093    692006    664729    662201    731762    731867    735536    735538    735964    735966    690540    693208
dram[9]:     697700    698174    623277    599954    692007    692008    664879    664881    731889    731776    735555    735557    736059    735974    693322    693337
dram[10]:     698388    698390    599956    599956    691946    691947    664883    664885    731870    731827    735529    735531    735957    735959    693210    693212
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6459645 n_nop=6450766 n_act=717 n_pre=701 n_req=2010 n_rd=7268 n_write=193 bw_util=0.00231
n_activity=38542 dram_eff=0.3872
bk0: 388a 6456341i bk1: 384a 6456380i bk2: 384a 6456870i bk3: 384a 6456654i bk4: 448a 6456118i bk5: 448a 6456038i bk6: 480a 6456341i bk7: 480a 6456203i bk8: 512a 6455887i bk9: 512a 6455572i bk10: 512a 6455872i bk11: 512a 6456155i bk12: 472a 6456898i bk13: 472a 6456486i bk14: 440a 6456695i bk15: 440a 6456267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00735613
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6459645 n_nop=6450730 n_act=742 n_pre=726 n_req=2005 n_rd=7256 n_write=191 bw_util=0.002306
n_activity=39300 dram_eff=0.379
bk0: 384a 6456162i bk1: 384a 6455953i bk2: 384a 6456786i bk3: 384a 6456363i bk4: 448a 6456397i bk5: 448a 6455940i bk6: 480a 6456003i bk7: 480a 6455914i bk8: 512a 6456328i bk9: 512a 6455729i bk10: 512a 6455910i bk11: 512a 6455662i bk12: 472a 6456573i bk13: 472a 6456167i bk14: 436a 6455996i bk15: 436a 6456453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.00818714
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6459645 n_nop=6450712 n_act=746 n_pre=730 n_req=2015 n_rd=7256 n_write=201 bw_util=0.002309
n_activity=39702 dram_eff=0.3756
bk0: 384a 6456322i bk1: 384a 6456705i bk2: 384a 6456948i bk3: 384a 6456856i bk4: 448a 6456747i bk5: 448a 6456137i bk6: 480a 6455917i bk7: 480a 6456164i bk8: 512a 6455727i bk9: 512a 6456008i bk10: 512a 6455941i bk11: 512a 6455652i bk12: 472a 6456404i bk13: 472a 6455948i bk14: 436a 6456259i bk15: 436a 6456260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00744731
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6459645 n_nop=6450762 n_act=716 n_pre=700 n_req=2019 n_rd=7264 n_write=203 bw_util=0.002312
n_activity=39225 dram_eff=0.3807
bk0: 384a 6456131i bk1: 384a 6455668i bk2: 384a 6456175i bk3: 384a 6456489i bk4: 448a 6455854i bk5: 448a 6455606i bk6: 484a 6456370i bk7: 484a 6455536i bk8: 512a 6455631i bk9: 512a 6455351i bk10: 512a 6455974i bk11: 512a 6455506i bk12: 472a 6455909i bk13: 472a 6455814i bk14: 436a 6456548i bk15: 436a 6455869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0121013
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6459645 n_nop=6450706 n_act=745 n_pre=729 n_req=2011 n_rd=7272 n_write=193 bw_util=0.002311
n_activity=39432 dram_eff=0.3786
bk0: 384a 6456411i bk1: 384a 6455860i bk2: 384a 6456154i bk3: 384a 6456123i bk4: 448a 6455778i bk5: 448a 6455985i bk6: 484a 6455587i bk7: 484a 6455720i bk8: 512a 6455312i bk9: 512a 6455269i bk10: 512a 6455624i bk11: 512a 6455511i bk12: 472a 6456165i bk13: 472a 6455835i bk14: 440a 6455880i bk15: 440a 6455904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.011183
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6459645 n_nop=6450704 n_act=745 n_pre=729 n_req=2013 n_rd=7272 n_write=195 bw_util=0.002312
n_activity=39424 dram_eff=0.3788
bk0: 384a 6456319i bk1: 384a 6456143i bk2: 384a 6456598i bk3: 384a 6456455i bk4: 448a 6456155i bk5: 448a 6456124i bk6: 484a 6456031i bk7: 484a 6455804i bk8: 512a 6455714i bk9: 512a 6455799i bk10: 512a 6455975i bk11: 512a 6455728i bk12: 472a 6456091i bk13: 472a 6456176i bk14: 440a 6456443i bk15: 440a 6456074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00813636
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6459645 n_nop=6450639 n_act=772 n_pre=756 n_req=2024 n_rd=7272 n_write=206 bw_util=0.002315
n_activity=40892 dram_eff=0.3657
bk0: 384a 6456384i bk1: 384a 6456001i bk2: 384a 6456486i bk3: 384a 6456179i bk4: 448a 6455974i bk5: 448a 6456225i bk6: 484a 6456051i bk7: 484a 6456070i bk8: 512a 6456194i bk9: 512a 6455807i bk10: 512a 6456065i bk11: 512a 6455794i bk12: 472a 6456372i bk13: 472a 6456283i bk14: 440a 6456380i bk15: 440a 6455986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.00956337
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6459645 n_nop=6450739 n_act=732 n_pre=716 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002309
n_activity=39033 dram_eff=0.3821
bk0: 384a 6456091i bk1: 384a 6455928i bk2: 384a 6456526i bk3: 384a 6455883i bk4: 448a 6455607i bk5: 448a 6455805i bk6: 484a 6455844i bk7: 484a 6455471i bk8: 512a 6455211i bk9: 512a 6455390i bk10: 512a 6455570i bk11: 512a 6455708i bk12: 472a 6456302i bk13: 472a 6456158i bk14: 436a 6456653i bk15: 436a 6455721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0104029
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6459645 n_nop=6450712 n_act=738 n_pre=722 n_req=2022 n_rd=7268 n_write=205 bw_util=0.002314
n_activity=39633 dram_eff=0.3771
bk0: 384a 6457035i bk1: 384a 6456642i bk2: 384a 6456763i bk3: 384a 6456553i bk4: 448a 6456408i bk5: 448a 6456543i bk6: 484a 6456054i bk7: 484a 6456406i bk8: 512a 6455926i bk9: 512a 6455732i bk10: 512a 6456250i bk11: 512a 6456310i bk12: 476a 6456379i bk13: 472a 6456417i bk14: 436a 6456369i bk15: 436a 6456630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00633704
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6459645 n_nop=6450718 n_act=743 n_pre=727 n_req=2015 n_rd=7256 n_write=201 bw_util=0.002309
n_activity=40240 dram_eff=0.3706
bk0: 384a 6456299i bk1: 384a 6456119i bk2: 384a 6456011i bk3: 384a 6456223i bk4: 448a 6455926i bk5: 448a 6456392i bk6: 484a 6456260i bk7: 484a 6455589i bk8: 512a 6455501i bk9: 512a 6455553i bk10: 512a 6455761i bk11: 512a 6455696i bk12: 468a 6456689i bk13: 468a 6456409i bk14: 436a 6456965i bk15: 436a 6456353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00849304
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6459645 n_nop=6450681 n_act=763 n_pre=747 n_req=2012 n_rd=7256 n_write=198 bw_util=0.002308
n_activity=39861 dram_eff=0.374
bk0: 384a 6456755i bk1: 384a 6456510i bk2: 384a 6456858i bk3: 384a 6456632i bk4: 448a 6456254i bk5: 448a 6456023i bk6: 484a 6455916i bk7: 484a 6456077i bk8: 512a 6456039i bk9: 512a 6455540i bk10: 512a 6455324i bk11: 512a 6455585i bk12: 468a 6456770i bk13: 468a 6456269i bk14: 436a 6456711i bk15: 436a 6456269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0083325

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53970, Miss = 909, Miss_rate = 0.017, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[1]: Access = 53387, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[2]: Access = 53316, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 53088, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[4]: Access = 53226, Miss = 907, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[5]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[6]: Access = 52286, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[7]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[8]: Access = 52644, Miss = 909, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[9]: Access = 52863, Miss = 909, Miss_rate = 0.017, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[10]: Access = 53013, Miss = 909, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[11]: Access = 52556, Miss = 909, Miss_rate = 0.017, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[12]: Access = 52760, Miss = 909, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[13]: Access = 52722, Miss = 909, Miss_rate = 0.017, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[14]: Access = 52643, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[15]: Access = 52758, Miss = 908, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[16]: Access = 61384, Miss = 909, Miss_rate = 0.015, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[17]: Access = 52786, Miss = 908, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[18]: Access = 52526, Miss = 907, Miss_rate = 0.017, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[19]: Access = 53124, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[20]: Access = 52177, Miss = 907, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[21]: Access = 52920, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3723
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3451
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292377
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 47.3875
	minimum = 6
	maximum = 501
Network latency average = 27.3158
	minimum = 6
	maximum = 335
Slowest packet = 2337389
Flit latency average = 31.8357
	minimum = 6
	maximum = 334
Slowest flit = 4024839
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00262418
	minimum = 0.0017731 (at node 23)
	maximum = 0.0121162 (at node 44)
Accepted packet rate average = 0.00262418
	minimum = 0.0017731 (at node 23)
	maximum = 0.0121162 (at node 44)
Injected flit rate average = 0.00393628
	minimum = 0.00268651 (at node 23)
	maximum = 0.0134057 (at node 44)
Accepted flit rate average= 0.00393628
	minimum = 0.00263278 (at node 23)
	maximum = 0.0229428 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.546 (16 samples)
	minimum = 6 (16 samples)
	maximum = 389.438 (16 samples)
Network latency average = 20.361 (16 samples)
	minimum = 6 (16 samples)
	maximum = 279.375 (16 samples)
Flit latency average = 22.0948 (16 samples)
	minimum = 6 (16 samples)
	maximum = 278.812 (16 samples)
Fragmentation average = 0.00313394 (16 samples)
	minimum = 0 (16 samples)
	maximum = 82.6875 (16 samples)
Injected packet rate average = 0.0123571 (16 samples)
	minimum = 0.00903907 (16 samples)
	maximum = 0.0389583 (16 samples)
Accepted packet rate average = 0.0123571 (16 samples)
	minimum = 0.00903907 (16 samples)
	maximum = 0.0389583 (16 samples)
Injected flit rate average = 0.0189907 (16 samples)
	minimum = 0.011512 (16 samples)
	maximum = 0.0508146 (16 samples)
Accepted flit rate average = 0.0189907 (16 samples)
	minimum = 0.013722 (16 samples)
	maximum = 0.0719691 (16 samples)
Injected packet size average = 1.53683 (16 samples)
Accepted packet size average = 1.53683 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 50 min, 47 sec (6647 sec)
gpgpu_simulation_rate = 4030 (inst/sec)
gpgpu_simulation_rate = 1063 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 192353
gpu_sim_insn = 1288129
gpu_ipc =       6.6967
gpu_tot_sim_cycle = 7490840
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       3.7481
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 307686
gpu_stall_icnt2sh    = 1085501
partiton_reqs_in_parallel = 4231766
partiton_reqs_in_parallel_total    = 76226464
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.7409
partiton_reqs_in_parallel_util = 4231766
partiton_reqs_in_parallel_util_total    = 76226464
gpu_sim_cycle_parition_util = 192353
gpu_tot_sim_cycle_parition_util    = 3477989
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9212
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =       4.3220 GB/Sec
L2_BW_total  =      14.9446 GB/Sec
gpu_total_sim_rate=4091

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1251928
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1866, 1619, 1669, 1768, 1395, 1466, 1896, 1766, 2306, 1575, 1363, 1642, 1984, 1944, 1543, 1779, 1555, 1269, 1794, 1691, 1395, 1637, 1867, 1722, 1618, 1426, 1591, 1725, 1661, 1559, 1689, 1645, 1760, 1431, 1529, 1558, 1590, 1751, 1570, 1881, 1246, 1130, 1555, 1199, 1433, 1380, 1121, 1135, 1552, 1483, 1386, 1237, 1242, 1694, 1569, 1217, 1629, 1422, 1537, 1125, 1300, 1504, 1678, 1568, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 1663872
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1642934
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 16052
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1216874	W0_Idle:18411888	W0_Scoreboard:131456209	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 509 
maxdqlatency = 0 
maxmflatency = 736059 
averagemflatency = 6228 
max_icnt2mem_latency = 735841 
max_icnt2sh_latency = 7302896 
mrq_lat_table:16823 	291 	450 	1299 	797 	774 	800 	694 	228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1034644 	101492 	5703 	3861 	1630 	2357 	4354 	3801 	2960 	4094 	4160 	7412 	4444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	766665 	77399 	119519 	59105 	62748 	46164 	8296 	3588 	2594 	1450 	2382 	4318 	3806 	2934 	4095 	4165 	7410 	4440 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	429235 	231860 	184622 	35215 	4560 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	127570 	161685 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4786 	71 	27 	38 	81 	182 	275 	309 	285 	211 	68 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11        17        18        18        22        14        22        20        14        18        14        14 
dram[1]:        16        16        17        16        14         9        10        13        10        28        14        14        14        22        14        14 
dram[2]:        16        16        16        16        18        10        20        13        10        21        16        17        22        18        14        16 
dram[3]:        16        16        16        17        12        11        14        14        13        17        18        19        12        12        14        14 
dram[4]:        16        16        17        16        10        14        12        12        15        25        16        12        14        14        14        15 
dram[5]:        16        17        17        17        20        14         8        12        16        14        14        16        18        16        16        12 
dram[6]:        17        16        16        16        15        11        18        11        16        19        12        14         9        12        15        16 
dram[7]:        16        16        17        16        11        10        15        12        16        19        13        14        22        11        16        15 
dram[8]:        16        16        16        16        15        13        15        11        10        14        14        17        12        14        16        16 
dram[9]:        16        16        16        16        19         8        15        14        16        21        14        18        21        12        15        16 
dram[10]:        16        16        16        16        11        10        16        12        16        18        17        15        14        14        16        15 
maximum service time to same row:
dram[0]:    276136    190190    276153    237563    307816    237035    343857    346465    338112    221417    515764    408958    260514    205793    229245    161510 
dram[1]:    239666    244888    244862    218814    255274    299575    229052    341267    218820    257906    289153    515761    312372    268308    229267    334996 
dram[2]:    244875    236940    252708    332720    349049    484526    244883    294355    328229    302187    299585    299584    244854    313786    269584    213619 
dram[3]:    210994    218840    312619    307387    237052    279174    346479    216217    231850    235897    388199    515782    265708    260508    257888    242278 
dram[4]:    242266    349080    161502    268301    306141    338625    364704    343875    273516    229244    393340    453256    200578    297263    263111    218795 
dram[5]:    336013    336113    203201    234911    392066    211004    273535    224055    208404    263118    257852    388189    260499    354130    263928    257872 
dram[6]:    333427    242264    229242    205798    276635    427740    364710    241127    257882    229089    291742    299572    338636    259722    231844    263103 
dram[7]:    221412    364590    200589    190179    515839    448095    447483    296974    273509    205774    547053    362095    505632    260518    244853    263102 
dram[8]:    276127    184946    244871    286546    255287    471493    295798    364718    204028    401181    311136    518389    265717    260499    177154    263122 
dram[9]:    260496    237994    265237    161510    237490    363364    367317    257347    340669    197981    416814    416814    304793    291760    263078    302187 
dram[10]:    190182    184963    111180    216231    362012    362227    247457    226662    291179    200587    458505    520978    373635    312601    260490    364689 
average row accesses per activate:
dram[0]:  2.425000  2.285714  2.461539  2.823529  2.909091  2.931818  3.022222  2.914894  2.823529  2.769231  2.607143  2.938776  2.934783  3.268293  3.024390  2.755556 
dram[1]:  2.341463  2.400000  2.487180  2.086957  2.723404  2.433962  2.472727  2.686275  2.769231  3.063830  2.979592  2.716981  3.350000  3.045455  2.652174  3.128205 
dram[2]:  2.285714  2.526316  2.526316  2.526316  2.844445  2.977273  2.816327  2.464286  2.618182  3.244444  2.561404  2.457627  3.000000  2.791667  2.638298  3.050000 
dram[3]:  2.400000  2.526316  2.461539  2.552632  2.914894  2.888889  2.875000  2.634615  2.959184  2.920000  2.938776  2.900000  3.045455  2.851064  3.050000  3.050000 
dram[4]:  2.461539  2.526316  2.425000  2.400000  3.071429  2.844445  2.686275  2.446429  2.735849  2.862745  2.900000  2.440678  2.913043  2.977778  2.860465  2.638298 
dram[5]:  2.666667  2.621622  2.487180  2.309524  3.368421  3.275000  2.379310  2.322034  2.440678  2.716981  2.685185  2.900000  2.576923  3.350000  2.733333  2.860465 
dram[6]:  2.694444  2.181818  2.341463  2.232558  2.770833  3.116279  2.686275  2.622642  2.788461  2.654546  2.457627  2.457627  2.680000  2.934783  2.673913  2.673913 
dram[7]:  2.526316  2.526316  2.425000  2.400000  2.931818  2.909091  2.464286  2.245902  2.823529  3.152174  2.807692  2.769231  3.139535  3.000000  3.297297  2.711111 
dram[8]:  2.823529  2.181818  2.086957  2.285714  2.568627  3.394737  2.641510  2.584906  2.769231  3.085106  2.938776  3.152174  2.750000  3.022222  2.711111  2.975610 
dram[9]:  2.526316  2.666667  2.086957  2.285714  2.765957  2.866667  2.957447  2.403509  2.607143  3.106383  2.416667  2.807692  3.116279  3.093023  2.952381  2.904762 
dram[10]:  2.400000  2.341463  2.285714  2.285714  2.744681  2.750000  2.634615  2.322034  3.272727  2.716981  2.703704  2.722222  3.116279  2.436364  3.050000  2.489796 
average row locality = 22156/8158 = 2.715862
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        16        17        16        17        16        16        18        16        17        16        14        14 
dram[1]:         0         0         1         0        16        17        16        17        16        16        18        16        16        16        13        13 
dram[2]:         0         0         0         0        16        19        18        18        16        18        18        17        17        16        15        13 
dram[3]:         0         0         0         1        25        18        17        16        17        18        16        17        16        16        13        13 
dram[4]:         0         0         1         0        17        16        16        16        17        18        17        16        16        16        13        14 
dram[5]:         0         1         1         1        16        19        17        16        16        16        17        17        16        16        13        13 
dram[6]:         1         0         0         0        21        22        16        18        17        18        17        17        16        17        13        13 
dram[7]:         0         0         1         0        17        16        17        16        16        17        18        16        17        17        13        13 
dram[8]:         0         0         0         0        19        17        19        16        16        17        16        17        24        18        13        13 
dram[9]:         0         0         0         0        18        17        18        16        18        18        17        18        17        16        15        13 
dram[10]:         0         0         0         0        17        20        16        16        16        16        18        19        17        17        13        13 
total reads: 2180
min_bank_accesses = 0!
chip skew: 206/191 = 1.08
average mf latency per bank:
dram[0]:     434816    438457    309502    332411    224984    254116    290338    304017    415121    377663    318675    317579    409336    388818    303560    294206
dram[1]:     415605    446137    304593    300025    281404    226359    267171    281073    470697    435274    307295    303070    412068    385802    303571    329160
dram[2]:     410599    414738    337799    309345    234928    254825    292298    282569    351613    416078    300344    290131    419048    423506    322120    327536
dram[3]:     415411    443847    332537    347482    236187    243037    282208    250455    403118    409424    317074    309283    372972    392860    295245    323928
dram[4]:     433974    452910    334212    333369    273817    245075    316855    272517    342333    327295    318900    329006    378198    394392    318672    312916
dram[5]:     418008    424355    304722    307104    260315    230556    292658    294993    329459    370597    319669    327682    390278    382985    327312    324874
dram[6]:     464640    420733    300910    324251    235496    261949    305118    287980    331767    368907    321603    336159    407683    391771    302209    324205
dram[7]:     431260    415581    269430    304204    257852    273215    280642    242098    321833    351939    328000    325608    382985    382963    329371    316986
dram[8]:     439686    444527    304508    331862    223276    246701    259703    255731    316983    354352    328526    320665    377153    392992    315263    319659
dram[9]:     473817    451608    310278    317765    248041    252351    252881    273570    310131    320250    321950    315769    396673    403165    334106    308402
dram[10]:     443129    465437    306453    323691    245505    237425    271618    260814    426496    394078    313720    319958    408464    397289    292537    314006
maximum mf latency per bank:
dram[0]:     698391    698391    599837    599838    691393    691366    664998    664884    731857    731730    735539    735541    735988    735990    693212    677840
dram[1]:     698170    698065    599840    599977    692057    692072    664800    664683    731715    731858    735523    735525    736011    736013    690513    690515
dram[2]:     698067    698191    599865    599866    692074    692076    664622    664623    731829    731713    735480    735482    735998    736000    690627    690607
dram[3]:     698068    698069    599868    599869    692078    692109    662288    662290    731875    731760    735532    735534    736010    736012    693097    693208
dram[4]:     698393    698395    599871    599893    692109    689584    662399    662285    731790    731762    735484    735486    735969    735971    693221    693323
dram[5]:     698397    698515    599849    599851    691970    691999    662285    664604    731876    731761    735532    735534    735984    735986    693209    693210
dram[6]:     698504    697696    599987    599996    691998    692017    664718    664605    731877    731760    735662    735535    735973    735975    677845    677845
dram[7]:     697820    697696    599909    599986    692092    692004    664606    664718    731762    731899    735566    735568    735988    735990    690537    690539
dram[8]:     697802    697698    623274    623275    692093    692006    664729    662201    731762    731867    735536    735538    735964    735966    690540    693208
dram[9]:     697700    698174    623277    599954    692007    692008    664879    664881    731889    731776    735555    735557    736059    735974    693322    693337
dram[10]:     698388    698390    599956    599956    691946    691947    664883    664885    731870    731827    735529    735531    735957    735959    693210    693212
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6816815 n_nop=6807936 n_act=717 n_pre=701 n_req=2010 n_rd=7268 n_write=193 bw_util=0.002189
n_activity=38542 dram_eff=0.3872
bk0: 388a 6813511i bk1: 384a 6813550i bk2: 384a 6814040i bk3: 384a 6813824i bk4: 448a 6813288i bk5: 448a 6813208i bk6: 480a 6813511i bk7: 480a 6813373i bk8: 512a 6813057i bk9: 512a 6812742i bk10: 512a 6813042i bk11: 512a 6813325i bk12: 472a 6814068i bk13: 472a 6813656i bk14: 440a 6813865i bk15: 440a 6813437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0069707
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6816815 n_nop=6807900 n_act=742 n_pre=726 n_req=2005 n_rd=7256 n_write=191 bw_util=0.002185
n_activity=39300 dram_eff=0.379
bk0: 384a 6813332i bk1: 384a 6813123i bk2: 384a 6813956i bk3: 384a 6813533i bk4: 448a 6813567i bk5: 448a 6813110i bk6: 480a 6813173i bk7: 480a 6813084i bk8: 512a 6813498i bk9: 512a 6812899i bk10: 512a 6813080i bk11: 512a 6812832i bk12: 472a 6813743i bk13: 472a 6813337i bk14: 436a 6813166i bk15: 436a 6813623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.00775817
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6816815 n_nop=6807882 n_act=746 n_pre=730 n_req=2015 n_rd=7256 n_write=201 bw_util=0.002188
n_activity=39702 dram_eff=0.3756
bk0: 384a 6813492i bk1: 384a 6813875i bk2: 384a 6814118i bk3: 384a 6814026i bk4: 448a 6813917i bk5: 448a 6813307i bk6: 480a 6813087i bk7: 480a 6813334i bk8: 512a 6812897i bk9: 512a 6813178i bk10: 512a 6813111i bk11: 512a 6812822i bk12: 472a 6813574i bk13: 472a 6813118i bk14: 436a 6813429i bk15: 436a 6813430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00705711
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6816815 n_nop=6807932 n_act=716 n_pre=700 n_req=2019 n_rd=7264 n_write=203 bw_util=0.002191
n_activity=39225 dram_eff=0.3807
bk0: 384a 6813301i bk1: 384a 6812838i bk2: 384a 6813345i bk3: 384a 6813659i bk4: 448a 6813024i bk5: 448a 6812776i bk6: 484a 6813540i bk7: 484a 6812706i bk8: 512a 6812801i bk9: 512a 6812521i bk10: 512a 6813144i bk11: 512a 6812676i bk12: 472a 6813079i bk13: 472a 6812984i bk14: 436a 6813718i bk15: 436a 6813039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0114672
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6816815 n_nop=6807876 n_act=745 n_pre=729 n_req=2011 n_rd=7272 n_write=193 bw_util=0.00219
n_activity=39432 dram_eff=0.3786
bk0: 384a 6813581i bk1: 384a 6813030i bk2: 384a 6813324i bk3: 384a 6813293i bk4: 448a 6812948i bk5: 448a 6813155i bk6: 484a 6812757i bk7: 484a 6812890i bk8: 512a 6812482i bk9: 512a 6812439i bk10: 512a 6812794i bk11: 512a 6812681i bk12: 472a 6813335i bk13: 472a 6813005i bk14: 440a 6813050i bk15: 440a 6813074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.010597
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6816815 n_nop=6807874 n_act=745 n_pre=729 n_req=2013 n_rd=7272 n_write=195 bw_util=0.002191
n_activity=39424 dram_eff=0.3788
bk0: 384a 6813489i bk1: 384a 6813313i bk2: 384a 6813768i bk3: 384a 6813625i bk4: 448a 6813325i bk5: 448a 6813294i bk6: 484a 6813201i bk7: 484a 6812974i bk8: 512a 6812884i bk9: 512a 6812969i bk10: 512a 6813145i bk11: 512a 6812898i bk12: 472a 6813261i bk13: 472a 6813346i bk14: 440a 6813613i bk15: 440a 6813244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00771005
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6816815 n_nop=6807809 n_act=772 n_pre=756 n_req=2024 n_rd=7272 n_write=206 bw_util=0.002194
n_activity=40892 dram_eff=0.3657
bk0: 384a 6813554i bk1: 384a 6813171i bk2: 384a 6813656i bk3: 384a 6813349i bk4: 448a 6813144i bk5: 448a 6813395i bk6: 484a 6813221i bk7: 484a 6813240i bk8: 512a 6813364i bk9: 512a 6812977i bk10: 512a 6813235i bk11: 512a 6812964i bk12: 472a 6813542i bk13: 472a 6813453i bk14: 440a 6813550i bk15: 440a 6813156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0090623
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6816815 n_nop=6807909 n_act=732 n_pre=716 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002188
n_activity=39033 dram_eff=0.3821
bk0: 384a 6813261i bk1: 384a 6813098i bk2: 384a 6813696i bk3: 384a 6813053i bk4: 448a 6812777i bk5: 448a 6812975i bk6: 484a 6813014i bk7: 484a 6812641i bk8: 512a 6812381i bk9: 512a 6812560i bk10: 512a 6812740i bk11: 512a 6812878i bk12: 472a 6813472i bk13: 472a 6813328i bk14: 436a 6813823i bk15: 436a 6812891i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.00985783
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6816815 n_nop=6807882 n_act=738 n_pre=722 n_req=2022 n_rd=7268 n_write=205 bw_util=0.002193
n_activity=39633 dram_eff=0.3771
bk0: 384a 6814205i bk1: 384a 6813812i bk2: 384a 6813933i bk3: 384a 6813723i bk4: 448a 6813578i bk5: 448a 6813713i bk6: 484a 6813224i bk7: 484a 6813576i bk8: 512a 6813096i bk9: 512a 6812902i bk10: 512a 6813420i bk11: 512a 6813480i bk12: 476a 6813549i bk13: 472a 6813587i bk14: 436a 6813539i bk15: 436a 6813800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.006005
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6816815 n_nop=6807888 n_act=743 n_pre=727 n_req=2015 n_rd=7256 n_write=201 bw_util=0.002188
n_activity=40240 dram_eff=0.3706
bk0: 384a 6813469i bk1: 384a 6813289i bk2: 384a 6813181i bk3: 384a 6813393i bk4: 448a 6813096i bk5: 448a 6813562i bk6: 484a 6813430i bk7: 484a 6812759i bk8: 512a 6812671i bk9: 512a 6812723i bk10: 512a 6812931i bk11: 512a 6812866i bk12: 468a 6813859i bk13: 468a 6813579i bk14: 436a 6814135i bk15: 436a 6813523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00804804
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6816815 n_nop=6807851 n_act=763 n_pre=747 n_req=2012 n_rd=7256 n_write=198 bw_util=0.002187
n_activity=39861 dram_eff=0.374
bk0: 384a 6813925i bk1: 384a 6813680i bk2: 384a 6814028i bk3: 384a 6813802i bk4: 448a 6813424i bk5: 448a 6813193i bk6: 484a 6813086i bk7: 484a 6813247i bk8: 512a 6813209i bk9: 512a 6812710i bk10: 512a 6812494i bk11: 512a 6812755i bk12: 468a 6813940i bk13: 468a 6813439i bk14: 436a 6813881i bk15: 436a 6813439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.00789592

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54360, Miss = 909, Miss_rate = 0.017, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[1]: Access = 53797, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[2]: Access = 53678, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 53477, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[4]: Access = 53611, Miss = 907, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[5]: Access = 54039, Miss = 907, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[6]: Access = 52674, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[7]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[8]: Access = 53039, Miss = 909, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[9]: Access = 53245, Miss = 909, Miss_rate = 0.017, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[10]: Access = 53402, Miss = 909, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[11]: Access = 52966, Miss = 909, Miss_rate = 0.017, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[12]: Access = 53147, Miss = 909, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[13]: Access = 53137, Miss = 909, Miss_rate = 0.017, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[14]: Access = 53022, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[15]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[16]: Access = 61788, Miss = 909, Miss_rate = 0.015, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[17]: Access = 53197, Miss = 908, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[18]: Access = 52918, Miss = 907, Miss_rate = 0.017, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[19]: Access = 53520, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[20]: Access = 52629, Miss = 907, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[21]: Access = 53334, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3723
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3451
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.18801
	minimum = 6
	maximum = 30
Network latency average = 7.18168
	minimum = 6
	maximum = 28
Slowest packet = 2349433
Flit latency average = 6.75135
	minimum = 6
	maximum = 26
Slowest flit = 4042102
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000911974
	minimum = 0.000621257 (at node 9)
	maximum = 0.00117493 (at node 48)
Accepted packet rate average = 0.000911974
	minimum = 0.000621257 (at node 9)
	maximum = 0.00117493 (at node 48)
Injected flit rate average = 0.00139058
	minimum = 0.000670645 (at node 9)
	maximum = 0.00229527 (at node 48)
Accepted flit rate average= 0.00139058
	minimum = 0.00101897 (at node 30)
	maximum = 0.00207952 (at node 2)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.0543 (17 samples)
	minimum = 6 (17 samples)
	maximum = 368.294 (17 samples)
Network latency average = 19.5858 (17 samples)
	minimum = 6 (17 samples)
	maximum = 264.588 (17 samples)
Flit latency average = 21.1923 (17 samples)
	minimum = 6 (17 samples)
	maximum = 263.941 (17 samples)
Fragmentation average = 0.00294959 (17 samples)
	minimum = 0 (17 samples)
	maximum = 77.8235 (17 samples)
Injected packet rate average = 0.0116838 (17 samples)
	minimum = 0.00854391 (17 samples)
	maximum = 0.0367357 (17 samples)
Accepted packet rate average = 0.0116838 (17 samples)
	minimum = 0.00854391 (17 samples)
	maximum = 0.0367357 (17 samples)
Injected flit rate average = 0.0179554 (17 samples)
	minimum = 0.0108743 (17 samples)
	maximum = 0.0479605 (17 samples)
Accepted flit rate average = 0.0179554 (17 samples)
	minimum = 0.0129748 (17 samples)
	maximum = 0.0678579 (17 samples)
Injected packet size average = 1.53678 (17 samples)
Accepted packet size average = 1.53678 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 54 min, 22 sec (6862 sec)
gpgpu_simulation_rate = 4091 (inst/sec)
gpgpu_simulation_rate = 1091 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1102
gpu_sim_insn = 1114172
gpu_ipc =    1011.0453
gpu_tot_sim_cycle = 7714092
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       3.7841
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 307686
gpu_stall_icnt2sh    = 1085505
partiton_reqs_in_parallel = 24244
partiton_reqs_in_parallel_total    = 80458230
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.4332
partiton_reqs_in_parallel_util = 24244
partiton_reqs_in_parallel_util_total    = 80458230
gpu_sim_cycle_parition_util = 1102
gpu_tot_sim_cycle_parition_util    = 3670342
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9212
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =     178.2146 GB/Sec
L2_BW_total  =      14.5375 GB/Sec
gpu_total_sim_rate=4250

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1272438
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1908, 1661, 1711, 1810, 1437, 1508, 1938, 1808, 2348, 1632, 1405, 1684, 2026, 1986, 1585, 1821, 1576, 1290, 1815, 1712, 1416, 1658, 1888, 1743, 1639, 1447, 1612, 1746, 1682, 1580, 1710, 1666, 1781, 1452, 1550, 1579, 1611, 1772, 1591, 1902, 1267, 1151, 1576, 1220, 1454, 1401, 1142, 1156, 1573, 1504, 1407, 1258, 1263, 1715, 1590, 1238, 1650, 1443, 1558, 1146, 1321, 1525, 1699, 1589, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 1663872
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1642934
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 16052
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1221232	W0_Idle:18416056	W0_Scoreboard:131467761	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 509 
maxdqlatency = 0 
maxmflatency = 736059 
averagemflatency = 6217 
max_icnt2mem_latency = 735841 
max_icnt2sh_latency = 7714091 
mrq_lat_table:16823 	291 	450 	1299 	797 	774 	800 	694 	228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1036716 	101492 	5703 	3861 	1630 	2357 	4354 	3801 	2960 	4094 	4160 	7412 	4444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	768632 	77500 	119519 	59105 	62752 	46164 	8296 	3588 	2594 	1450 	2382 	4318 	3806 	2934 	4095 	4165 	7410 	4440 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	430943 	232195 	184627 	35215 	4560 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	127570 	161709 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4789 	71 	27 	38 	81 	182 	275 	309 	285 	211 	68 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11        17        18        18        22        14        22        20        14        18        14        14 
dram[1]:        16        16        17        16        14         9        10        13        10        28        14        14        14        22        14        14 
dram[2]:        16        16        16        16        18        10        20        13        10        21        16        17        22        18        14        16 
dram[3]:        16        16        16        17        12        11        14        14        13        17        18        19        12        12        14        14 
dram[4]:        16        16        17        16        10        14        12        12        15        25        16        12        14        14        14        15 
dram[5]:        16        17        17        17        20        14         8        12        16        14        14        16        18        16        16        12 
dram[6]:        17        16        16        16        15        11        18        11        16        19        12        14         9        12        15        16 
dram[7]:        16        16        17        16        11        10        15        12        16        19        13        14        22        11        16        15 
dram[8]:        16        16        16        16        15        13        15        11        10        14        14        17        12        14        16        16 
dram[9]:        16        16        16        16        19         8        15        14        16        21        14        18        21        12        15        16 
dram[10]:        16        16        16        16        11        10        16        12        16        18        17        15        14        14        16        15 
maximum service time to same row:
dram[0]:    276136    190190    276153    237563    307816    237035    343857    346465    338112    221417    515764    408958    260514    205793    229245    161510 
dram[1]:    239666    244888    244862    218814    255274    299575    229052    341267    218820    257906    289153    515761    312372    268308    229267    334996 
dram[2]:    244875    236940    252708    332720    349049    484526    244883    294355    328229    302187    299585    299584    244854    313786    269584    213619 
dram[3]:    210994    218840    312619    307387    237052    279174    346479    216217    231850    235897    388199    515782    265708    260508    257888    242278 
dram[4]:    242266    349080    161502    268301    306141    338625    364704    343875    273516    229244    393340    453256    200578    297263    263111    218795 
dram[5]:    336013    336113    203201    234911    392066    211004    273535    224055    208404    263118    257852    388189    260499    354130    263928    257872 
dram[6]:    333427    242264    229242    205798    276635    427740    364710    241127    257882    229089    291742    299572    338636    259722    231844    263103 
dram[7]:    221412    364590    200589    190179    515839    448095    447483    296974    273509    205774    547053    362095    505632    260518    244853    263102 
dram[8]:    276127    184946    244871    286546    255287    471493    295798    364718    204028    401181    311136    518389    265717    260499    177154    263122 
dram[9]:    260496    237994    265237    161510    237490    363364    367317    257347    340669    197981    416814    416814    304793    291760    263078    302187 
dram[10]:    190182    184963    111180    216231    362012    362227    247457    226662    291179    200587    458505    520978    373635    312601    260490    364689 
average row accesses per activate:
dram[0]:  2.425000  2.285714  2.461539  2.823529  2.909091  2.931818  3.022222  2.914894  2.823529  2.769231  2.607143  2.938776  2.934783  3.268293  3.024390  2.755556 
dram[1]:  2.341463  2.400000  2.487180  2.086957  2.723404  2.433962  2.472727  2.686275  2.769231  3.063830  2.979592  2.716981  3.350000  3.045455  2.652174  3.128205 
dram[2]:  2.285714  2.526316  2.526316  2.526316  2.844445  2.977273  2.816327  2.464286  2.618182  3.244444  2.561404  2.457627  3.000000  2.791667  2.638298  3.050000 
dram[3]:  2.400000  2.526316  2.461539  2.552632  2.914894  2.888889  2.875000  2.634615  2.959184  2.920000  2.938776  2.900000  3.045455  2.851064  3.050000  3.050000 
dram[4]:  2.461539  2.526316  2.425000  2.400000  3.071429  2.844445  2.686275  2.446429  2.735849  2.862745  2.900000  2.440678  2.913043  2.977778  2.860465  2.638298 
dram[5]:  2.666667  2.621622  2.487180  2.309524  3.368421  3.275000  2.379310  2.322034  2.440678  2.716981  2.685185  2.900000  2.576923  3.350000  2.733333  2.860465 
dram[6]:  2.694444  2.181818  2.341463  2.232558  2.770833  3.116279  2.686275  2.622642  2.788461  2.654546  2.457627  2.457627  2.680000  2.934783  2.673913  2.673913 
dram[7]:  2.526316  2.526316  2.425000  2.400000  2.931818  2.909091  2.464286  2.245902  2.823529  3.152174  2.807692  2.769231  3.139535  3.000000  3.297297  2.711111 
dram[8]:  2.823529  2.181818  2.086957  2.285714  2.568627  3.394737  2.641510  2.584906  2.769231  3.085106  2.938776  3.152174  2.750000  3.022222  2.711111  2.975610 
dram[9]:  2.526316  2.666667  2.086957  2.285714  2.765957  2.866667  2.957447  2.403509  2.607143  3.106383  2.416667  2.807692  3.116279  3.093023  2.952381  2.904762 
dram[10]:  2.400000  2.341463  2.285714  2.285714  2.744681  2.750000  2.634615  2.322034  3.272727  2.716981  2.703704  2.722222  3.116279  2.436364  3.050000  2.489796 
average row locality = 22156/8158 = 2.715862
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        16        17        16        17        16        16        18        16        17        16        14        14 
dram[1]:         0         0         1         0        16        17        16        17        16        16        18        16        16        16        13        13 
dram[2]:         0         0         0         0        16        19        18        18        16        18        18        17        17        16        15        13 
dram[3]:         0         0         0         1        25        18        17        16        17        18        16        17        16        16        13        13 
dram[4]:         0         0         1         0        17        16        16        16        17        18        17        16        16        16        13        14 
dram[5]:         0         1         1         1        16        19        17        16        16        16        17        17        16        16        13        13 
dram[6]:         1         0         0         0        21        22        16        18        17        18        17        17        16        17        13        13 
dram[7]:         0         0         1         0        17        16        17        16        16        17        18        16        17        17        13        13 
dram[8]:         0         0         0         0        19        17        19        16        16        17        16        17        24        18        13        13 
dram[9]:         0         0         0         0        18        17        18        16        18        18        17        18        17        16        15        13 
dram[10]:         0         0         0         0        17        20        16        16        16        16        18        19        17        17        13        13 
total reads: 2180
min_bank_accesses = 0!
chip skew: 206/191 = 1.08
average mf latency per bank:
dram[0]:     434858    438495    309591    332500    224985    254117    290338    304017    415121    377663    318675    317579    409336    388818    303560    294206
dram[1]:     415646    446177    304680    300114    281404    226359    267171    281073    470697    435274    307295    303070    412068    385802    303571    329160
dram[2]:     410638    414778    337887    309433    234928    254825    292298    282569    351613    416078    300344    290131    419048    423506    322120    327536
dram[3]:     415450    443886    332626    347569    236187    243037    282208    250455    403118    409424    317074    309283    372972    392860    295245    323928
dram[4]:     434013    452948    334300    333458    273817    245075    316855    272517    342333    327295    318900    329006    378198    394392    318672    312916
dram[5]:     418047    424394    304810    307191    260315    230557    292658    294993    329459    370597    319669    327682    390278    382985    327314    324875
dram[6]:     464679    420772    300999    324339    235496    261949    305118    287980    331767    368907    321603    336159    407683    391771    302209    324205
dram[7]:     431298    415620    269518    304292    257852    273215    280643    242099    321833    351939    328000    325608    382985    382963    329371    316986
dram[8]:     439731    444572    304595    331950    223276    246701    259703    255731    316983    354352    328526    320665    377158    392992    315263    319659
dram[9]:     473862    451652    310366    317852    248041    252351    252881    273570    310131    320250    321950    315769    396673    403165    334106    308402
dram[10]:     443174    465481    306541    323779    245505    237425    271618    260814    426496    394078    313720    319958    408464    397289    292537    314008
maximum mf latency per bank:
dram[0]:     698391    698391    599837    599838    691393    691366    664998    664884    731857    731730    735539    735541    735988    735990    693212    677840
dram[1]:     698170    698065    599840    599977    692057    692072    664800    664683    731715    731858    735523    735525    736011    736013    690513    690515
dram[2]:     698067    698191    599865    599866    692074    692076    664622    664623    731829    731713    735480    735482    735998    736000    690627    690607
dram[3]:     698068    698069    599868    599869    692078    692109    662288    662290    731875    731760    735532    735534    736010    736012    693097    693208
dram[4]:     698393    698395    599871    599893    692109    689584    662399    662285    731790    731762    735484    735486    735969    735971    693221    693323
dram[5]:     698397    698515    599849    599851    691970    691999    662285    664604    731876    731761    735532    735534    735984    735986    693209    693210
dram[6]:     698504    697696    599987    599996    691998    692017    664718    664605    731877    731760    735662    735535    735973    735975    677845    677845
dram[7]:     697820    697696    599909    599986    692092    692004    664606    664718    731762    731899    735566    735568    735988    735990    690537    690539
dram[8]:     697802    697698    623274    623275    692093    692006    664729    662201    731762    731867    735536    735538    735964    735966    690540    693208
dram[9]:     697700    698174    623277    599954    692007    692008    664879    664881    731889    731776    735555    735557    736059    735974    693322    693337
dram[10]:     698388    698390    599956    599956    691946    691947    664883    664885    731870    731827    735529    735531    735957    735959    693210    693212
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6818860 n_nop=6809981 n_act=717 n_pre=701 n_req=2010 n_rd=7268 n_write=193 bw_util=0.002188
n_activity=38542 dram_eff=0.3872
bk0: 388a 6815556i bk1: 384a 6815595i bk2: 384a 6816085i bk3: 384a 6815869i bk4: 448a 6815333i bk5: 448a 6815253i bk6: 480a 6815556i bk7: 480a 6815418i bk8: 512a 6815102i bk9: 512a 6814787i bk10: 512a 6815087i bk11: 512a 6815370i bk12: 472a 6816113i bk13: 472a 6815701i bk14: 440a 6815910i bk15: 440a 6815482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00696861
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6818860 n_nop=6809945 n_act=742 n_pre=726 n_req=2005 n_rd=7256 n_write=191 bw_util=0.002184
n_activity=39300 dram_eff=0.379
bk0: 384a 6815377i bk1: 384a 6815168i bk2: 384a 6816001i bk3: 384a 6815578i bk4: 448a 6815612i bk5: 448a 6815155i bk6: 480a 6815218i bk7: 480a 6815129i bk8: 512a 6815543i bk9: 512a 6814944i bk10: 512a 6815125i bk11: 512a 6814877i bk12: 472a 6815788i bk13: 472a 6815382i bk14: 436a 6815211i bk15: 436a 6815668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.00775584
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6818860 n_nop=6809927 n_act=746 n_pre=730 n_req=2015 n_rd=7256 n_write=201 bw_util=0.002187
n_activity=39702 dram_eff=0.3756
bk0: 384a 6815537i bk1: 384a 6815920i bk2: 384a 6816163i bk3: 384a 6816071i bk4: 448a 6815962i bk5: 448a 6815352i bk6: 480a 6815132i bk7: 480a 6815379i bk8: 512a 6814942i bk9: 512a 6815223i bk10: 512a 6815156i bk11: 512a 6814867i bk12: 472a 6815619i bk13: 472a 6815163i bk14: 436a 6815474i bk15: 436a 6815475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00705499
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6818860 n_nop=6809977 n_act=716 n_pre=700 n_req=2019 n_rd=7264 n_write=203 bw_util=0.00219
n_activity=39225 dram_eff=0.3807
bk0: 384a 6815346i bk1: 384a 6814883i bk2: 384a 6815390i bk3: 384a 6815704i bk4: 448a 6815069i bk5: 448a 6814821i bk6: 484a 6815585i bk7: 484a 6814751i bk8: 512a 6814846i bk9: 512a 6814566i bk10: 512a 6815189i bk11: 512a 6814721i bk12: 472a 6815124i bk13: 472a 6815029i bk14: 436a 6815763i bk15: 436a 6815084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0114638
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6818860 n_nop=6809921 n_act=745 n_pre=729 n_req=2011 n_rd=7272 n_write=193 bw_util=0.00219
n_activity=39432 dram_eff=0.3786
bk0: 384a 6815626i bk1: 384a 6815075i bk2: 384a 6815369i bk3: 384a 6815338i bk4: 448a 6814993i bk5: 448a 6815200i bk6: 484a 6814802i bk7: 484a 6814935i bk8: 512a 6814527i bk9: 512a 6814484i bk10: 512a 6814839i bk11: 512a 6814726i bk12: 472a 6815380i bk13: 472a 6815050i bk14: 440a 6815095i bk15: 440a 6815119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.0105939
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6818860 n_nop=6809919 n_act=745 n_pre=729 n_req=2013 n_rd=7272 n_write=195 bw_util=0.00219
n_activity=39424 dram_eff=0.3788
bk0: 384a 6815534i bk1: 384a 6815358i bk2: 384a 6815813i bk3: 384a 6815670i bk4: 448a 6815370i bk5: 448a 6815339i bk6: 484a 6815246i bk7: 484a 6815019i bk8: 512a 6814929i bk9: 512a 6815014i bk10: 512a 6815190i bk11: 512a 6814943i bk12: 472a 6815306i bk13: 472a 6815391i bk14: 440a 6815658i bk15: 440a 6815289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00770774
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6818860 n_nop=6809854 n_act=772 n_pre=756 n_req=2024 n_rd=7272 n_write=206 bw_util=0.002193
n_activity=40892 dram_eff=0.3657
bk0: 384a 6815599i bk1: 384a 6815216i bk2: 384a 6815701i bk3: 384a 6815394i bk4: 448a 6815189i bk5: 448a 6815440i bk6: 484a 6815266i bk7: 484a 6815285i bk8: 512a 6815409i bk9: 512a 6815022i bk10: 512a 6815280i bk11: 512a 6815009i bk12: 472a 6815587i bk13: 472a 6815498i bk14: 440a 6815595i bk15: 440a 6815201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.00905958
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6818860 n_nop=6809954 n_act=732 n_pre=716 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002187
n_activity=39033 dram_eff=0.3821
bk0: 384a 6815306i bk1: 384a 6815143i bk2: 384a 6815741i bk3: 384a 6815098i bk4: 448a 6814822i bk5: 448a 6815020i bk6: 484a 6815059i bk7: 484a 6814686i bk8: 512a 6814426i bk9: 512a 6814605i bk10: 512a 6814785i bk11: 512a 6814923i bk12: 472a 6815517i bk13: 472a 6815373i bk14: 436a 6815868i bk15: 436a 6814936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.00985487
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6818860 n_nop=6809927 n_act=738 n_pre=722 n_req=2022 n_rd=7268 n_write=205 bw_util=0.002192
n_activity=39633 dram_eff=0.3771
bk0: 384a 6816250i bk1: 384a 6815857i bk2: 384a 6815978i bk3: 384a 6815768i bk4: 448a 6815623i bk5: 448a 6815758i bk6: 484a 6815269i bk7: 484a 6815621i bk8: 512a 6815141i bk9: 512a 6814947i bk10: 512a 6815465i bk11: 512a 6815525i bk12: 476a 6815594i bk13: 472a 6815632i bk14: 436a 6815584i bk15: 436a 6815845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0060032
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6818860 n_nop=6809933 n_act=743 n_pre=727 n_req=2015 n_rd=7256 n_write=201 bw_util=0.002187
n_activity=40240 dram_eff=0.3706
bk0: 384a 6815514i bk1: 384a 6815334i bk2: 384a 6815226i bk3: 384a 6815438i bk4: 448a 6815141i bk5: 448a 6815607i bk6: 484a 6815475i bk7: 484a 6814804i bk8: 512a 6814716i bk9: 512a 6814768i bk10: 512a 6814976i bk11: 512a 6814911i bk12: 468a 6815904i bk13: 468a 6815624i bk14: 436a 6816180i bk15: 436a 6815568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00804563
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6818860 n_nop=6809896 n_act=763 n_pre=747 n_req=2012 n_rd=7256 n_write=198 bw_util=0.002186
n_activity=39861 dram_eff=0.374
bk0: 384a 6815970i bk1: 384a 6815725i bk2: 384a 6816073i bk3: 384a 6815847i bk4: 448a 6815469i bk5: 448a 6815238i bk6: 484a 6815131i bk7: 484a 6815292i bk8: 512a 6815254i bk9: 512a 6814755i bk10: 512a 6814539i bk11: 512a 6814800i bk12: 468a 6815985i bk13: 468a 6815484i bk14: 436a 6815926i bk15: 436a 6815484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.00789355

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54454, Miss = 909, Miss_rate = 0.017, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[1]: Access = 53890, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[2]: Access = 53771, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 53570, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[4]: Access = 53703, Miss = 907, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[5]: Access = 54132, Miss = 907, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[6]: Access = 52767, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[7]: Access = 53040, Miss = 908, Miss_rate = 0.017, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[8]: Access = 53132, Miss = 909, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[9]: Access = 53338, Miss = 909, Miss_rate = 0.017, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[10]: Access = 53495, Miss = 909, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[11]: Access = 53060, Miss = 909, Miss_rate = 0.017, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[12]: Access = 53240, Miss = 909, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[13]: Access = 53229, Miss = 909, Miss_rate = 0.017, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[14]: Access = 53115, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[15]: Access = 53245, Miss = 908, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[16]: Access = 61891, Miss = 909, Miss_rate = 0.015, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[17]: Access = 53294, Miss = 908, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[18]: Access = 53014, Miss = 907, Miss_rate = 0.017, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[19]: Access = 53616, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[20]: Access = 52725, Miss = 907, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[21]: Access = 53431, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3723
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3451
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.78571
	minimum = 6
	maximum = 33
Network latency average = 8.62138
	minimum = 6
	maximum = 26
Slowest packet = 2363217
Flit latency average = 8.33671
	minimum = 6
	maximum = 25
Slowest flit = 4063328
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0376385
	minimum = 0.0290645 (at node 8)
	maximum = 0.0467757 (at node 44)
Accepted packet rate average = 0.0376385
	minimum = 0.0290645 (at node 8)
	maximum = 0.0467757 (at node 44)
Injected flit rate average = 0.0564578
	minimum = 0.0290645 (at node 8)
	maximum = 0.0903724 (at node 44)
Accepted flit rate average= 0.0564578
	minimum = 0.0417802 (at node 32)
	maximum = 0.0744777 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.8172 (18 samples)
	minimum = 6 (18 samples)
	maximum = 349.667 (18 samples)
Network latency average = 18.9766 (18 samples)
	minimum = 6 (18 samples)
	maximum = 251.333 (18 samples)
Flit latency average = 20.4781 (18 samples)
	minimum = 6 (18 samples)
	maximum = 250.667 (18 samples)
Fragmentation average = 0.00278573 (18 samples)
	minimum = 0 (18 samples)
	maximum = 73.5 (18 samples)
Injected packet rate average = 0.0131258 (18 samples)
	minimum = 0.00968394 (18 samples)
	maximum = 0.0372935 (18 samples)
Accepted packet rate average = 0.0131258 (18 samples)
	minimum = 0.00968394 (18 samples)
	maximum = 0.0372935 (18 samples)
Injected flit rate average = 0.0200944 (18 samples)
	minimum = 0.0118848 (18 samples)
	maximum = 0.0503168 (18 samples)
Accepted flit rate average = 0.0200944 (18 samples)
	minimum = 0.0145751 (18 samples)
	maximum = 0.0682257 (18 samples)
Injected packet size average = 1.53092 (18 samples)
Accepted packet size average = 1.53092 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 54 min, 28 sec (6868 sec)
gpgpu_simulation_rate = 4250 (inst/sec)
gpgpu_simulation_rate = 1123 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2233
gpu_sim_insn = 1245371
gpu_ipc =     557.7120
gpu_tot_sim_cycle = 7943547
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       3.8316
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 307686
gpu_stall_icnt2sh    = 1085505
partiton_reqs_in_parallel = 49126
partiton_reqs_in_parallel_total    = 80482474
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.1380
partiton_reqs_in_parallel_util = 49126
partiton_reqs_in_parallel_util_total    = 80482474
gpu_sim_cycle_parition_util = 2233
gpu_tot_sim_cycle_parition_util    = 3671444
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9213
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      88.2896 GB/Sec
L2_BW_total  =      14.1424 GB/Sec
gpu_total_sim_rate=4427

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295070
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1931, 1684, 1734, 1833, 1460, 1531, 1961, 1831, 2371, 1655, 1428, 1707, 2049, 2009, 1608, 1844, 1599, 1313, 1838, 1735, 1439, 1681, 1911, 1766, 1662, 1470, 1635, 1769, 1705, 1603, 1733, 1689, 1804, 1475, 1573, 1602, 1634, 1795, 1614, 1925, 1290, 1174, 1599, 1243, 1477, 1424, 1165, 1179, 1596, 1527, 1430, 1281, 1286, 1738, 1613, 1261, 1673, 1466, 1581, 1209, 1344, 1548, 1722, 1612, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 1663872
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1642934
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 16052
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1227250	W0_Idle:18423394	W0_Scoreboard:131482892	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 509 
maxdqlatency = 0 
maxmflatency = 736059 
averagemflatency = 6207 
max_icnt2mem_latency = 735841 
max_icnt2sh_latency = 7942486 
mrq_lat_table:16823 	291 	450 	1299 	797 	774 	800 	694 	228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1038796 	101492 	5703 	3861 	1630 	2357 	4354 	3801 	2960 	4094 	4160 	7412 	4444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	770615 	77517 	119519 	59105 	62832 	46164 	8296 	3588 	2594 	1450 	2382 	4318 	3806 	2934 	4095 	4165 	7410 	4440 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	432947 	232265 	184627 	35215 	4560 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	127570 	161715 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4794 	71 	27 	38 	81 	182 	275 	309 	285 	211 	68 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11        17        18        18        22        14        22        20        14        18        14        14 
dram[1]:        16        16        17        16        14         9        10        13        10        28        14        14        14        22        14        14 
dram[2]:        16        16        16        16        18        10        20        13        10        21        16        17        22        18        14        16 
dram[3]:        16        16        16        17        12        11        14        14        13        17        18        19        12        12        14        14 
dram[4]:        16        16        17        16        10        14        12        12        15        25        16        12        14        14        14        15 
dram[5]:        16        17        17        17        20        14         8        12        16        14        14        16        18        16        16        12 
dram[6]:        17        16        16        16        15        11        18        11        16        19        12        14         9        12        15        16 
dram[7]:        16        16        17        16        11        10        15        12        16        19        13        14        22        11        16        15 
dram[8]:        16        16        16        16        15        13        15        11        10        14        14        17        12        14        16        16 
dram[9]:        16        16        16        16        19         8        15        14        16        21        14        18        21        12        15        16 
dram[10]:        16        16        16        16        11        10        16        12        16        18        17        15        14        14        16        15 
maximum service time to same row:
dram[0]:    276136    190190    276153    237563    307816    237035    343857    346465    338112    221417    515764    408958    260514    205793    229245    161510 
dram[1]:    239666    244888    244862    218814    255274    299575    229052    341267    218820    257906    289153    515761    312372    268308    229267    334996 
dram[2]:    244875    236940    252708    332720    349049    484526    244883    294355    328229    302187    299585    299584    244854    313786    269584    213619 
dram[3]:    210994    218840    312619    307387    237052    279174    346479    216217    231850    235897    388199    515782    265708    260508    257888    242278 
dram[4]:    242266    349080    161502    268301    306141    338625    364704    343875    273516    229244    393340    453256    200578    297263    263111    218795 
dram[5]:    336013    336113    203201    234911    392066    211004    273535    224055    208404    263118    257852    388189    260499    354130    263928    257872 
dram[6]:    333427    242264    229242    205798    276635    427740    364710    241127    257882    229089    291742    299572    338636    259722    231844    263103 
dram[7]:    221412    364590    200589    190179    515839    448095    447483    296974    273509    205774    547053    362095    505632    260518    244853    263102 
dram[8]:    276127    184946    244871    286546    255287    471493    295798    364718    204028    401181    311136    518389    265717    260499    177154    263122 
dram[9]:    260496    237994    265237    161510    237490    363364    367317    257347    340669    197981    416814    416814    304793    291760    263078    302187 
dram[10]:    190182    184963    111180    216231    362012    362227    247457    226662    291179    200587    458505    520978    373635    312601    260490    364689 
average row accesses per activate:
dram[0]:  2.425000  2.285714  2.461539  2.823529  2.909091  2.931818  3.022222  2.914894  2.823529  2.769231  2.607143  2.938776  2.934783  3.268293  3.024390  2.755556 
dram[1]:  2.341463  2.400000  2.487180  2.086957  2.723404  2.433962  2.472727  2.686275  2.769231  3.063830  2.979592  2.716981  3.350000  3.045455  2.652174  3.128205 
dram[2]:  2.285714  2.526316  2.526316  2.526316  2.844445  2.977273  2.816327  2.464286  2.618182  3.244444  2.561404  2.457627  3.000000  2.791667  2.638298  3.050000 
dram[3]:  2.400000  2.526316  2.461539  2.552632  2.914894  2.888889  2.875000  2.634615  2.959184  2.920000  2.938776  2.900000  3.045455  2.851064  3.050000  3.050000 
dram[4]:  2.461539  2.526316  2.425000  2.400000  3.071429  2.844445  2.686275  2.446429  2.735849  2.862745  2.900000  2.440678  2.913043  2.977778  2.860465  2.638298 
dram[5]:  2.666667  2.621622  2.487180  2.309524  3.368421  3.275000  2.379310  2.322034  2.440678  2.716981  2.685185  2.900000  2.576923  3.350000  2.733333  2.860465 
dram[6]:  2.694444  2.181818  2.341463  2.232558  2.770833  3.116279  2.686275  2.622642  2.788461  2.654546  2.457627  2.457627  2.680000  2.934783  2.673913  2.673913 
dram[7]:  2.526316  2.526316  2.425000  2.400000  2.931818  2.909091  2.464286  2.245902  2.823529  3.152174  2.807692  2.769231  3.139535  3.000000  3.297297  2.711111 
dram[8]:  2.823529  2.181818  2.086957  2.285714  2.568627  3.394737  2.641510  2.584906  2.769231  3.085106  2.938776  3.152174  2.750000  3.022222  2.711111  2.975610 
dram[9]:  2.526316  2.666667  2.086957  2.285714  2.765957  2.866667  2.957447  2.403509  2.607143  3.106383  2.416667  2.807692  3.116279  3.093023  2.952381  2.904762 
dram[10]:  2.400000  2.341463  2.285714  2.285714  2.744681  2.750000  2.634615  2.322034  3.272727  2.716981  2.703704  2.722222  3.116279  2.436364  3.050000  2.489796 
average row locality = 22156/8158 = 2.715862
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        16        17        16        17        16        16        18        16        17        16        14        14 
dram[1]:         0         0         1         0        16        17        16        17        16        16        18        16        16        16        13        13 
dram[2]:         0         0         0         0        16        19        18        18        16        18        18        17        17        16        15        13 
dram[3]:         0         0         0         1        25        18        17        16        17        18        16        17        16        16        13        13 
dram[4]:         0         0         1         0        17        16        16        16        17        18        17        16        16        16        13        14 
dram[5]:         0         1         1         1        16        19        17        16        16        16        17        17        16        16        13        13 
dram[6]:         1         0         0         0        21        22        16        18        17        18        17        17        16        17        13        13 
dram[7]:         0         0         1         0        17        16        17        16        16        17        18        16        17        17        13        13 
dram[8]:         0         0         0         0        19        17        19        16        16        17        16        17        24        18        13        13 
dram[9]:         0         0         0         0        18        17        18        16        18        18        17        18        17        16        15        13 
dram[10]:         0         0         0         0        17        20        16        16        16        16        18        19        17        17        13        13 
total reads: 2180
min_bank_accesses = 0!
chip skew: 206/191 = 1.08
average mf latency per bank:
dram[0]:     434907    438544    309591    332500    224985    254117    290338    304017    415121    377663    318675    317579    409336    388818    303619    294266
dram[1]:     415701    446231    304680    300114    281404    226362    267171    281073    470697    435274    307295    303070    412068    385802    303631    329220
dram[2]:     410689    414829    337887    309433    234928    254825    292298    282570    351613    416078    300344    290131    419048    423506    322179    327596
dram[3]:     415503    443939    332626    347569    236187    243037    282208    250455    403118    409424    317074    309283    372972    392860    295305    323988
dram[4]:     434069    453004    334300    333458    273817    245075    316855    272517    342333    327298    318900    329006    378198    394395    318732    312976
dram[5]:     418101    424444    304810    307191    260315    230557    292658    294994    329459    370597    319672    327682    390278    382985    327379    324941
dram[6]:     464736    420828    300999    324339    235497    261949    305119    287982    331767    368907    321603    336159    407683    391771    302273    324271
dram[7]:     431352    415673    269518    304292    257852    273215    280643    242099    321833    351939    328000    325608    382987    382963    329436    317050
dram[8]:     439774    444615    304595    331950    223276    246701    259703    255731    316983    354352    328527    320665    377161    392992    315327    319724
dram[9]:     473909    451698    310366    317852    248041    252352    252881    273572    310131    320250    321950    315769    396673    403165    334170    308466
dram[10]:     443220    465527    306541    323779    245505    237425    271618    260814    426496    394078    313720    319960    408464    397289    292602    314074
maximum mf latency per bank:
dram[0]:     698391    698391    599837    599838    691393    691366    664998    664884    731857    731730    735539    735541    735988    735990    693212    677840
dram[1]:     698170    698065    599840    599977    692057    692072    664800    664683    731715    731858    735523    735525    736011    736013    690513    690515
dram[2]:     698067    698191    599865    599866    692074    692076    664622    664623    731829    731713    735480    735482    735998    736000    690627    690607
dram[3]:     698068    698069    599868    599869    692078    692109    662288    662290    731875    731760    735532    735534    736010    736012    693097    693208
dram[4]:     698393    698395    599871    599893    692109    689584    662399    662285    731790    731762    735484    735486    735969    735971    693221    693323
dram[5]:     698397    698515    599849    599851    691970    691999    662285    664604    731876    731761    735532    735534    735984    735986    693209    693210
dram[6]:     698504    697696    599987    599996    691998    692017    664718    664605    731877    731760    735662    735535    735973    735975    677845    677845
dram[7]:     697820    697696    599909    599986    692092    692004    664606    664718    731762    731899    735566    735568    735988    735990    690537    690539
dram[8]:     697802    697698    623274    623275    692093    692006    664729    662201    731762    731867    735536    735538    735964    735966    690540    693208
dram[9]:     697700    698174    623277    599954    692007    692008    664879    664881    731889    731776    735555    735557    736059    735974    693322    693337
dram[10]:     698388    698390    599956    599956    691946    691947    664883    664885    731870    731827    735529    735531    735957    735959    693210    693212
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6823005 n_nop=6814126 n_act=717 n_pre=701 n_req=2010 n_rd=7268 n_write=193 bw_util=0.002187
n_activity=38542 dram_eff=0.3872
bk0: 388a 6819701i bk1: 384a 6819740i bk2: 384a 6820230i bk3: 384a 6820014i bk4: 448a 6819478i bk5: 448a 6819398i bk6: 480a 6819701i bk7: 480a 6819563i bk8: 512a 6819247i bk9: 512a 6818932i bk10: 512a 6819232i bk11: 512a 6819515i bk12: 472a 6820258i bk13: 472a 6819846i bk14: 440a 6820055i bk15: 440a 6819627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00696438
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6823005 n_nop=6814090 n_act=742 n_pre=726 n_req=2005 n_rd=7256 n_write=191 bw_util=0.002183
n_activity=39300 dram_eff=0.379
bk0: 384a 6819522i bk1: 384a 6819313i bk2: 384a 6820146i bk3: 384a 6819723i bk4: 448a 6819757i bk5: 448a 6819300i bk6: 480a 6819363i bk7: 480a 6819274i bk8: 512a 6819688i bk9: 512a 6819089i bk10: 512a 6819270i bk11: 512a 6819022i bk12: 472a 6819933i bk13: 472a 6819527i bk14: 436a 6819356i bk15: 436a 6819813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.00775113
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6823005 n_nop=6814072 n_act=746 n_pre=730 n_req=2015 n_rd=7256 n_write=201 bw_util=0.002186
n_activity=39702 dram_eff=0.3756
bk0: 384a 6819682i bk1: 384a 6820065i bk2: 384a 6820308i bk3: 384a 6820216i bk4: 448a 6820107i bk5: 448a 6819497i bk6: 480a 6819277i bk7: 480a 6819524i bk8: 512a 6819087i bk9: 512a 6819368i bk10: 512a 6819301i bk11: 512a 6819012i bk12: 472a 6819764i bk13: 472a 6819308i bk14: 436a 6819619i bk15: 436a 6819620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00705071
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6823005 n_nop=6814122 n_act=716 n_pre=700 n_req=2019 n_rd=7264 n_write=203 bw_util=0.002189
n_activity=39225 dram_eff=0.3807
bk0: 384a 6819491i bk1: 384a 6819028i bk2: 384a 6819535i bk3: 384a 6819849i bk4: 448a 6819214i bk5: 448a 6818966i bk6: 484a 6819730i bk7: 484a 6818896i bk8: 512a 6818991i bk9: 512a 6818711i bk10: 512a 6819334i bk11: 512a 6818866i bk12: 472a 6819269i bk13: 472a 6819174i bk14: 436a 6819908i bk15: 436a 6819229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0114568
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6823005 n_nop=6814066 n_act=745 n_pre=729 n_req=2011 n_rd=7272 n_write=193 bw_util=0.002188
n_activity=39432 dram_eff=0.3786
bk0: 384a 6819771i bk1: 384a 6819220i bk2: 384a 6819514i bk3: 384a 6819483i bk4: 448a 6819138i bk5: 448a 6819345i bk6: 484a 6818947i bk7: 484a 6819080i bk8: 512a 6818672i bk9: 512a 6818629i bk10: 512a 6818984i bk11: 512a 6818871i bk12: 472a 6819525i bk13: 472a 6819195i bk14: 440a 6819240i bk15: 440a 6819264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.0105874
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6823005 n_nop=6814064 n_act=745 n_pre=729 n_req=2013 n_rd=7272 n_write=195 bw_util=0.002189
n_activity=39424 dram_eff=0.3788
bk0: 384a 6819679i bk1: 384a 6819503i bk2: 384a 6819958i bk3: 384a 6819815i bk4: 448a 6819515i bk5: 448a 6819484i bk6: 484a 6819391i bk7: 484a 6819164i bk8: 512a 6819074i bk9: 512a 6819159i bk10: 512a 6819335i bk11: 512a 6819088i bk12: 472a 6819451i bk13: 472a 6819536i bk14: 440a 6819803i bk15: 440a 6819434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00770306
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6823005 n_nop=6813999 n_act=772 n_pre=756 n_req=2024 n_rd=7272 n_write=206 bw_util=0.002192
n_activity=40892 dram_eff=0.3657
bk0: 384a 6819744i bk1: 384a 6819361i bk2: 384a 6819846i bk3: 384a 6819539i bk4: 448a 6819334i bk5: 448a 6819585i bk6: 484a 6819411i bk7: 484a 6819430i bk8: 512a 6819554i bk9: 512a 6819167i bk10: 512a 6819425i bk11: 512a 6819154i bk12: 472a 6819732i bk13: 472a 6819643i bk14: 440a 6819740i bk15: 440a 6819346i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.00905407
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6823005 n_nop=6814099 n_act=732 n_pre=716 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002186
n_activity=39033 dram_eff=0.3821
bk0: 384a 6819451i bk1: 384a 6819288i bk2: 384a 6819886i bk3: 384a 6819243i bk4: 448a 6818967i bk5: 448a 6819165i bk6: 484a 6819204i bk7: 484a 6818831i bk8: 512a 6818571i bk9: 512a 6818750i bk10: 512a 6818930i bk11: 512a 6819068i bk12: 472a 6819662i bk13: 472a 6819518i bk14: 436a 6820013i bk15: 436a 6819081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.00984889
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6823005 n_nop=6814072 n_act=738 n_pre=722 n_req=2022 n_rd=7268 n_write=205 bw_util=0.002191
n_activity=39633 dram_eff=0.3771
bk0: 384a 6820395i bk1: 384a 6820002i bk2: 384a 6820123i bk3: 384a 6819913i bk4: 448a 6819768i bk5: 448a 6819903i bk6: 484a 6819414i bk7: 484a 6819766i bk8: 512a 6819286i bk9: 512a 6819092i bk10: 512a 6819610i bk11: 512a 6819670i bk12: 476a 6819739i bk13: 472a 6819777i bk14: 436a 6819729i bk15: 436a 6819990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00599956
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6823005 n_nop=6814078 n_act=743 n_pre=727 n_req=2015 n_rd=7256 n_write=201 bw_util=0.002186
n_activity=40240 dram_eff=0.3706
bk0: 384a 6819659i bk1: 384a 6819479i bk2: 384a 6819371i bk3: 384a 6819583i bk4: 448a 6819286i bk5: 448a 6819752i bk6: 484a 6819620i bk7: 484a 6818949i bk8: 512a 6818861i bk9: 512a 6818913i bk10: 512a 6819121i bk11: 512a 6819056i bk12: 468a 6820049i bk13: 468a 6819769i bk14: 436a 6820325i bk15: 436a 6819713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00804074
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6823005 n_nop=6814041 n_act=763 n_pre=747 n_req=2012 n_rd=7256 n_write=198 bw_util=0.002185
n_activity=39861 dram_eff=0.374
bk0: 384a 6820115i bk1: 384a 6819870i bk2: 384a 6820218i bk3: 384a 6819992i bk4: 448a 6819614i bk5: 448a 6819383i bk6: 484a 6819276i bk7: 484a 6819437i bk8: 512a 6819399i bk9: 512a 6818900i bk10: 512a 6818684i bk11: 512a 6818945i bk12: 468a 6820130i bk13: 468a 6819629i bk14: 436a 6820071i bk15: 436a 6819629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.00788875

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54547, Miss = 909, Miss_rate = 0.017, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[1]: Access = 53982, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[2]: Access = 53864, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 53665, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[4]: Access = 53795, Miss = 907, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[5]: Access = 54225, Miss = 907, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[6]: Access = 52859, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[7]: Access = 53132, Miss = 908, Miss_rate = 0.017, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[8]: Access = 53224, Miss = 909, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[9]: Access = 53435, Miss = 909, Miss_rate = 0.017, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[10]: Access = 53595, Miss = 909, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[11]: Access = 53158, Miss = 909, Miss_rate = 0.017, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[12]: Access = 53338, Miss = 909, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[13]: Access = 53328, Miss = 909, Miss_rate = 0.017, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[14]: Access = 53213, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[15]: Access = 53341, Miss = 908, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[16]: Access = 61986, Miss = 909, Miss_rate = 0.015, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[17]: Access = 53386, Miss = 908, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[18]: Access = 53106, Miss = 907, Miss_rate = 0.017, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[19]: Access = 53710, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[20]: Access = 52817, Miss = 907, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[21]: Access = 53526, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3723
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868362
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3451
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.51538
	minimum = 6
	maximum = 21
Network latency average = 7.51202
	minimum = 6
	maximum = 21
Slowest packet = 2370315
Flit latency average = 7.13301
	minimum = 6
	maximum = 20
Slowest flit = 4074155
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.018638
	minimum = 0.0143369 (at node 2)
	maximum = 0.0224014 (at node 38)
Accepted packet rate average = 0.018638
	minimum = 0.0143369 (at node 2)
	maximum = 0.0224014 (at node 38)
Injected flit rate average = 0.027957
	minimum = 0.0143369 (at node 2)
	maximum = 0.0445789 (at node 38)
Accepted flit rate average= 0.027957
	minimum = 0.0206093 (at node 29)
	maximum = 0.0387545 (at node 20)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.6434 (19 samples)
	minimum = 6 (19 samples)
	maximum = 332.368 (19 samples)
Network latency average = 18.3732 (19 samples)
	minimum = 6 (19 samples)
	maximum = 239.211 (19 samples)
Flit latency average = 19.7757 (19 samples)
	minimum = 6 (19 samples)
	maximum = 238.526 (19 samples)
Fragmentation average = 0.00263911 (19 samples)
	minimum = 0 (19 samples)
	maximum = 69.6316 (19 samples)
Injected packet rate average = 0.0134159 (19 samples)
	minimum = 0.00992883 (19 samples)
	maximum = 0.0365097 (19 samples)
Accepted packet rate average = 0.0134159 (19 samples)
	minimum = 0.00992883 (19 samples)
	maximum = 0.0365097 (19 samples)
Injected flit rate average = 0.0205083 (19 samples)
	minimum = 0.0120139 (19 samples)
	maximum = 0.0500148 (19 samples)
Accepted flit rate average = 0.0205083 (19 samples)
	minimum = 0.0148927 (19 samples)
	maximum = 0.0666746 (19 samples)
Injected packet size average = 1.52866 (19 samples)
Accepted packet size average = 1.52866 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 54 min, 35 sec (6875 sec)
gpgpu_simulation_rate = 4427 (inst/sec)
gpgpu_simulation_rate = 1155 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 968
gpu_sim_insn = 1114112
gpu_ipc =    1150.9421
gpu_tot_sim_cycle = 8166665
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       3.8633
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 307686
gpu_stall_icnt2sh    = 1085508
partiton_reqs_in_parallel = 21296
partiton_reqs_in_parallel_total    = 80531600
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.8636
partiton_reqs_in_parallel_util = 21296
partiton_reqs_in_parallel_util_total    = 80531600
gpu_sim_cycle_parition_util = 968
gpu_tot_sim_cycle_parition_util    = 3673677
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9213
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     200.5347 GB/Sec
L2_BW_total  =      13.7798 GB/Sec
gpu_total_sim_rate=4584

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1315550
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1952, 1705, 1755, 1854, 1481, 1552, 1982, 1852, 2392, 1676, 1449, 1728, 2070, 2030, 1629, 1865, 1620, 1334, 1859, 1756, 1460, 1702, 1932, 1787, 1683, 1491, 1656, 1790, 1726, 1624, 1754, 1710, 1825, 1496, 1594, 1623, 1655, 1816, 1635, 1946, 1311, 1195, 1620, 1264, 1498, 1445, 1186, 1200, 1617, 1548, 1451, 1302, 1307, 1759, 1634, 1282, 1694, 1487, 1602, 1230, 1365, 1569, 1743, 1633, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 1663872
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1642934
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 16052
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1231576	W0_Idle:18426516	W0_Scoreboard:131494356	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 509 
maxdqlatency = 0 
maxmflatency = 736059 
averagemflatency = 6204 
max_icnt2mem_latency = 735841 
max_icnt2sh_latency = 7942486 
mrq_lat_table:16823 	291 	450 	1299 	797 	774 	800 	694 	228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1040844 	101492 	5703 	3861 	1630 	2357 	4354 	3801 	2960 	4094 	4160 	7412 	4444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	772612 	77568 	119519 	59105 	62832 	46164 	8296 	3588 	2594 	1450 	2382 	4318 	3806 	2934 	4095 	4165 	7410 	4440 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	434754 	232505 	184628 	35215 	4560 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	127570 	161715 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4796 	71 	27 	38 	81 	182 	275 	309 	285 	211 	68 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11        17        18        18        22        14        22        20        14        18        14        14 
dram[1]:        16        16        17        16        14         9        10        13        10        28        14        14        14        22        14        14 
dram[2]:        16        16        16        16        18        10        20        13        10        21        16        17        22        18        14        16 
dram[3]:        16        16        16        17        12        11        14        14        13        17        18        19        12        12        14        14 
dram[4]:        16        16        17        16        10        14        12        12        15        25        16        12        14        14        14        15 
dram[5]:        16        17        17        17        20        14         8        12        16        14        14        16        18        16        16        12 
dram[6]:        17        16        16        16        15        11        18        11        16        19        12        14         9        12        15        16 
dram[7]:        16        16        17        16        11        10        15        12        16        19        13        14        22        11        16        15 
dram[8]:        16        16        16        16        15        13        15        11        10        14        14        17        12        14        16        16 
dram[9]:        16        16        16        16        19         8        15        14        16        21        14        18        21        12        15        16 
dram[10]:        16        16        16        16        11        10        16        12        16        18        17        15        14        14        16        15 
maximum service time to same row:
dram[0]:    276136    190190    276153    237563    307816    237035    343857    346465    338112    221417    515764    408958    260514    205793    229245    161510 
dram[1]:    239666    244888    244862    218814    255274    299575    229052    341267    218820    257906    289153    515761    312372    268308    229267    334996 
dram[2]:    244875    236940    252708    332720    349049    484526    244883    294355    328229    302187    299585    299584    244854    313786    269584    213619 
dram[3]:    210994    218840    312619    307387    237052    279174    346479    216217    231850    235897    388199    515782    265708    260508    257888    242278 
dram[4]:    242266    349080    161502    268301    306141    338625    364704    343875    273516    229244    393340    453256    200578    297263    263111    218795 
dram[5]:    336013    336113    203201    234911    392066    211004    273535    224055    208404    263118    257852    388189    260499    354130    263928    257872 
dram[6]:    333427    242264    229242    205798    276635    427740    364710    241127    257882    229089    291742    299572    338636    259722    231844    263103 
dram[7]:    221412    364590    200589    190179    515839    448095    447483    296974    273509    205774    547053    362095    505632    260518    244853    263102 
dram[8]:    276127    184946    244871    286546    255287    471493    295798    364718    204028    401181    311136    518389    265717    260499    177154    263122 
dram[9]:    260496    237994    265237    161510    237490    363364    367317    257347    340669    197981    416814    416814    304793    291760    263078    302187 
dram[10]:    190182    184963    111180    216231    362012    362227    247457    226662    291179    200587    458505    520978    373635    312601    260490    364689 
average row accesses per activate:
dram[0]:  2.425000  2.285714  2.461539  2.823529  2.909091  2.931818  3.022222  2.914894  2.823529  2.769231  2.607143  2.938776  2.934783  3.268293  3.024390  2.755556 
dram[1]:  2.341463  2.400000  2.487180  2.086957  2.723404  2.433962  2.472727  2.686275  2.769231  3.063830  2.979592  2.716981  3.350000  3.045455  2.652174  3.128205 
dram[2]:  2.285714  2.526316  2.526316  2.526316  2.844445  2.977273  2.816327  2.464286  2.618182  3.244444  2.561404  2.457627  3.000000  2.791667  2.638298  3.050000 
dram[3]:  2.400000  2.526316  2.461539  2.552632  2.914894  2.888889  2.875000  2.634615  2.959184  2.920000  2.938776  2.900000  3.045455  2.851064  3.050000  3.050000 
dram[4]:  2.461539  2.526316  2.425000  2.400000  3.071429  2.844445  2.686275  2.446429  2.735849  2.862745  2.900000  2.440678  2.913043  2.977778  2.860465  2.638298 
dram[5]:  2.666667  2.621622  2.487180  2.309524  3.368421  3.275000  2.379310  2.322034  2.440678  2.716981  2.685185  2.900000  2.576923  3.350000  2.733333  2.860465 
dram[6]:  2.694444  2.181818  2.341463  2.232558  2.770833  3.116279  2.686275  2.622642  2.788461  2.654546  2.457627  2.457627  2.680000  2.934783  2.673913  2.673913 
dram[7]:  2.526316  2.526316  2.425000  2.400000  2.931818  2.909091  2.464286  2.245902  2.823529  3.152174  2.807692  2.769231  3.139535  3.000000  3.297297  2.711111 
dram[8]:  2.823529  2.181818  2.086957  2.285714  2.568627  3.394737  2.641510  2.584906  2.769231  3.085106  2.938776  3.152174  2.750000  3.022222  2.711111  2.975610 
dram[9]:  2.526316  2.666667  2.086957  2.285714  2.765957  2.866667  2.957447  2.403509  2.607143  3.106383  2.416667  2.807692  3.116279  3.093023  2.952381  2.904762 
dram[10]:  2.400000  2.341463  2.285714  2.285714  2.744681  2.750000  2.634615  2.322034  3.272727  2.716981  2.703704  2.722222  3.116279  2.436364  3.050000  2.489796 
average row locality = 22156/8158 = 2.715862
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        16        17        16        17        16        16        18        16        17        16        14        14 
dram[1]:         0         0         1         0        16        17        16        17        16        16        18        16        16        16        13        13 
dram[2]:         0         0         0         0        16        19        18        18        16        18        18        17        17        16        15        13 
dram[3]:         0         0         0         1        25        18        17        16        17        18        16        17        16        16        13        13 
dram[4]:         0         0         1         0        17        16        16        16        17        18        17        16        16        16        13        14 
dram[5]:         0         1         1         1        16        19        17        16        16        16        17        17        16        16        13        13 
dram[6]:         1         0         0         0        21        22        16        18        17        18        17        17        16        17        13        13 
dram[7]:         0         0         1         0        17        16        17        16        16        17        18        16        17        17        13        13 
dram[8]:         0         0         0         0        19        17        19        16        16        17        16        17        24        18        13        13 
dram[9]:         0         0         0         0        18        17        18        16        18        18        17        18        17        16        15        13 
dram[10]:         0         0         0         0        17        20        16        16        16        16        18        19        17        17        13        13 
total reads: 2180
min_bank_accesses = 0!
chip skew: 206/191 = 1.08
average mf latency per bank:
dram[0]:     434946    438583    309679    332587    224985    254117    290338    304017    415121    377663    318675    317579    409336    388818    303619    294266
dram[1]:     415739    446270    304767    300202    281404    226362    267171    281073    470697    435274    307295    303070    412068    385802    303631    329220
dram[2]:     410728    414868    337975    309521    234928    254825    292298    282570    351613    416078    300344    290131    419048    423506    322179    327596
dram[3]:     415541    443977    332714    347657    236187    243037    282208    250455    403118    409424    317074    309283    372972    392860    295305    323988
dram[4]:     434107    453042    334387    333546    273817    245075    316855    272517    342333    327298    318900    329006    378198    394395    318732    312976
dram[5]:     418140    424483    304896    307278    260315    230557    292658    294994    329459    370597    319672    327682    390278    382985    327379    324941
dram[6]:     464774    420867    301086    324428    235497    261949    305119    287982    331767    368907    321603    336159    407683    391771    302273    324271
dram[7]:     431390    415711    269604    304381    257852    273215    280643    242099    321833    351939    328000    325608    382987    382963    329436    317050
dram[8]:     439819    444660    304683    332039    223276    246701    259703    255731    316983    354352    328527    320665    377161    392992    315327    319724
dram[9]:     473954    451742    310454    317940    248041    252352    252881    273572    310131    320250    321950    315769    396673    403165    334170    308466
dram[10]:     443264    465571    306629    323867    245505    237425    271618    260814    426496    394078    313720    319960    408464    397289    292602    314074
maximum mf latency per bank:
dram[0]:     698391    698391    599837    599838    691393    691366    664998    664884    731857    731730    735539    735541    735988    735990    693212    677840
dram[1]:     698170    698065    599840    599977    692057    692072    664800    664683    731715    731858    735523    735525    736011    736013    690513    690515
dram[2]:     698067    698191    599865    599866    692074    692076    664622    664623    731829    731713    735480    735482    735998    736000    690627    690607
dram[3]:     698068    698069    599868    599869    692078    692109    662288    662290    731875    731760    735532    735534    736010    736012    693097    693208
dram[4]:     698393    698395    599871    599893    692109    689584    662399    662285    731790    731762    735484    735486    735969    735971    693221    693323
dram[5]:     698397    698515    599849    599851    691970    691999    662285    664604    731876    731761    735532    735534    735984    735986    693209    693210
dram[6]:     698504    697696    599987    599996    691998    692017    664718    664605    731877    731760    735662    735535    735973    735975    677845    677845
dram[7]:     697820    697696    599909    599986    692092    692004    664606    664718    731762    731899    735566    735568    735988    735990    690537    690539
dram[8]:     697802    697698    623274    623275    692093    692006    664729    662201    731762    731867    735536    735538    735964    735966    690540    693208
dram[9]:     697700    698174    623277    599954    692007    692008    664879    664881    731889    731776    735555    735557    736059    735974    693322    693337
dram[10]:     698388    698390    599956    599956    691946    691947    664883    664885    731870    731827    735529    735531    735957    735959    693210    693212
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6824801 n_nop=6815922 n_act=717 n_pre=701 n_req=2010 n_rd=7268 n_write=193 bw_util=0.002186
n_activity=38542 dram_eff=0.3872
bk0: 388a 6821497i bk1: 384a 6821536i bk2: 384a 6822026i bk3: 384a 6821810i bk4: 448a 6821274i bk5: 448a 6821194i bk6: 480a 6821497i bk7: 480a 6821359i bk8: 512a 6821043i bk9: 512a 6820728i bk10: 512a 6821028i bk11: 512a 6821311i bk12: 472a 6822054i bk13: 472a 6821642i bk14: 440a 6821851i bk15: 440a 6821423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00696255
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6824801 n_nop=6815886 n_act=742 n_pre=726 n_req=2005 n_rd=7256 n_write=191 bw_util=0.002182
n_activity=39300 dram_eff=0.379
bk0: 384a 6821318i bk1: 384a 6821109i bk2: 384a 6821942i bk3: 384a 6821519i bk4: 448a 6821553i bk5: 448a 6821096i bk6: 480a 6821159i bk7: 480a 6821070i bk8: 512a 6821484i bk9: 512a 6820885i bk10: 512a 6821066i bk11: 512a 6820818i bk12: 472a 6821729i bk13: 472a 6821323i bk14: 436a 6821152i bk15: 436a 6821609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.00774909
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6824801 n_nop=6815868 n_act=746 n_pre=730 n_req=2015 n_rd=7256 n_write=201 bw_util=0.002185
n_activity=39702 dram_eff=0.3756
bk0: 384a 6821478i bk1: 384a 6821861i bk2: 384a 6822104i bk3: 384a 6822012i bk4: 448a 6821903i bk5: 448a 6821293i bk6: 480a 6821073i bk7: 480a 6821320i bk8: 512a 6820883i bk9: 512a 6821164i bk10: 512a 6821097i bk11: 512a 6820808i bk12: 472a 6821560i bk13: 472a 6821104i bk14: 436a 6821415i bk15: 436a 6821416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00704885
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6824801 n_nop=6815918 n_act=716 n_pre=700 n_req=2019 n_rd=7264 n_write=203 bw_util=0.002188
n_activity=39225 dram_eff=0.3807
bk0: 384a 6821287i bk1: 384a 6820824i bk2: 384a 6821331i bk3: 384a 6821645i bk4: 448a 6821010i bk5: 448a 6820762i bk6: 484a 6821526i bk7: 484a 6820692i bk8: 512a 6820787i bk9: 512a 6820507i bk10: 512a 6821130i bk11: 512a 6820662i bk12: 472a 6821065i bk13: 472a 6820970i bk14: 436a 6821704i bk15: 436a 6821025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0114538
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6824801 n_nop=6815862 n_act=745 n_pre=729 n_req=2011 n_rd=7272 n_write=193 bw_util=0.002188
n_activity=39432 dram_eff=0.3786
bk0: 384a 6821567i bk1: 384a 6821016i bk2: 384a 6821310i bk3: 384a 6821279i bk4: 448a 6820934i bk5: 448a 6821141i bk6: 484a 6820743i bk7: 484a 6820876i bk8: 512a 6820468i bk9: 512a 6820425i bk10: 512a 6820780i bk11: 512a 6820667i bk12: 472a 6821321i bk13: 472a 6820991i bk14: 440a 6821036i bk15: 440a 6821060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.0105846
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6824801 n_nop=6815860 n_act=745 n_pre=729 n_req=2013 n_rd=7272 n_write=195 bw_util=0.002188
n_activity=39424 dram_eff=0.3788
bk0: 384a 6821475i bk1: 384a 6821299i bk2: 384a 6821754i bk3: 384a 6821611i bk4: 448a 6821311i bk5: 448a 6821280i bk6: 484a 6821187i bk7: 484a 6820960i bk8: 512a 6820870i bk9: 512a 6820955i bk10: 512a 6821131i bk11: 512a 6820884i bk12: 472a 6821247i bk13: 472a 6821332i bk14: 440a 6821599i bk15: 440a 6821230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00770103
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6824801 n_nop=6815795 n_act=772 n_pre=756 n_req=2024 n_rd=7272 n_write=206 bw_util=0.002191
n_activity=40892 dram_eff=0.3657
bk0: 384a 6821540i bk1: 384a 6821157i bk2: 384a 6821642i bk3: 384a 6821335i bk4: 448a 6821130i bk5: 448a 6821381i bk6: 484a 6821207i bk7: 484a 6821226i bk8: 512a 6821350i bk9: 512a 6820963i bk10: 512a 6821221i bk11: 512a 6820950i bk12: 472a 6821528i bk13: 472a 6821439i bk14: 440a 6821536i bk15: 440a 6821142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.00905169
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6824801 n_nop=6815895 n_act=732 n_pre=716 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002186
n_activity=39033 dram_eff=0.3821
bk0: 384a 6821247i bk1: 384a 6821084i bk2: 384a 6821682i bk3: 384a 6821039i bk4: 448a 6820763i bk5: 448a 6820961i bk6: 484a 6821000i bk7: 484a 6820627i bk8: 512a 6820367i bk9: 512a 6820546i bk10: 512a 6820726i bk11: 512a 6820864i bk12: 472a 6821458i bk13: 472a 6821314i bk14: 436a 6821809i bk15: 436a 6820877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.00984629
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6824801 n_nop=6815868 n_act=738 n_pre=722 n_req=2022 n_rd=7268 n_write=205 bw_util=0.00219
n_activity=39633 dram_eff=0.3771
bk0: 384a 6822191i bk1: 384a 6821798i bk2: 384a 6821919i bk3: 384a 6821709i bk4: 448a 6821564i bk5: 448a 6821699i bk6: 484a 6821210i bk7: 484a 6821562i bk8: 512a 6821082i bk9: 512a 6820888i bk10: 512a 6821406i bk11: 512a 6821466i bk12: 476a 6821535i bk13: 472a 6821573i bk14: 436a 6821525i bk15: 436a 6821786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00599798
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6824801 n_nop=6815874 n_act=743 n_pre=727 n_req=2015 n_rd=7256 n_write=201 bw_util=0.002185
n_activity=40240 dram_eff=0.3706
bk0: 384a 6821455i bk1: 384a 6821275i bk2: 384a 6821167i bk3: 384a 6821379i bk4: 448a 6821082i bk5: 448a 6821548i bk6: 484a 6821416i bk7: 484a 6820745i bk8: 512a 6820657i bk9: 512a 6820709i bk10: 512a 6820917i bk11: 512a 6820852i bk12: 468a 6821845i bk13: 468a 6821565i bk14: 436a 6822121i bk15: 436a 6821509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00803862
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6824801 n_nop=6815837 n_act=763 n_pre=747 n_req=2012 n_rd=7256 n_write=198 bw_util=0.002184
n_activity=39861 dram_eff=0.374
bk0: 384a 6821911i bk1: 384a 6821666i bk2: 384a 6822014i bk3: 384a 6821788i bk4: 448a 6821410i bk5: 448a 6821179i bk6: 484a 6821072i bk7: 484a 6821233i bk8: 512a 6821195i bk9: 512a 6820696i bk10: 512a 6820480i bk11: 512a 6820741i bk12: 468a 6821926i bk13: 468a 6821425i bk14: 436a 6821867i bk15: 436a 6821425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.00788668

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54639, Miss = 909, Miss_rate = 0.017, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[1]: Access = 54074, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[2]: Access = 53956, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 53757, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[4]: Access = 53887, Miss = 907, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[5]: Access = 54317, Miss = 907, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[6]: Access = 52951, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[7]: Access = 53224, Miss = 908, Miss_rate = 0.017, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[8]: Access = 53316, Miss = 909, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[9]: Access = 53527, Miss = 909, Miss_rate = 0.017, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[10]: Access = 53687, Miss = 909, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[11]: Access = 53250, Miss = 909, Miss_rate = 0.017, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[12]: Access = 53430, Miss = 909, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[13]: Access = 53420, Miss = 909, Miss_rate = 0.017, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[14]: Access = 53305, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[15]: Access = 53433, Miss = 908, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[16]: Access = 62082, Miss = 909, Miss_rate = 0.015, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[17]: Access = 53482, Miss = 908, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[18]: Access = 53202, Miss = 907, Miss_rate = 0.017, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[19]: Access = 53806, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[20]: Access = 52913, Miss = 907, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[21]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3723
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3451
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.35718
	minimum = 6
	maximum = 30
Network latency average = 8.24365
	minimum = 6
	maximum = 26
Slowest packet = 2371194
Flit latency average = 7.96061
	minimum = 6
	maximum = 25
Slowest flit = 4077221
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0423578
	minimum = 0.033092 (at node 0)
	maximum = 0.0496381 (at node 44)
Accepted packet rate average = 0.0423578
	minimum = 0.033092 (at node 0)
	maximum = 0.0496381 (at node 44)
Injected flit rate average = 0.0635367
	minimum = 0.033092 (at node 0)
	maximum = 0.0992761 (at node 44)
Accepted flit rate average= 0.0635367
	minimum = 0.0475698 (at node 28)
	maximum = 0.0827301 (at node 1)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.6291 (20 samples)
	minimum = 6 (20 samples)
	maximum = 317.25 (20 samples)
Network latency average = 17.8668 (20 samples)
	minimum = 6 (20 samples)
	maximum = 228.55 (20 samples)
Flit latency average = 19.1849 (20 samples)
	minimum = 6 (20 samples)
	maximum = 227.85 (20 samples)
Fragmentation average = 0.00250716 (20 samples)
	minimum = 0 (20 samples)
	maximum = 66.15 (20 samples)
Injected packet rate average = 0.014863 (20 samples)
	minimum = 0.011087 (20 samples)
	maximum = 0.0371661 (20 samples)
Accepted packet rate average = 0.014863 (20 samples)
	minimum = 0.011087 (20 samples)
	maximum = 0.0371661 (20 samples)
Injected flit rate average = 0.0226597 (20 samples)
	minimum = 0.0130678 (20 samples)
	maximum = 0.0524778 (20 samples)
Accepted flit rate average = 0.0226597 (20 samples)
	minimum = 0.0165265 (20 samples)
	maximum = 0.0674773 (20 samples)
Injected packet size average = 1.52457 (20 samples)
Accepted packet size average = 1.52457 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 54 min, 42 sec (6882 sec)
gpgpu_simulation_rate = 4584 (inst/sec)
gpgpu_simulation_rate = 1186 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 44668 Tlb_hit: 42329 Tlb_miss: 2339 Tlb_hit_rate: 0.947636
Shader1: Tlb_access: 39861 Tlb_hit: 37729 Tlb_miss: 2132 Tlb_hit_rate: 0.946514
Shader2: Tlb_access: 39864 Tlb_hit: 37636 Tlb_miss: 2228 Tlb_hit_rate: 0.944110
Shader3: Tlb_access: 44636 Tlb_hit: 42151 Tlb_miss: 2485 Tlb_hit_rate: 0.944327
Shader4: Tlb_access: 40171 Tlb_hit: 38031 Tlb_miss: 2140 Tlb_hit_rate: 0.946728
Shader5: Tlb_access: 43946 Tlb_hit: 41688 Tlb_miss: 2258 Tlb_hit_rate: 0.948619
Shader6: Tlb_access: 41121 Tlb_hit: 38954 Tlb_miss: 2167 Tlb_hit_rate: 0.947302
Shader7: Tlb_access: 49566 Tlb_hit: 47064 Tlb_miss: 2502 Tlb_hit_rate: 0.949522
Shader8: Tlb_access: 38676 Tlb_hit: 36550 Tlb_miss: 2126 Tlb_hit_rate: 0.945031
Shader9: Tlb_access: 39252 Tlb_hit: 37090 Tlb_miss: 2162 Tlb_hit_rate: 0.944920
Shader10: Tlb_access: 41229 Tlb_hit: 38996 Tlb_miss: 2233 Tlb_hit_rate: 0.945839
Shader11: Tlb_access: 45625 Tlb_hit: 43224 Tlb_miss: 2401 Tlb_hit_rate: 0.947375
Shader12: Tlb_access: 38504 Tlb_hit: 36562 Tlb_miss: 1942 Tlb_hit_rate: 0.949564
Shader13: Tlb_access: 39914 Tlb_hit: 37653 Tlb_miss: 2261 Tlb_hit_rate: 0.943353
Shader14: Tlb_access: 38180 Tlb_hit: 36132 Tlb_miss: 2048 Tlb_hit_rate: 0.946359
Shader15: Tlb_access: 42966 Tlb_hit: 40646 Tlb_miss: 2320 Tlb_hit_rate: 0.946004
Shader16: Tlb_access: 38801 Tlb_hit: 36704 Tlb_miss: 2097 Tlb_hit_rate: 0.945955
Shader17: Tlb_access: 37739 Tlb_hit: 35770 Tlb_miss: 1969 Tlb_hit_rate: 0.947826
Shader18: Tlb_access: 46294 Tlb_hit: 43934 Tlb_miss: 2360 Tlb_hit_rate: 0.949021
Shader19: Tlb_access: 48103 Tlb_hit: 45687 Tlb_miss: 2416 Tlb_hit_rate: 0.949774
Shader20: Tlb_access: 46465 Tlb_hit: 44082 Tlb_miss: 2383 Tlb_hit_rate: 0.948714
Shader21: Tlb_access: 44556 Tlb_hit: 42321 Tlb_miss: 2235 Tlb_hit_rate: 0.949838
Shader22: Tlb_access: 39560 Tlb_hit: 37506 Tlb_miss: 2054 Tlb_hit_rate: 0.948079
Shader23: Tlb_access: 36973 Tlb_hit: 34943 Tlb_miss: 2030 Tlb_hit_rate: 0.945095
Shader24: Tlb_access: 39019 Tlb_hit: 36929 Tlb_miss: 2090 Tlb_hit_rate: 0.946436
Shader25: Tlb_access: 42478 Tlb_hit: 40214 Tlb_miss: 2264 Tlb_hit_rate: 0.946702
Shader26: Tlb_access: 43896 Tlb_hit: 41437 Tlb_miss: 2459 Tlb_hit_rate: 0.943981
Shader27: Tlb_access: 46664 Tlb_hit: 44225 Tlb_miss: 2439 Tlb_hit_rate: 0.947733
Tlb_tot_access: 1178727 Tlb_tot_hit: 1116187, Tlb_tot_miss: 62540, Tlb_tot_hit_rate: 0.946943
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 273 Tlb_invalidate: 218 Tlb_evict: 0 Tlb_page_evict: 218
Shader1: Tlb_validate: 255 Tlb_invalidate: 202 Tlb_evict: 0 Tlb_page_evict: 202
Shader2: Tlb_validate: 267 Tlb_invalidate: 212 Tlb_evict: 0 Tlb_page_evict: 212
Shader3: Tlb_validate: 273 Tlb_invalidate: 215 Tlb_evict: 0 Tlb_page_evict: 215
Shader4: Tlb_validate: 254 Tlb_invalidate: 207 Tlb_evict: 0 Tlb_page_evict: 207
Shader5: Tlb_validate: 285 Tlb_invalidate: 217 Tlb_evict: 0 Tlb_page_evict: 217
Shader6: Tlb_validate: 262 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Shader7: Tlb_validate: 279 Tlb_invalidate: 230 Tlb_evict: 0 Tlb_page_evict: 230
Shader8: Tlb_validate: 265 Tlb_invalidate: 203 Tlb_evict: 0 Tlb_page_evict: 203
Shader9: Tlb_validate: 263 Tlb_invalidate: 204 Tlb_evict: 0 Tlb_page_evict: 204
Shader10: Tlb_validate: 265 Tlb_invalidate: 209 Tlb_evict: 0 Tlb_page_evict: 209
Shader11: Tlb_validate: 273 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader12: Tlb_validate: 255 Tlb_invalidate: 202 Tlb_evict: 0 Tlb_page_evict: 202
Shader13: Tlb_validate: 275 Tlb_invalidate: 216 Tlb_evict: 0 Tlb_page_evict: 216
Shader14: Tlb_validate: 259 Tlb_invalidate: 213 Tlb_evict: 0 Tlb_page_evict: 213
Shader15: Tlb_validate: 272 Tlb_invalidate: 217 Tlb_evict: 0 Tlb_page_evict: 217
Shader16: Tlb_validate: 262 Tlb_invalidate: 207 Tlb_evict: 0 Tlb_page_evict: 207
Shader17: Tlb_validate: 261 Tlb_invalidate: 210 Tlb_evict: 0 Tlb_page_evict: 210
Shader18: Tlb_validate: 272 Tlb_invalidate: 211 Tlb_evict: 0 Tlb_page_evict: 211
Shader19: Tlb_validate: 290 Tlb_invalidate: 228 Tlb_evict: 0 Tlb_page_evict: 228
Shader20: Tlb_validate: 276 Tlb_invalidate: 213 Tlb_evict: 0 Tlb_page_evict: 213
Shader21: Tlb_validate: 261 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader22: Tlb_validate: 259 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader23: Tlb_validate: 245 Tlb_invalidate: 201 Tlb_evict: 0 Tlb_page_evict: 201
Shader24: Tlb_validate: 258 Tlb_invalidate: 205 Tlb_evict: 0 Tlb_page_evict: 205
Shader25: Tlb_validate: 254 Tlb_invalidate: 206 Tlb_evict: 0 Tlb_page_evict: 206
Shader26: Tlb_validate: 276 Tlb_invalidate: 215 Tlb_evict: 0 Tlb_page_evict: 215
Shader27: Tlb_validate: 283 Tlb_invalidate: 233 Tlb_evict: 0 Tlb_page_evict: 233
Tlb_tot_valiate: 7472 Tlb_invalidate: 5944, Tlb_tot_evict: 0, Tlb_tot_evict page: 5944
========================================TLB statistics(threshing)==============================
Shader0: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 3 | Page: 525002 Treshed: 1 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 3 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 2 | Page: 525013 Treshed: 1 | Page: 525048 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525582 Treshed: 1 | Total 34
Shader1: Page: 524928 Treshed: 1 | Page: 524998 Treshed: 2 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 2 | Page: 525013 Treshed: 1 | Page: 525102 Treshed: 1 | Page: 525582 Treshed: 1 | Total 32
Shader2: Page: 524873 Treshed: 1 | Page: 524998 Treshed: 2 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 3 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 3 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 3 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 3 | Page: 525012 Treshed: 1 | Page: 525013 Treshed: 2 | Page: 525274 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525582 Treshed: 1 | Total 36
Shader3: Page: 524874 Treshed: 1 | Page: 524998 Treshed: 3 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 3 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 3 | Page: 525005 Treshed: 3 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 3 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 3 | Page: 525012 Treshed: 2 | Page: 525013 Treshed: 1 | Page: 525192 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525582 Treshed: 1 | Total 38
Shader4: Page: 524998 Treshed: 3 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 3 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 3 | Page: 525013 Treshed: 1 | Page: 525582 Treshed: 1 | Total 33
Shader5: Page: 524984 Treshed: 1 | Page: 524998 Treshed: 2 | Page: 524999 Treshed: 3 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 3 | Page: 525013 Treshed: 2 | Page: 525283 Treshed: 1 | Page: 525388 Treshed: 1 | Page: 525390 Treshed: 1 | Page: 525400 Treshed: 1 | Page: 525409 Treshed: 1 | Page: 525582 Treshed: 1 | Total 41
Shader6: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 3 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 3 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 3 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 3 | Page: 525012 Treshed: 3 | Page: 525013 Treshed: 2 | Page: 525117 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525582 Treshed: 1 | Total 36
Shader7: Page: 524878 Treshed: 1 | Page: 524998 Treshed: 2 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 3 | Page: 525002 Treshed: 3 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 3 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 3 | Page: 525009 Treshed: 3 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 3 | Page: 525012 Treshed: 3 | Page: 525013 Treshed: 2 | Page: 525204 Treshed: 1 | Page: 525289 Treshed: 1 | Page: 525382 Treshed: 1 | Page: 525421 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525582 Treshed: 1 | Total 42
Shader8: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 3 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 3 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 2 | Page: 525013 Treshed: 1 | Page: 525394 Treshed: 1 | Page: 525582 Treshed: 1 | Total 33
Shader9: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 3 | Page: 525013 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525582 Treshed: 1 | Total 34
Shader10: Page: 524998 Treshed: 3 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 3 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 3 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 3 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 2 | Page: 525013 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525582 Treshed: 1 | Total 33
Shader11: Page: 524998 Treshed: 3 | Page: 524999 Treshed: 3 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 3 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 3 | Page: 525006 Treshed: 3 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 3 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525012 Treshed: 2 | Page: 525048 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525582 Treshed: 1 | Total 35
Shader12: Page: 524883 Treshed: 1 | Page: 524998 Treshed: 2 | Page: 524999 Treshed: 3 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 3 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 1 | Page: 525013 Treshed: 1 | Page: 525135 Treshed: 1 | Page: 525582 Treshed: 1 | Total 33
Shader13: Page: 524989 Treshed: 1 | Page: 524993 Treshed: 1 | Page: 524998 Treshed: 2 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 3 | Page: 525013 Treshed: 1 | Page: 525307 Treshed: 1 | Page: 525403 Treshed: 1 | Page: 525404 Treshed: 1 | Page: 525405 Treshed: 1 | Page: 525406 Treshed: 1 | Page: 525415 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525582 Treshed: 1 | Total 42
Shader14: Page: 524998 Treshed: 3 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 3 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 3 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 3 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525012 Treshed: 3 | Page: 525013 Treshed: 1 | Page: 525057 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525582 Treshed: 1 | Total 35
Shader15: Page: 524991 Treshed: 1 | Page: 524998 Treshed: 3 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 3 | Page: 525003 Treshed: 3 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 3 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 3 | Page: 525010 Treshed: 3 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 1 | Page: 525013 Treshed: 1 | Page: 525060 Treshed: 1 | Page: 525313 Treshed: 1 | Page: 525409 Treshed: 1 | Page: 525411 Treshed: 1 | Page: 525412 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525582 Treshed: 1 | Total 41
Shader16: Page: 524915 Treshed: 1 | Page: 524998 Treshed: 2 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 3 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 3 | Page: 525011 Treshed: 1 | Page: 525012 Treshed: 2 | Page: 525013 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525599 Treshed: 1 | Total 35
Shader17: Page: 524888 Treshed: 1 | Page: 524998 Treshed: 2 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 1 | Page: 525013 Treshed: 2 | Page: 525563 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525599 Treshed: 1 | Total 35
Shader18: Page: 524990 Treshed: 1 | Page: 524998 Treshed: 2 | Page: 524999 Treshed: 3 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 3 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 3 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 3 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525012 Treshed: 1 | Page: 525013 Treshed: 1 | Page: 525408 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525582 Treshed: 1 | Total 34
Shader19: Page: 524997 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 3 | Page: 525000 Treshed: 3 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 3 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 3 | Page: 525007 Treshed: 3 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 3 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 2 | Page: 525013 Treshed: 2 | Page: 525156 Treshed: 1 | Page: 525415 Treshed: 1 | Page: 525424 Treshed: 1 | Page: 525428 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525599 Treshed: 1 | Total 41
Shader20: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 3 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 3 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 2 | Page: 525013 Treshed: 1 | Page: 525328 Treshed: 1 | Page: 525382 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525582 Treshed: 1 | Total 35
Shader21: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 2 | Page: 525013 Treshed: 1 | Page: 525400 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525582 Treshed: 1 | Total 34
Shader22: Page: 524998 Treshed: 1 | Page: 524999 Treshed: 3 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 3 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 3 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 3 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 2 | Page: 525334 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525599 Treshed: 1 | Total 33
Shader23: Page: 524998 Treshed: 1 | Page: 524999 Treshed: 3 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 1 | Page: 525003 Treshed: 3 | Page: 525004 Treshed: 3 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 3 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 3 | Page: 525011 Treshed: 3 | Page: 525012 Treshed: 1 | Page: 525013 Treshed: 1 | Page: 525084 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525582 Treshed: 1 | Total 35
Shader24: Page: 524998 Treshed: 1 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 3 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 3 | Page: 525012 Treshed: 1 | Page: 525013 Treshed: 1 | Page: 525582 Treshed: 1 | Total 31
Shader25: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 2 | Page: 525013 Treshed: 1 | Page: 525090 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525582 Treshed: 1 | Total 34
Shader26: Page: 524995 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 3 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 1 | Page: 525003 Treshed: 3 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 3 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 3 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 1 | Page: 525013 Treshed: 2 | Page: 525423 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525582 Treshed: 1 | Total 35
Shader27: Page: 524870 Treshed: 1 | Page: 524991 Treshed: 1 | Page: 524995 Treshed: 1 | Page: 524998 Treshed: 2 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 3 | Page: 525001 Treshed: 3 | Page: 525002 Treshed: 1 | Page: 525003 Treshed: 3 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 3 | Page: 525008 Treshed: 3 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 3 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 2 | Page: 525013 Treshed: 2 | Page: 525319 Treshed: 1 | Page: 525409 Treshed: 1 | Page: 525410 Treshed: 1 | Page: 525411 Treshed: 1 | Page: 525412 Treshed: 1 | Page: 525421 Treshed: 1 | Page: 525422 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525582 Treshed: 1 | Total 46
Tlb_tot_thresh: 1006
========================================Page fault statistics==============================
Shader0: Page_table_access:2339 Page_hit: 1020 Page_miss: 1319 Page_hit_rate: 0.436084 Page_fault: 55 Page_pending: 1264
Shader1: Page_table_access:2132 Page_hit: 1091 Page_miss: 1041 Page_hit_rate: 0.511726 Page_fault: 47 Page_pending: 994
Shader2: Page_table_access:2228 Page_hit: 1093 Page_miss: 1135 Page_hit_rate: 0.490575 Page_fault: 45 Page_pending: 1090
Shader3: Page_table_access:2485 Page_hit: 1154 Page_miss: 1331 Page_hit_rate: 0.464386 Page_fault: 46 Page_pending: 1285
Shader4: Page_table_access:2140 Page_hit: 1101 Page_miss: 1039 Page_hit_rate: 0.514486 Page_fault: 44 Page_pending: 995
Shader5: Page_table_access:2258 Page_hit: 1046 Page_miss: 1212 Page_hit_rate: 0.463242 Page_fault: 49 Page_pending: 1163
Shader6: Page_table_access:2167 Page_hit: 1082 Page_miss: 1085 Page_hit_rate: 0.499308 Page_fault: 36 Page_pending: 1049
Shader7: Page_table_access:2502 Page_hit: 1201 Page_miss: 1301 Page_hit_rate: 0.480016 Page_fault: 57 Page_pending: 1244
Shader8: Page_table_access:2126 Page_hit: 998 Page_miss: 1128 Page_hit_rate: 0.469426 Page_fault: 46 Page_pending: 1082
Shader9: Page_table_access:2162 Page_hit: 1197 Page_miss: 965 Page_hit_rate: 0.553654 Page_fault: 48 Page_pending: 917
Shader10: Page_table_access:2233 Page_hit: 978 Page_miss: 1255 Page_hit_rate: 0.437976 Page_fault: 44 Page_pending: 1211
Shader11: Page_table_access:2401 Page_hit: 1148 Page_miss: 1253 Page_hit_rate: 0.478134 Page_fault: 47 Page_pending: 1206
Shader12: Page_table_access:1942 Page_hit: 951 Page_miss: 991 Page_hit_rate: 0.489701 Page_fault: 42 Page_pending: 949
Shader13: Page_table_access:2261 Page_hit: 1032 Page_miss: 1229 Page_hit_rate: 0.456435 Page_fault: 44 Page_pending: 1185
Shader14: Page_table_access:2048 Page_hit: 1049 Page_miss: 999 Page_hit_rate: 0.512207 Page_fault: 36 Page_pending: 963
Shader15: Page_table_access:2320 Page_hit: 1412 Page_miss: 908 Page_hit_rate: 0.608621 Page_fault: 41 Page_pending: 867
Shader16: Page_table_access:2097 Page_hit: 1107 Page_miss: 990 Page_hit_rate: 0.527897 Page_fault: 32 Page_pending: 958
Shader17: Page_table_access:1969 Page_hit: 979 Page_miss: 990 Page_hit_rate: 0.497207 Page_fault: 44 Page_pending: 946
Shader18: Page_table_access:2360 Page_hit: 1082 Page_miss: 1278 Page_hit_rate: 0.458475 Page_fault: 49 Page_pending: 1229
Shader19: Page_table_access:2416 Page_hit: 999 Page_miss: 1417 Page_hit_rate: 0.413493 Page_fault: 62 Page_pending: 1355
Shader20: Page_table_access:2383 Page_hit: 996 Page_miss: 1387 Page_hit_rate: 0.417961 Page_fault: 47 Page_pending: 1340
Shader21: Page_table_access:2236 Page_hit: 1050 Page_miss: 1186 Page_hit_rate: 0.469589 Page_fault: 49 Page_pending: 1136
Shader22: Page_table_access:2054 Page_hit: 983 Page_miss: 1071 Page_hit_rate: 0.478578 Page_fault: 53 Page_pending: 1018
Shader23: Page_table_access:2030 Page_hit: 1173 Page_miss: 857 Page_hit_rate: 0.577833 Page_fault: 35 Page_pending: 822
Shader24: Page_table_access:2090 Page_hit: 1031 Page_miss: 1059 Page_hit_rate: 0.493301 Page_fault: 41 Page_pending: 1018
Shader25: Page_table_access:2264 Page_hit: 1047 Page_miss: 1217 Page_hit_rate: 0.462456 Page_fault: 43 Page_pending: 1174
Shader26: Page_table_access:2459 Page_hit: 1125 Page_miss: 1334 Page_hit_rate: 0.457503 Page_fault: 51 Page_pending: 1283
Shader27: Page_table_access:2439 Page_hit: 999 Page_miss: 1440 Page_hit_rate: 0.409594 Page_fault: 58 Page_pending: 1382
Page_talbe_tot_access: 62541 Page_tot_hit: 30124, Page_tot_miss 32417, Page_tot_hit_rate: 0.481668 Page_tot_fault: 1291 Page_tot_pending: 31125
Total_memory_access_page_fault: 15, Average_latency 3638718.000000
========================================Page threshing statistics==============================
Page_validate: 1772 Page_evict_diry: 64 Page_evict_not_diry: 1157
Page: 524870 Treshed: 1
Page: 524873 Treshed: 1
Page: 524874 Treshed: 1
Page: 524877 Treshed: 1
Page: 524878 Treshed: 1
Page: 524879 Treshed: 1
Page: 524880 Treshed: 1
Page: 524881 Treshed: 3
Page: 524882 Treshed: 1
Page: 524883 Treshed: 1
Page: 524884 Treshed: 1
Page: 524885 Treshed: 1
Page: 524887 Treshed: 2
Page: 524888 Treshed: 1
Page: 524889 Treshed: 1
Page: 524891 Treshed: 1
Page: 524897 Treshed: 2
Page: 524902 Treshed: 3
Page: 524904 Treshed: 2
Page: 524909 Treshed: 1
Page: 524915 Treshed: 1
Page: 524918 Treshed: 1
Page: 524919 Treshed: 1
Page: 524927 Treshed: 2
Page: 524928 Treshed: 1
Page: 524930 Treshed: 1
Page: 524940 Treshed: 1
Page: 524960 Treshed: 1
Page: 524975 Treshed: 1
Page: 524982 Treshed: 4
Page: 524983 Treshed: 4
Page: 524984 Treshed: 4
Page: 524985 Treshed: 3
Page: 524986 Treshed: 3
Page: 524987 Treshed: 3
Page: 524988 Treshed: 3
Page: 524989 Treshed: 3
Page: 524990 Treshed: 3
Page: 524991 Treshed: 3
Page: 524992 Treshed: 2
Page: 524993 Treshed: 3
Page: 524994 Treshed: 3
Page: 524995 Treshed: 3
Page: 524996 Treshed: 3
Page: 524997 Treshed: 3
Page: 524998 Treshed: 4
Page: 524999 Treshed: 4
Page: 525000 Treshed: 4
Page: 525001 Treshed: 4
Page: 525002 Treshed: 4
Page: 525003 Treshed: 4
Page: 525004 Treshed: 4
Page: 525005 Treshed: 4
Page: 525006 Treshed: 4
Page: 525007 Treshed: 4
Page: 525008 Treshed: 4
Page: 525009 Treshed: 4
Page: 525010 Treshed: 4
Page: 525011 Treshed: 4
Page: 525012 Treshed: 3
Page: 525013 Treshed: 2
Page: 525046 Treshed: 3
Page: 525047 Treshed: 1
Page: 525048 Treshed: 2
Page: 525049 Treshed: 3
Page: 525050 Treshed: 1
Page: 525051 Treshed: 3
Page: 525052 Treshed: 3
Page: 525053 Treshed: 3
Page: 525054 Treshed: 2
Page: 525055 Treshed: 3
Page: 525056 Treshed: 3
Page: 525057 Treshed: 3
Page: 525058 Treshed: 3
Page: 525059 Treshed: 2
Page: 525060 Treshed: 3
Page: 525061 Treshed: 2
Page: 525062 Treshed: 1
Page: 525063 Treshed: 2
Page: 525064 Treshed: 3
Page: 525065 Treshed: 3
Page: 525066 Treshed: 1
Page: 525067 Treshed: 1
Page: 525068 Treshed: 2
Page: 525069 Treshed: 2
Page: 525070 Treshed: 3
Page: 525071 Treshed: 3
Page: 525072 Treshed: 2
Page: 525073 Treshed: 2
Page: 525074 Treshed: 2
Page: 525075 Treshed: 1
Page: 525076 Treshed: 2
Page: 525077 Treshed: 1
Page: 525078 Treshed: 1
Page: 525079 Treshed: 2
Page: 525080 Treshed: 2
Page: 525081 Treshed: 3
Page: 525082 Treshed: 2
Page: 525083 Treshed: 1
Page: 525084 Treshed: 2
Page: 525085 Treshed: 3
Page: 525086 Treshed: 2
Page: 525087 Treshed: 2
Page: 525088 Treshed: 3
Page: 525089 Treshed: 2
Page: 525090 Treshed: 3
Page: 525091 Treshed: 2
Page: 525092 Treshed: 2
Page: 525093 Treshed: 2
Page: 525094 Treshed: 2
Page: 525095 Treshed: 2
Page: 525096 Treshed: 1
Page: 525097 Treshed: 2
Page: 525098 Treshed: 2
Page: 525099 Treshed: 1
Page: 525100 Treshed: 3
Page: 525101 Treshed: 1
Page: 525102 Treshed: 3
Page: 525103 Treshed: 3
Page: 525104 Treshed: 3
Page: 525105 Treshed: 2
Page: 525106 Treshed: 3
Page: 525107 Treshed: 2
Page: 525108 Treshed: 2
Page: 525109 Treshed: 2
Page: 525110 Treshed: 2
Page: 525111 Treshed: 1
Page: 525112 Treshed: 1
Page: 525113 Treshed: 3
Page: 525114 Treshed: 2
Page: 525115 Treshed: 2
Page: 525116 Treshed: 2
Page: 525117 Treshed: 3
Page: 525118 Treshed: 3
Page: 525119 Treshed: 3
Page: 525120 Treshed: 3
Page: 525121 Treshed: 3
Page: 525122 Treshed: 2
Page: 525123 Treshed: 2
Page: 525124 Treshed: 3
Page: 525125 Treshed: 2
Page: 525126 Treshed: 1
Page: 525127 Treshed: 1
Page: 525128 Treshed: 1
Page: 525129 Treshed: 2
Page: 525130 Treshed: 3
Page: 525131 Treshed: 3
Page: 525132 Treshed: 1
Page: 525133 Treshed: 1
Page: 525134 Treshed: 3
Page: 525135 Treshed: 3
Page: 525136 Treshed: 2
Page: 525137 Treshed: 2
Page: 525138 Treshed: 3
Page: 525139 Treshed: 1
Page: 525140 Treshed: 3
Page: 525141 Treshed: 2
Page: 525142 Treshed: 3
Page: 525143 Treshed: 3
Page: 525144 Treshed: 1
Page: 525145 Treshed: 2
Page: 525146 Treshed: 3
Page: 525147 Treshed: 1
Page: 525148 Treshed: 1
Page: 525149 Treshed: 1
Page: 525150 Treshed: 2
Page: 525151 Treshed: 2
Page: 525152 Treshed: 3
Page: 525153 Treshed: 1
Page: 525154 Treshed: 3
Page: 525155 Treshed: 2
Page: 525156 Treshed: 3
Page: 525157 Treshed: 2
Page: 525158 Treshed: 2
Page: 525159 Treshed: 3
Page: 525160 Treshed: 2
Page: 525161 Treshed: 3
Page: 525162 Treshed: 3
Page: 525163 Treshed: 2
Page: 525164 Treshed: 3
Page: 525165 Treshed: 2
Page: 525166 Treshed: 1
Page: 525167 Treshed: 4
Page: 525168 Treshed: 3
Page: 525169 Treshed: 2
Page: 525170 Treshed: 3
Page: 525171 Treshed: 2
Page: 525172 Treshed: 3
Page: 525173 Treshed: 2
Page: 525174 Treshed: 1
Page: 525176 Treshed: 3
Page: 525177 Treshed: 1
Page: 525178 Treshed: 2
Page: 525179 Treshed: 2
Page: 525180 Treshed: 3
Page: 525181 Treshed: 2
Page: 525182 Treshed: 2
Page: 525183 Treshed: 2
Page: 525184 Treshed: 3
Page: 525185 Treshed: 3
Page: 525186 Treshed: 2
Page: 525187 Treshed: 3
Page: 525188 Treshed: 2
Page: 525190 Treshed: 2
Page: 525191 Treshed: 2
Page: 525192 Treshed: 2
Page: 525193 Treshed: 1
Page: 525195 Treshed: 2
Page: 525196 Treshed: 2
Page: 525197 Treshed: 4
Page: 525198 Treshed: 3
Page: 525199 Treshed: 3
Page: 525200 Treshed: 3
Page: 525201 Treshed: 3
Page: 525202 Treshed: 3
Page: 525203 Treshed: 3
Page: 525204 Treshed: 3
Page: 525205 Treshed: 2
Page: 525206 Treshed: 2
Page: 525207 Treshed: 2
Page: 525208 Treshed: 3
Page: 525209 Treshed: 3
Page: 525210 Treshed: 2
Page: 525211 Treshed: 2
Page: 525212 Treshed: 1
Page: 525213 Treshed: 2
Page: 525214 Treshed: 2
Page: 525215 Treshed: 1
Page: 525216 Treshed: 3
Page: 525217 Treshed: 1
Page: 525218 Treshed: 2
Page: 525219 Treshed: 1
Page: 525220 Treshed: 2
Page: 525221 Treshed: 3
Page: 525222 Treshed: 2
Page: 525223 Treshed: 2
Page: 525224 Treshed: 1
Page: 525225 Treshed: 2
Page: 525226 Treshed: 2
Page: 525227 Treshed: 2
Page: 525228 Treshed: 1
Page: 525229 Treshed: 1
Page: 525230 Treshed: 2
Page: 525231 Treshed: 3
Page: 525232 Treshed: 1
Page: 525233 Treshed: 3
Page: 525234 Treshed: 2
Page: 525235 Treshed: 2
Page: 525236 Treshed: 2
Page: 525237 Treshed: 3
Page: 525238 Treshed: 3
Page: 525239 Treshed: 3
Page: 525240 Treshed: 2
Page: 525241 Treshed: 3
Page: 525242 Treshed: 2
Page: 525243 Treshed: 3
Page: 525244 Treshed: 1
Page: 525245 Treshed: 1
Page: 525246 Treshed: 3
Page: 525247 Treshed: 3
Page: 525248 Treshed: 3
Page: 525249 Treshed: 1
Page: 525250 Treshed: 2
Page: 525251 Treshed: 3
Page: 525252 Treshed: 3
Page: 525253 Treshed: 3
Page: 525254 Treshed: 3
Page: 525255 Treshed: 3
Page: 525256 Treshed: 4
Page: 525257 Treshed: 3
Page: 525258 Treshed: 3
Page: 525259 Treshed: 2
Page: 525260 Treshed: 2
Page: 525261 Treshed: 2
Page: 525262 Treshed: 3
Page: 525263 Treshed: 2
Page: 525264 Treshed: 2
Page: 525265 Treshed: 3
Page: 525266 Treshed: 1
Page: 525267 Treshed: 2
Page: 525268 Treshed: 2
Page: 525269 Treshed: 3
Page: 525270 Treshed: 3
Page: 525271 Treshed: 3
Page: 525272 Treshed: 3
Page: 525273 Treshed: 1
Page: 525274 Treshed: 2
Page: 525275 Treshed: 2
Page: 525276 Treshed: 3
Page: 525277 Treshed: 2
Page: 525278 Treshed: 3
Page: 525279 Treshed: 2
Page: 525280 Treshed: 3
Page: 525281 Treshed: 3
Page: 525282 Treshed: 3
Page: 525283 Treshed: 2
Page: 525284 Treshed: 2
Page: 525285 Treshed: 2
Page: 525286 Treshed: 2
Page: 525287 Treshed: 2
Page: 525288 Treshed: 3
Page: 525289 Treshed: 2
Page: 525290 Treshed: 4
Page: 525291 Treshed: 3
Page: 525292 Treshed: 3
Page: 525293 Treshed: 2
Page: 525294 Treshed: 2
Page: 525295 Treshed: 3
Page: 525296 Treshed: 3
Page: 525297 Treshed: 3
Page: 525298 Treshed: 3
Page: 525299 Treshed: 2
Page: 525300 Treshed: 3
Page: 525301 Treshed: 3
Page: 525302 Treshed: 3
Page: 525303 Treshed: 3
Page: 525304 Treshed: 3
Page: 525305 Treshed: 3
Page: 525306 Treshed: 3
Page: 525307 Treshed: 3
Page: 525308 Treshed: 3
Page: 525309 Treshed: 3
Page: 525310 Treshed: 2
Page: 525311 Treshed: 4
Page: 525312 Treshed: 2
Page: 525313 Treshed: 3
Page: 525314 Treshed: 3
Page: 525315 Treshed: 2
Page: 525316 Treshed: 3
Page: 525317 Treshed: 2
Page: 525318 Treshed: 1
Page: 525319 Treshed: 2
Page: 525320 Treshed: 2
Page: 525321 Treshed: 2
Page: 525322 Treshed: 2
Page: 525323 Treshed: 2
Page: 525324 Treshed: 2
Page: 525325 Treshed: 2
Page: 525326 Treshed: 1
Page: 525327 Treshed: 3
Page: 525328 Treshed: 4
Page: 525329 Treshed: 3
Page: 525330 Treshed: 2
Page: 525331 Treshed: 2
Page: 525332 Treshed: 4
Page: 525333 Treshed: 3
Page: 525334 Treshed: 2
Page: 525335 Treshed: 2
Page: 525336 Treshed: 2
Page: 525337 Treshed: 2
Page: 525338 Treshed: 3
Page: 525339 Treshed: 3
Page: 525340 Treshed: 3
Page: 525341 Treshed: 2
Page: 525342 Treshed: 2
Page: 525343 Treshed: 2
Page: 525344 Treshed: 4
Page: 525345 Treshed: 2
Page: 525346 Treshed: 2
Page: 525347 Treshed: 3
Page: 525348 Treshed: 3
Page: 525349 Treshed: 2
Page: 525350 Treshed: 4
Page: 525351 Treshed: 3
Page: 525352 Treshed: 3
Page: 525353 Treshed: 4
Page: 525354 Treshed: 3
Page: 525355 Treshed: 3
Page: 525356 Treshed: 3
Page: 525357 Treshed: 2
Page: 525358 Treshed: 3
Page: 525359 Treshed: 3
Page: 525360 Treshed: 3
Page: 525361 Treshed: 3
Page: 525362 Treshed: 3
Page: 525363 Treshed: 3
Page: 525364 Treshed: 3
Page: 525365 Treshed: 2
Page: 525366 Treshed: 2
Page: 525367 Treshed: 2
Page: 525368 Treshed: 3
Page: 525369 Treshed: 3
Page: 525370 Treshed: 3
Page: 525371 Treshed: 1
Page: 525372 Treshed: 2
Page: 525373 Treshed: 2
Page: 525374 Treshed: 2
Page: 525375 Treshed: 3
Page: 525376 Treshed: 4
Page: 525377 Treshed: 2
Page: 525378 Treshed: 2
Page: 525379 Treshed: 2
Page: 525380 Treshed: 4
Page: 525381 Treshed: 4
Page: 525382 Treshed: 2
Page: 525383 Treshed: 4
Page: 525384 Treshed: 3
Page: 525385 Treshed: 4
Page: 525386 Treshed: 4
Page: 525387 Treshed: 3
Page: 525388 Treshed: 3
Page: 525389 Treshed: 4
Page: 525390 Treshed: 3
Page: 525391 Treshed: 3
Page: 525392 Treshed: 4
Page: 525393 Treshed: 3
Page: 525394 Treshed: 3
Page: 525395 Treshed: 2
Page: 525396 Treshed: 3
Page: 525397 Treshed: 2
Page: 525398 Treshed: 4
Page: 525399 Treshed: 4
Page: 525400 Treshed: 3
Page: 525401 Treshed: 3
Page: 525402 Treshed: 2
Page: 525403 Treshed: 4
Page: 525404 Treshed: 3
Page: 525405 Treshed: 4
Page: 525406 Treshed: 3
Page: 525407 Treshed: 3
Page: 525408 Treshed: 3
Page: 525409 Treshed: 4
Page: 525410 Treshed: 4
Page: 525411 Treshed: 4
Page: 525412 Treshed: 4
Page: 525413 Treshed: 3
Page: 525414 Treshed: 3
Page: 525415 Treshed: 4
Page: 525416 Treshed: 4
Page: 525417 Treshed: 4
Page: 525418 Treshed: 3
Page: 525419 Treshed: 5
Page: 525420 Treshed: 3
Page: 525421 Treshed: 4
Page: 525422 Treshed: 4
Page: 525423 Treshed: 4
Page: 525424 Treshed: 3
Page: 525425 Treshed: 4
Page: 525426 Treshed: 4
Page: 525427 Treshed: 2
Page: 525428 Treshed: 4
Page: 525429 Treshed: 3
Page: 525563 Treshed: 1
Page: 525582 Treshed: 1
Page: 525599 Treshed: 1
Page_tot_thresh: 1098
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.166778
[0-25]: 0.926235, [26-50]: 0.003917, [51-75]: 0.069848, [76-100]: 0.000000
Pcie_write_utilization: 0.135417
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   317518 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(62.681973)
F:   225609----T:   229039 	 St: 802c6000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: 802ca000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: 80247000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: 802f7000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   261024 	 St: 802e6000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   261024----T:   267889 	 St: 802ea000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   267889----T:   270494 	 St: 804f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270494----T:   278734 	 St: 804f7000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   278734----T:   282164 	 St: 802d6000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   282164----T:   289029 	 St: 802da000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   289029----T:   297269 	 St: 80526000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   297269----T:   299874 	 St: 80535000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   299874----T:   309038 	 St: 80506000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   309038----T:   317278 	 St: 80517000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   539668----T:   541681 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1.359217)
F:   541681----T:   544216 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   544217----T:   546752 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   768903----T:   964936 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(132.365295)
F:   769572----T:   775087 	 St: 80266000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   775087----T:   779728 	 St: 8026f000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   779728----T:   783540 	 St: 80256000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   783540----T:   789952 	 St: 8025b000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   789952----T:   798654 	 St: 80276000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   798654----T:   803295 	 St: 80286000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   803295----T:   831197 	 St: 8028d000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:   831197----T:   837158 	 St: 80366000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   837158----T:   841377 	 St: 80370000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   841377----T:   849617 	 St: 80376000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   849617----T:   858781 	 St: 80385000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   858781----T:   866561 	 St: 80326000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   866561----T:   891173 	 St: 80334000 Sz: 204800 	 Sm: 0 	 T: memcpy_h2d(16.618502)
F:   891173----T:   895392 	 St: 803b6000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   895392----T:   953875 	 St: 803bc000 Sz: 499712 	 Sm: 0 	 T: memcpy_h2d(39.488857)
F:   953875----T:   956480 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   956480----T:   959085 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1187086----T:  1188395 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.883862)
F:  1188395----T:  1190930 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1190931----T:  1193466 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1415617----T:  1466617 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(34.436192)
F:  1416791----T:  1419396 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1419396----T:  1422001 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1422001----T:  1424606 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1424606----T:  1427211 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1427211----T:  1429816 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1429816----T:  1432421 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1432421----T:  1435026 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1435026----T:  1437631 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1437631----T:  1440236 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1440236----T:  1442841 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1442841----T:  1445446 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1445446----T:  1448051 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1448051----T:  1450656 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1450656----T:  1453261 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1453261----T:  1455866 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1455866----T:  1458471 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1688767----T:  1690182 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(0.955436)
F:  1690182----T:  1692717 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1692718----T:  1695253 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1917404----T:  2075396 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(106.679268)
F:  1918495----T:  1921100 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1919156----T:  1921761 	 St: 8051f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1921100----T:  1923705 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1923705----T:  1926310 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1926310----T:  1928915 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1928915----T:  1931520 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1931520----T:  1934125 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1934125----T:  1936730 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1936730----T:  1939335 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1939335----T:  1941940 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1941940----T:  1944545 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1944545----T:  1947150 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1947150----T:  1949755 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1949755----T:  1952360 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1952360----T:  1954965 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1954965----T:  1957570 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1957570----T:  1960175 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1960175----T:  1962780 	 St: 803ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1962780----T:  1965385 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1965385----T:  1967990 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1967990----T:  1970595 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1970595----T:  1973200 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1973200----T:  1975805 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1975805----T:  1978410 	 St: 803a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1978410----T:  1981015 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1981015----T:  1983620 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1983620----T:  1986225 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1986225----T:  1988830 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1988830----T:  1991435 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1991435----T:  1994040 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1994040----T:  1996645 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1996645----T:  1999250 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1999250----T:  2001855 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2001855----T:  2004460 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2004460----T:  2007065 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2007065----T:  2009670 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2009670----T:  2012275 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2012275----T:  2014880 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2014880----T:  2017485 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2017485----T:  2020090 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2020090----T:  2022695 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2022695----T:  2025300 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2025300----T:  2027905 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2027905----T:  2030510 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2030510----T:  2033115 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2033115----T:  2035720 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2035720----T:  2038325 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2038325----T:  2040930 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2040930----T:  2043535 	 St: 8051f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2043535----T:  2046140 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2046140----T:  2048745 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2048745----T:  2051350 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2051350----T:  2053955 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2053955----T:  2056560 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2056560----T:  2059165 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2059165----T:  2061770 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2061770----T:  2064375 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2064375----T:  2066980 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2066980----T:  2069585 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2297546----T:  2300475 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(1.977718)
F:  2300475----T:  2303010 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2303011----T:  2305546 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2527697----T:  3000053 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(318.943970)
F:  2528235----T:  2530840 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2529125----T:  2531730 	 St: 804fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2530840----T:  2533445 	 St: 80268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2531730----T:  2534335 	 St: 802d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2533445----T:  2536050 	 St: 80266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2534335----T:  2536940 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2536050----T:  2538655 	 St: 8027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2536940----T:  2539545 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2538655----T:  2541260 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2539545----T:  2542150 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2541260----T:  2543865 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2542150----T:  2544755 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2543865----T:  2546470 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2544755----T:  2547360 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2546470----T:  2549075 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2547360----T:  2549965 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2549075----T:  2551680 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2549965----T:  2552570 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2551680----T:  2554285 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2552570----T:  2555175 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2554285----T:  2556890 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2555175----T:  2557780 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2556890----T:  2559495 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2559495----T:  2562100 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2562100----T:  2564705 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2564705----T:  2567310 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2567310----T:  2569915 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2569915----T:  2572520 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2572520----T:  2575125 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2575125----T:  2577730 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2577730----T:  2580335 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2580335----T:  2582940 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2582940----T:  2585545 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2585545----T:  2588150 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2588150----T:  2590755 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2590755----T:  2593360 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2593360----T:  2595965 	 St: 80396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2595965----T:  2598570 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2598570----T:  2601175 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2601175----T:  2603780 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2603780----T:  2606385 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2606385----T:  2608990 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2608581----T:  2611186 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2608990----T:  2611595 	 St: 8039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2611595----T:  2614200 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2614200----T:  2616805 	 St: 803ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2616805----T:  2619410 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2619410----T:  2622015 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2622015----T:  2624620 	 St: 8039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2624620----T:  2627225 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2627225----T:  2629830 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2629830----T:  2632435 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2632435----T:  2635040 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2635040----T:  2637645 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2637645----T:  2640250 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2640250----T:  2642855 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2642855----T:  2645460 	 St: 803b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2645460----T:  2648065 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2648065----T:  2650670 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2650670----T:  2653275 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2653275----T:  2655880 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2655880----T:  2658485 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2658485----T:  2661090 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2661090----T:  2663695 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2663695----T:  2666300 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2666300----T:  2668905 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2668905----T:  2671510 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2671510----T:  2674115 	 St: 803b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2674115----T:  2676720 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2676720----T:  2679325 	 St: 80401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2679325----T:  2681930 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2681930----T:  2684535 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2684535----T:  2687140 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2687140----T:  2689745 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2689745----T:  2692350 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2692350----T:  2694955 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2694955----T:  2697560 	 St: 80431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2697560----T:  2700165 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2700165----T:  2702770 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2702770----T:  2705375 	 St: 80404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2705375----T:  2707980 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2707980----T:  2710585 	 St: 803e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2710585----T:  2713190 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2713190----T:  2715795 	 St: 80410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2715795----T:  2718400 	 St: 803e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2718400----T:  2721005 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2721005----T:  2723610 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2723610----T:  2726215 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2726215----T:  2728820 	 St: 803f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2728820----T:  2731425 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2731425----T:  2734030 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2734030----T:  2736635 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2736635----T:  2739240 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2739240----T:  2741845 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2741845----T:  2744450 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2744450----T:  2747055 	 St: 803f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2747055----T:  2749660 	 St: 803fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2749660----T:  2752265 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2752265----T:  2754870 	 St: 80432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2754870----T:  2757475 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2757475----T:  2760080 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2760080----T:  2762685 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2762685----T:  2765290 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2765290----T:  2767895 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2767895----T:  2770500 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2770500----T:  2773105 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2773105----T:  2775710 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2775710----T:  2778315 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2778315----T:  2780920 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2780920----T:  2783525 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2783525----T:  2786130 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2786130----T:  2788735 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2788735----T:  2791340 	 St: 803f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2791340----T:  2793945 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2793945----T:  2796550 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2796550----T:  2799155 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2799155----T:  2801760 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2801760----T:  2804365 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2804365----T:  2806970 	 St: 804fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2806970----T:  2809575 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2809575----T:  2812180 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2812180----T:  2814785 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2814785----T:  2817390 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2817390----T:  2819995 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2817665----T:  2820270 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2819995----T:  2822600 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2820270----T:  2822875 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2822600----T:  2825205 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2822875----T:  2825480 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2825205----T:  2827810 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2825480----T:  2828085 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2827810----T:  2830415 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2828085----T:  2830690 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2830415----T:  2833020 	 St: 802d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2833020----T:  2835625 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2835625----T:  2838230 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2838230----T:  2840835 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2840835----T:  2843440 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2843440----T:  2846045 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2846045----T:  2848650 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2848650----T:  2851255 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2851255----T:  2853860 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2853860----T:  2856465 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2856465----T:  2859070 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2859070----T:  2861675 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2861675----T:  2864280 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2864280----T:  2866885 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2866885----T:  2869490 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2869490----T:  2872095 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2872095----T:  2874700 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2874700----T:  2877305 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2877305----T:  2879910 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2879910----T:  2882515 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2882515----T:  2885120 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2885120----T:  2887725 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2887725----T:  2890330 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2890330----T:  2892935 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2892935----T:  2895540 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2895540----T:  2898145 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2898145----T:  2900750 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2900750----T:  2903355 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2903355----T:  2905960 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2905960----T:  2908565 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2908565----T:  2911170 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2911170----T:  2913775 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2913775----T:  2916380 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2916380----T:  2918985 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2918985----T:  2921590 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2921590----T:  2924195 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2924195----T:  2926800 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2926800----T:  2929405 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2929405----T:  2932010 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2932010----T:  2934615 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2934615----T:  2937220 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2937220----T:  2939825 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2939825----T:  2942430 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2942430----T:  2945035 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2945035----T:  2947640 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2947640----T:  2950245 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2950245----T:  2952850 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2952850----T:  2955455 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2955455----T:  2958060 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2958060----T:  2960665 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2960665----T:  2963270 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2963270----T:  2965875 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2965875----T:  2968480 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2968480----T:  2971085 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2971085----T:  2973690 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2973690----T:  2976295 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2976295----T:  2978900 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2978900----T:  2981505 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2981505----T:  2984110 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2984110----T:  2986715 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2986715----T:  2989320 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2989320----T:  2991925 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2991925----T:  2994530 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3222203----T:  3259447 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(25.147873)
F:  3222823----T:  3225428 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3225428----T:  3228033 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3228033----T:  3230638 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3230638----T:  3233243 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3233243----T:  3235848 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3235848----T:  3238453 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3238453----T:  3241058 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3241058----T:  3243663 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3243663----T:  3246268 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3246268----T:  3248873 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3248873----T:  3251478 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3251478----T:  3254083 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3254083----T:  3256688 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3256688----T:  3259293 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3259447----T:  3261982 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3261983----T:  3264518 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3486669----T:  4262395 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(523.785278)
F:  3487310----T:  3489915 	 St: 8025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3488883----T:  3491488 	 St: 8050e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3489915----T:  3492520 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3491488----T:  3494093 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3492520----T:  3495125 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3494093----T:  3496698 	 St: 802d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3495125----T:  3497730 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3497730----T:  3500335 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3500335----T:  3502940 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3502940----T:  3505545 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3505545----T:  3508150 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3508150----T:  3510755 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3510755----T:  3513360 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3513360----T:  3515965 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3515965----T:  3518570 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3518570----T:  3521175 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3521175----T:  3523780 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3523780----T:  3526385 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3526385----T:  3528990 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3528990----T:  3531595 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3531595----T:  3534200 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3534200----T:  3536805 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3536805----T:  3539410 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3539410----T:  3542015 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3542015----T:  3544620 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3544620----T:  3547225 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3547225----T:  3549830 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3549830----T:  3552435 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3552435----T:  3555040 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3555040----T:  3557645 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3557645----T:  3560250 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3560250----T:  3562855 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3562855----T:  3565460 	 St: 80394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3565460----T:  3568065 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3568065----T:  3570670 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3570670----T:  3573275 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3573275----T:  3575880 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3575880----T:  3578485 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3578485----T:  3581090 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3581090----T:  3583695 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3583695----T:  3586300 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3586300----T:  3588905 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3588905----T:  3591510 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3591510----T:  3594115 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3594115----T:  3596720 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3596720----T:  3599325 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3599325----T:  3601930 	 St: 802fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3601930----T:  3604535 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3604535----T:  3607140 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3607140----T:  3609745 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3609745----T:  3612350 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3612350----T:  3614955 	 St: 803ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3614955----T:  3617560 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3617560----T:  3620165 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3620165----T:  3622770 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3622770----T:  3625375 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3625375----T:  3627980 	 St: 803f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3627980----T:  3630585 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3630585----T:  3633190 	 St: 803ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3633190----T:  3635795 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3635795----T:  3638400 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3638400----T:  3641005 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3641005----T:  3643610 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3643610----T:  3646215 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3646215----T:  3648820 	 St: 803e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3648820----T:  3651425 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3651425----T:  3654030 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3654030----T:  3656635 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3656635----T:  3659240 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3659240----T:  3661845 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3661845----T:  3664450 	 St: 8040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3664450----T:  3667055 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3667055----T:  3669660 	 St: 8037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3669660----T:  3672265 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3672265----T:  3674870 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3674870----T:  3677475 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3677475----T:  3680080 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3680080----T:  3682685 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3682685----T:  3685290 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3685290----T:  3687895 	 St: 803fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3687895----T:  3690500 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3690500----T:  3693105 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3693105----T:  3695710 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3695710----T:  3698315 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3698315----T:  3700920 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3700920----T:  3703525 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3703525----T:  3706130 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3706130----T:  3708735 	 St: 803f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3708735----T:  3711340 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3711340----T:  3713945 	 St: 80350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3713945----T:  3716550 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3716550----T:  3719155 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3719155----T:  3721760 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3721760----T:  3724365 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3724365----T:  3726970 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3726970----T:  3729575 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3729575----T:  3732180 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3732180----T:  3734785 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3734785----T:  3737390 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3737390----T:  3739995 	 St: 803b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3739995----T:  3742600 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3742600----T:  3745205 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3745205----T:  3747810 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3747810----T:  3750415 	 St: 803e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3750415----T:  3753020 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3753020----T:  3755625 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3755625----T:  3758230 	 St: 803d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3758230----T:  3760835 	 St: 803e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3760835----T:  3763440 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3763440----T:  3766045 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3766045----T:  3768650 	 St: 803dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3768650----T:  3771255 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3771255----T:  3773860 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3773860----T:  3776465 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3776465----T:  3779070 	 St: 803e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3779070----T:  3781675 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3781675----T:  3784280 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3784280----T:  3786885 	 St: 8041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3786885----T:  3789490 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3789490----T:  3792095 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3792095----T:  3794700 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3794700----T:  3797305 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3797305----T:  3799910 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3799910----T:  3802515 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3802515----T:  3805120 	 St: 803ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3805120----T:  3807725 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3807725----T:  3810330 	 St: 803e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3810330----T:  3812935 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3812935----T:  3815540 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3815540----T:  3818145 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3818145----T:  3820750 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3820750----T:  3823355 	 St: 803ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3823355----T:  3825960 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3825960----T:  3828565 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3828565----T:  3831170 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3831170----T:  3833775 	 St: 80365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3833775----T:  3836380 	 St: 80410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3836380----T:  3838985 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3838985----T:  3841590 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3841590----T:  3844195 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3844195----T:  3846800 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3846800----T:  3849405 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3849405----T:  3852010 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3852010----T:  3854615 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3854615----T:  3857220 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3857220----T:  3859825 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3859825----T:  3862430 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3862430----T:  3865035 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3865035----T:  3867640 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3867640----T:  3870245 	 St: 80401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3870245----T:  3872850 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3872850----T:  3875455 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3875455----T:  3878060 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3878060----T:  3880665 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3880665----T:  3883270 	 St: 803e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3883270----T:  3885875 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3885875----T:  3888480 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3888480----T:  3891085 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3891085----T:  3893690 	 St: 803f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3893690----T:  3896295 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3896295----T:  3898900 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3898900----T:  3901505 	 St: 8041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3901505----T:  3904110 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3904110----T:  3906715 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3906715----T:  3909320 	 St: 80403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3909320----T:  3911925 	 St: 80415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3911925----T:  3914530 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3914530----T:  3917135 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3917135----T:  3919740 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3919740----T:  3922345 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3922345----T:  3924950 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3924950----T:  3927555 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3927555----T:  3930160 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3930160----T:  3932765 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3932765----T:  3935370 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3935370----T:  3937975 	 St: 803f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3937975----T:  3940580 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3940580----T:  3943185 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3943185----T:  3945790 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3945790----T:  3948395 	 St: 8040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3948395----T:  3951000 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3951000----T:  3953605 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3953605----T:  3956210 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3956210----T:  3958815 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3958815----T:  3961420 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3961420----T:  3964025 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3964025----T:  3966630 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3966630----T:  3969235 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3969235----T:  3971840 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3971840----T:  3974445 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3974445----T:  3977050 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3977050----T:  3979655 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3979655----T:  3982260 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3982260----T:  3984865 	 St: 803f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3984865----T:  3987470 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3987470----T:  3990075 	 St: 8040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3990075----T:  3992680 	 St: 803e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3992680----T:  3995285 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3995285----T:  3997890 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3997890----T:  4000495 	 St: 803ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4000495----T:  4003100 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4003100----T:  4005705 	 St: 803fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4005705----T:  4008310 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4008310----T:  4010915 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4010915----T:  4013520 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4013520----T:  4016125 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4016125----T:  4018730 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4018730----T:  4021335 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4021335----T:  4023940 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4023940----T:  4026545 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4026545----T:  4029150 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4029150----T:  4031755 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4031755----T:  4034360 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4034360----T:  4036965 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4036965----T:  4039570 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4039570----T:  4042175 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4042175----T:  4044780 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4044780----T:  4047385 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4047385----T:  4049990 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4049990----T:  4052595 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4052595----T:  4055200 	 St: 803fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4055200----T:  4057805 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4057805----T:  4060410 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4060410----T:  4063015 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4063015----T:  4065620 	 St: 80400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4065620----T:  4068225 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4068225----T:  4070830 	 St: 80404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4070830----T:  4073435 	 St: 8050e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4073435----T:  4076040 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4073763----T:  4076368 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4076040----T:  4078645 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4076368----T:  4078973 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4078645----T:  4081250 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4081250----T:  4083855 	 St: 802d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4081526----T:  4084131 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4083855----T:  4086460 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4084131----T:  4086736 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4086460----T:  4089065 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4086736----T:  4089341 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4089065----T:  4091670 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4089341----T:  4091946 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4091670----T:  4094275 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4091946----T:  4094551 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4094275----T:  4096880 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4094551----T:  4097156 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4096880----T:  4099485 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4097156----T:  4099761 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4099485----T:  4102090 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4099761----T:  4102366 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4102090----T:  4104695 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4102366----T:  4104971 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4104695----T:  4107300 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4104971----T:  4107576 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4107300----T:  4109905 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4107576----T:  4110181 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4109905----T:  4112510 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4110181----T:  4112786 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4112510----T:  4115115 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4115115----T:  4117720 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4117720----T:  4120325 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4120325----T:  4122930 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4122930----T:  4125535 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4125535----T:  4128140 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4128140----T:  4130745 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4130745----T:  4133350 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4133350----T:  4135955 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4135955----T:  4138560 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4138560----T:  4141165 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4141165----T:  4143770 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4143770----T:  4146375 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4146375----T:  4148980 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4148980----T:  4151585 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4151585----T:  4154190 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4154190----T:  4156795 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4156795----T:  4159400 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4159400----T:  4162005 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4162005----T:  4164610 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4164610----T:  4167215 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4167215----T:  4169820 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4169820----T:  4172425 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4172425----T:  4175030 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4175030----T:  4177635 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4177635----T:  4180240 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4180240----T:  4182845 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4182845----T:  4185450 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4185450----T:  4188055 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4188055----T:  4190660 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4190660----T:  4193265 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4193265----T:  4195870 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4195870----T:  4198475 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4198475----T:  4201080 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4201080----T:  4203685 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4203685----T:  4206290 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4206290----T:  4208895 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4208895----T:  4211500 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4211500----T:  4214105 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4214105----T:  4216710 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4216710----T:  4219315 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4219315----T:  4221920 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4221920----T:  4224525 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4224525----T:  4227130 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4227130----T:  4229735 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4229735----T:  4232340 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4232340----T:  4234945 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4234945----T:  4237550 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4237550----T:  4240155 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4240155----T:  4242760 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4242760----T:  4245365 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4245365----T:  4247970 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4484545----T:  4521784 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(25.144497)
F:  4485160----T:  4487765 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4487765----T:  4490370 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4490370----T:  4492975 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4492975----T:  4495580 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4495580----T:  4498185 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4498185----T:  4500790 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4500790----T:  4503395 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4503395----T:  4506000 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4506000----T:  4508605 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4508605----T:  4511210 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4511210----T:  4513815 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4513815----T:  4516420 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4516420----T:  4519025 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4519025----T:  4521630 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4521784----T:  4524319 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4524320----T:  4526855 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4749006----T:  5674839 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(625.140442)
F:  4749613----T:  4752218 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4752218----T:  4754823 	 St: 8024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4754823----T:  4757428 	 St: 80261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4757428----T:  4760033 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4760033----T:  4762638 	 St: 80252000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4762638----T:  4765243 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4765243----T:  4767848 	 St: 80266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4767848----T:  4770453 	 St: 80268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4770453----T:  4773058 	 St: 802a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4773058----T:  4775663 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4775663----T:  4778268 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4778268----T:  4780873 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4780873----T:  4783478 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4783478----T:  4786083 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4786083----T:  4788688 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4788688----T:  4791293 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4791293----T:  4793898 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4793898----T:  4796503 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4796503----T:  4799108 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4799108----T:  4801713 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4801713----T:  4804318 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4804318----T:  4806923 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4806923----T:  4809528 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4809528----T:  4812133 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4812133----T:  4814738 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4814738----T:  4817343 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4817343----T:  4819948 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4819948----T:  4822553 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4822553----T:  4825158 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4825158----T:  4827763 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4827763----T:  4830368 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4830368----T:  4832973 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4832973----T:  4835578 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4835578----T:  4838183 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4838183----T:  4840788 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4840788----T:  4843393 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4843393----T:  4845998 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4845998----T:  4848603 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4848603----T:  4851208 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4851208----T:  4853813 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4853813----T:  4856418 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4856418----T:  4859023 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4859023----T:  4861628 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4861628----T:  4864233 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4864233----T:  4866838 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4866838----T:  4869443 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4869443----T:  4872048 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4872048----T:  4874653 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4874653----T:  4877258 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4877258----T:  4879863 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4878501----T:  4881106 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4879863----T:  4882468 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4882468----T:  4885073 	 St: 80396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4885073----T:  4887678 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4887678----T:  4890283 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4890283----T:  4892888 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4892888----T:  4895493 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4895493----T:  4898098 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4897090----T:  4899695 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4898098----T:  4900703 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4899695----T:  4902300 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4900703----T:  4903308 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4903308----T:  4905913 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4905913----T:  4908518 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4908518----T:  4911123 	 St: 80394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4911123----T:  4913728 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4913728----T:  4916333 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4916333----T:  4918938 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4918938----T:  4921543 	 St: 80359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4921543----T:  4924148 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4924148----T:  4926753 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4926753----T:  4929358 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4929358----T:  4931963 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4931963----T:  4934568 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4934568----T:  4937173 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4937173----T:  4939778 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4939778----T:  4942383 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4942383----T:  4944988 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4944988----T:  4947593 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4947593----T:  4950198 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4950198----T:  4952803 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4952803----T:  4955408 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4955408----T:  4958013 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4958013----T:  4960618 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4960618----T:  4963223 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4963223----T:  4965828 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4965828----T:  4968433 	 St: 8039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4968433----T:  4971038 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4971038----T:  4973643 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4973643----T:  4976248 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4976248----T:  4978853 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4978853----T:  4981458 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4981458----T:  4984063 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4984063----T:  4986668 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4986668----T:  4989273 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4989273----T:  4991878 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4991878----T:  4994483 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4994483----T:  4997088 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4997088----T:  4999693 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4999693----T:  5002298 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5002298----T:  5004903 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5004903----T:  5007508 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5007508----T:  5010113 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5010113----T:  5012718 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5012718----T:  5015323 	 St: 8034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5015323----T:  5017928 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5017928----T:  5020533 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5020533----T:  5023138 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5023138----T:  5025743 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5025743----T:  5028348 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5028348----T:  5030953 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5030953----T:  5033558 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5033558----T:  5036163 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5036163----T:  5038768 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5038768----T:  5041373 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5041373----T:  5043978 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5043978----T:  5046583 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5046583----T:  5049188 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5049188----T:  5051793 	 St: 80349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5051793----T:  5054398 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5054398----T:  5057003 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5057003----T:  5059608 	 St: 802fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5059608----T:  5062213 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5062213----T:  5064818 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5064818----T:  5067423 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5067423----T:  5070028 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5070028----T:  5072633 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5072633----T:  5075238 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5075238----T:  5077843 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5077843----T:  5080448 	 St: 803e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5080448----T:  5083053 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5083053----T:  5085658 	 St: 80350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5085658----T:  5088263 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5088263----T:  5090868 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5090868----T:  5093473 	 St: 803ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5093473----T:  5096078 	 St: 803ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5096078----T:  5098683 	 St: 803f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5098683----T:  5101288 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5101288----T:  5103893 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5103893----T:  5106498 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5106498----T:  5109103 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5109103----T:  5111708 	 St: 803a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5111708----T:  5114313 	 St: 80412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5114313----T:  5116918 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5116918----T:  5119523 	 St: 803dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5119523----T:  5122128 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5122128----T:  5124733 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5124733----T:  5127338 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5127338----T:  5129943 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5129943----T:  5132548 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5132548----T:  5135153 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5135153----T:  5137758 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5137758----T:  5140363 	 St: 803e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5140363----T:  5142968 	 St: 8037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5142968----T:  5145573 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5145573----T:  5148178 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5148178----T:  5150783 	 St: 803b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5150783----T:  5153388 	 St: 803d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5153388----T:  5155993 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5155993----T:  5158598 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5158598----T:  5161203 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5161203----T:  5163808 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5163808----T:  5166413 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5166413----T:  5169018 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5169018----T:  5171623 	 St: 803b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5171623----T:  5174228 	 St: 803e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5174228----T:  5176833 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5176833----T:  5179438 	 St: 803dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5179438----T:  5182043 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5182043----T:  5184648 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5184648----T:  5187253 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5187253----T:  5189858 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5189858----T:  5192463 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5192463----T:  5195068 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5195068----T:  5197673 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5197673----T:  5200278 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5200278----T:  5202883 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5202883----T:  5205488 	 St: 8039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5205488----T:  5208093 	 St: 8040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5208093----T:  5210698 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5210698----T:  5213303 	 St: 803fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5213303----T:  5215908 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5215908----T:  5218513 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5218513----T:  5221118 	 St: 80415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5221118----T:  5223723 	 St: 803f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5223723----T:  5226328 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5226328----T:  5228933 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5228933----T:  5231538 	 St: 80401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5231538----T:  5234143 	 St: 803e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5234143----T:  5236748 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5236748----T:  5239353 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5239353----T:  5241958 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5241958----T:  5244563 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5244563----T:  5247168 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5247168----T:  5249773 	 St: 803e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5249773----T:  5252378 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5252378----T:  5254983 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5254983----T:  5257588 	 St: 8041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5257588----T:  5260193 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5260193----T:  5262798 	 St: 803f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5262798----T:  5265403 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5265403----T:  5268008 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5268008----T:  5270613 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5270613----T:  5273218 	 St: 8040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5273218----T:  5275823 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5275823----T:  5278428 	 St: 8040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5278428----T:  5281033 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5281033----T:  5283638 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5283638----T:  5286243 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5286243----T:  5288848 	 St: 80403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5288848----T:  5291453 	 St: 8040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5291453----T:  5294058 	 St: 80410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5294058----T:  5296663 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5296663----T:  5299268 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5299268----T:  5301873 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5301873----T:  5304478 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5304478----T:  5307083 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5307083----T:  5309688 	 St: 803e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5309688----T:  5312293 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5312293----T:  5314898 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5314898----T:  5317503 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5317503----T:  5320108 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5320108----T:  5322713 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5322713----T:  5325318 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5325318----T:  5327923 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5327923----T:  5330528 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5330528----T:  5333133 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5333133----T:  5335738 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5335738----T:  5338343 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5338343----T:  5340948 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5340948----T:  5343553 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5343553----T:  5346158 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5346158----T:  5348763 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5348763----T:  5351368 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5351368----T:  5353973 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5353973----T:  5356578 	 St: 803fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5356578----T:  5359183 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5359183----T:  5361788 	 St: 80432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5361788----T:  5364393 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5364393----T:  5366998 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5366998----T:  5369603 	 St: 803f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5369603----T:  5372208 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5372208----T:  5374813 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5374813----T:  5377418 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5377418----T:  5380023 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5380023----T:  5382628 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5382628----T:  5385233 	 St: 803fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5385233----T:  5387838 	 St: 80431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5387838----T:  5390443 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5390443----T:  5393048 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5393048----T:  5395653 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5395653----T:  5398258 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5398258----T:  5400863 	 St: 803f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5400863----T:  5403468 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5403468----T:  5406073 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5406073----T:  5408678 	 St: 803f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5408678----T:  5411283 	 St: 803e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5411283----T:  5413888 	 St: 80400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5413888----T:  5416493 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5416493----T:  5419098 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5419098----T:  5421703 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5421703----T:  5424308 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5424308----T:  5426913 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5426913----T:  5429518 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5429518----T:  5432123 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5432123----T:  5434728 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5434728----T:  5437333 	 St: 80404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5437333----T:  5439938 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5439938----T:  5442543 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5442543----T:  5445148 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5445148----T:  5447753 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5447753----T:  5450358 	 St: 80348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5450358----T:  5452963 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5452963----T:  5455568 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5455568----T:  5458173 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5458173----T:  5460778 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5460778----T:  5463383 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5463383----T:  5465988 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5465988----T:  5468593 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5468593----T:  5471198 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5471198----T:  5473803 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5473803----T:  5476408 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5476408----T:  5479013 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5479013----T:  5481618 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5481618----T:  5484223 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5484223----T:  5486828 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5486828----T:  5489433 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5489433----T:  5492038 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5492038----T:  5494643 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5494643----T:  5497248 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5497248----T:  5499853 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5499853----T:  5502458 	 St: 80406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5500289----T:  5502894 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5502458----T:  5505063 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5502894----T:  5505499 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5505063----T:  5507668 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5505499----T:  5508104 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5507668----T:  5510273 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5508104----T:  5510709 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5510273----T:  5512878 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5510709----T:  5513314 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5512878----T:  5515483 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5513314----T:  5515919 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5515483----T:  5518088 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5515919----T:  5518524 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5518088----T:  5520693 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5518524----T:  5521129 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5520693----T:  5523298 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5521129----T:  5523734 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5523298----T:  5525903 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5523734----T:  5526339 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5525903----T:  5528508 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5526339----T:  5528944 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5528508----T:  5531113 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5531113----T:  5533718 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5533718----T:  5536323 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5536323----T:  5538928 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5538928----T:  5541533 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5541533----T:  5544138 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5544138----T:  5546743 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5546743----T:  5549348 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5549348----T:  5551953 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5551953----T:  5554558 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5554558----T:  5557163 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5557163----T:  5559768 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5559768----T:  5562373 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5562373----T:  5564978 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5564978----T:  5567583 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5567583----T:  5570188 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5570188----T:  5572793 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5572793----T:  5575398 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5575398----T:  5578003 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5578003----T:  5580608 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5580608----T:  5583213 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5583213----T:  5585818 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5585818----T:  5588423 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5588423----T:  5591028 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5591028----T:  5593633 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5593633----T:  5596238 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5596238----T:  5598843 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5598843----T:  5601448 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5601448----T:  5604053 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5604053----T:  5606658 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5606658----T:  5609263 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5609263----T:  5611868 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5611868----T:  5614473 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5614473----T:  5617078 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5617078----T:  5619683 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5619683----T:  5622288 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5622288----T:  5624893 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5624893----T:  5627498 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5627498----T:  5630103 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5630103----T:  5632708 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5632708----T:  5635313 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5635313----T:  5637918 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5637918----T:  5640523 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5640523----T:  5643128 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5643128----T:  5645733 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5645733----T:  5648338 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5648338----T:  5650943 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5650943----T:  5653548 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5653548----T:  5656153 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5656153----T:  5658758 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5658758----T:  5661363 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5661363----T:  5663968 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5663968----T:  5666573 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5896989----T:  5936831 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(26.902094)
F:  5897601----T:  5900206 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5898071----T:  5900676 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5900206----T:  5902811 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5902811----T:  5905416 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5905416----T:  5908021 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5908021----T:  5910626 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5910626----T:  5913231 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5913231----T:  5915836 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5915836----T:  5918441 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5918441----T:  5921046 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5921046----T:  5923651 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5923651----T:  5926256 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5926256----T:  5928861 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5928861----T:  5931466 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5931466----T:  5934071 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5934071----T:  5936676 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5936831----T:  5939366 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5939367----T:  5941902 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6164053----T:  6811891 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(437.432831)
F:  6164600----T:  6167205 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6167205----T:  6169810 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6169810----T:  6172415 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6172415----T:  6175020 	 St: 8026d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6175020----T:  6177625 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6177625----T:  6180230 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6180230----T:  6182835 	 St: 80277000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6181838----T:  6184443 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6182835----T:  6185440 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6184443----T:  6187048 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6185440----T:  6188045 	 St: 8027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6187048----T:  6189653 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6188045----T:  6190650 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6189653----T:  6192258 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6190650----T:  6193255 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6192258----T:  6194863 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6193255----T:  6195860 	 St: 80365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6194863----T:  6197468 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6195860----T:  6198465 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6197468----T:  6200073 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6198465----T:  6201070 	 St: 80337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6200073----T:  6202678 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6201070----T:  6203675 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6203675----T:  6206280 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6206280----T:  6208885 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6208885----T:  6211490 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6211490----T:  6214095 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6214095----T:  6216700 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6216700----T:  6219305 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6219305----T:  6221910 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6221910----T:  6224515 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6224515----T:  6227120 	 St: 80379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6227120----T:  6229725 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6229725----T:  6232330 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6232330----T:  6234935 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6234935----T:  6237540 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6237540----T:  6240145 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6240145----T:  6242750 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6242750----T:  6245355 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6245355----T:  6247960 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6247960----T:  6250565 	 St: 80396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6250565----T:  6253170 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6253170----T:  6255775 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6255775----T:  6258380 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6258380----T:  6260985 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6260985----T:  6263590 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6263590----T:  6266195 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6266195----T:  6268800 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6268800----T:  6271405 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6271405----T:  6274010 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6274010----T:  6276615 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6276615----T:  6279220 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6279220----T:  6281825 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6281825----T:  6284430 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6283541----T:  6286146 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6284430----T:  6287035 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6286517----T:  6289122 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6287035----T:  6289640 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6289640----T:  6292245 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6292245----T:  6294850 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6294850----T:  6297455 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6297455----T:  6300060 	 St: 80359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6300060----T:  6302665 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6302665----T:  6305270 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6305270----T:  6307875 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6307875----T:  6310480 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6310480----T:  6313085 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6313085----T:  6315690 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6315690----T:  6318295 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6318295----T:  6320900 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6320900----T:  6323505 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6323505----T:  6326110 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6326110----T:  6328715 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6328715----T:  6331320 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6331320----T:  6333925 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6333925----T:  6336530 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6336530----T:  6339135 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6339135----T:  6341740 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6341740----T:  6344345 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6344345----T:  6346950 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6346950----T:  6349555 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6349555----T:  6352160 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6352160----T:  6354765 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6354765----T:  6357370 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6357370----T:  6359975 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6359975----T:  6362580 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6362580----T:  6365185 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6365185----T:  6367790 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6367790----T:  6370395 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6370395----T:  6373000 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6373000----T:  6375605 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6375605----T:  6378210 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6378210----T:  6380815 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6380815----T:  6383420 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6383420----T:  6386025 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6386025----T:  6388630 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6388630----T:  6391235 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6391235----T:  6393840 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6393840----T:  6396445 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6396445----T:  6399050 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6399050----T:  6401655 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6401655----T:  6404260 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6404260----T:  6406865 	 St: 80394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6406865----T:  6409470 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6409470----T:  6412075 	 St: 802fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6412075----T:  6414680 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6414680----T:  6417285 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6417285----T:  6419890 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6419890----T:  6422495 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6422495----T:  6425100 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6425100----T:  6427705 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6427705----T:  6430310 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6430310----T:  6432915 	 St: 803a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6432915----T:  6435520 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6433573----T:  6436178 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6435520----T:  6438125 	 St: 8039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6438125----T:  6440730 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6440730----T:  6443335 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6443335----T:  6445940 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6445940----T:  6448545 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6448545----T:  6451150 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6451150----T:  6453755 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6453755----T:  6456360 	 St: 803b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6456360----T:  6458965 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6458965----T:  6461570 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6461570----T:  6464175 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6464175----T:  6466780 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6466780----T:  6469385 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6469385----T:  6471990 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6471990----T:  6474595 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6474595----T:  6477200 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6477200----T:  6479805 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6479805----T:  6482410 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6482410----T:  6485015 	 St: 803b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6485015----T:  6487620 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6487620----T:  6490225 	 St: 803ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6490225----T:  6492830 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6492830----T:  6495435 	 St: 803ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6495435----T:  6498040 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6498040----T:  6500645 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6500645----T:  6503250 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6503250----T:  6505855 	 St: 80412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6505855----T:  6508460 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6508460----T:  6511065 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6511065----T:  6513670 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6513670----T:  6516275 	 St: 803ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6516275----T:  6518880 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6518880----T:  6521485 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6521485----T:  6524090 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6524090----T:  6526695 	 St: 803dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6526695----T:  6529300 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6529300----T:  6531905 	 St: 803dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6531905----T:  6534510 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6534510----T:  6537115 	 St: 803e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6537115----T:  6539720 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6539720----T:  6542325 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6542325----T:  6544930 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6544930----T:  6547535 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6547535----T:  6550140 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6550140----T:  6552745 	 St: 803d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6552745----T:  6555350 	 St: 803e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6555350----T:  6557955 	 St: 803e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6557955----T:  6560560 	 St: 803f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6560560----T:  6563165 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6563165----T:  6565770 	 St: 80415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6565770----T:  6568375 	 St: 803ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6568375----T:  6570980 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6570980----T:  6573585 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6573585----T:  6576190 	 St: 8041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6576190----T:  6578795 	 St: 803f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6578795----T:  6581400 	 St: 8040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6581400----T:  6584005 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6584005----T:  6586610 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6586610----T:  6589215 	 St: 8040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6589215----T:  6591820 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6591820----T:  6594425 	 St: 803b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6594425----T:  6597030 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6597030----T:  6599635 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6599635----T:  6602240 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6602240----T:  6604845 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6604845----T:  6607450 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6607450----T:  6610055 	 St: 80410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6610055----T:  6612660 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6612660----T:  6615265 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6615265----T:  6617870 	 St: 8041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6617870----T:  6620475 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6620475----T:  6623080 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6623080----T:  6625685 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6625685----T:  6628290 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6628290----T:  6630895 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6630895----T:  6633500 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6633500----T:  6636105 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6636105----T:  6638710 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6638710----T:  6641315 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6641315----T:  6643920 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6643920----T:  6646525 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6644359----T:  6646964 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6646525----T:  6649130 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6646964----T:  6649569 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6649130----T:  6651735 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6649569----T:  6652174 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6651735----T:  6654340 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6654340----T:  6656945 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6656945----T:  6659550 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6659550----T:  6662155 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6662155----T:  6664760 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6664760----T:  6667365 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6667365----T:  6669970 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6669970----T:  6672575 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6672575----T:  6675180 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6675180----T:  6677785 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6677785----T:  6680390 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6680390----T:  6682995 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6682995----T:  6685600 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6685600----T:  6688205 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6688205----T:  6690810 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6690810----T:  6693415 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6693415----T:  6696020 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6696020----T:  6698625 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6698625----T:  6701230 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6701230----T:  6703835 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6703835----T:  6706440 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6706440----T:  6709045 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6709045----T:  6711650 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6711650----T:  6714255 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6714255----T:  6716860 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6716860----T:  6719465 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6719465----T:  6722070 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6722070----T:  6724675 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6724675----T:  6727280 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6727280----T:  6729885 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6729885----T:  6732490 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6732490----T:  6735095 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6735095----T:  6737700 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6737700----T:  6740305 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6740305----T:  6742910 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6742910----T:  6745515 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6745515----T:  6748120 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6748120----T:  6750725 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6750725----T:  6753330 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6753330----T:  6755935 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6755935----T:  6758540 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6758540----T:  6761145 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6761145----T:  6763750 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6763750----T:  6766355 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6766355----T:  6768960 	 St: 8024a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6768960----T:  6771565 	 St: 80253000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6771565----T:  6774170 	 St: 8024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6774170----T:  6776775 	 St: 80273000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6776775----T:  6779380 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6779380----T:  6781985 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6781985----T:  6784590 	 St: 80258000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6784590----T:  6787195 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6787195----T:  6789800 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6789800----T:  6792405 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6792405----T:  6795010 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6795010----T:  6797615 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6797615----T:  6800220 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6800220----T:  6802825 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6802825----T:  6805430 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6805430----T:  6808035 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7034041----T:  7071265 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(25.134369)
F:  7034650----T:  7037255 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7037255----T:  7039860 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7039860----T:  7042465 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7042465----T:  7045070 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7045070----T:  7047675 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7047675----T:  7050280 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7050280----T:  7052885 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7052885----T:  7055490 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7055490----T:  7058095 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7058095----T:  7060700 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7060700----T:  7063305 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7063305----T:  7065910 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7065910----T:  7068515 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7068515----T:  7071120 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7071265----T:  7073800 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7073801----T:  7076336 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  7298487----T:  7490840 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(129.880493)
F:  7299026----T:  7301631 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7301631----T:  7304236 	 St: 80266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7304236----T:  7306841 	 St: 80261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7306841----T:  7309446 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7309446----T:  7312051 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7312051----T:  7314656 	 St: 802af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7314656----T:  7317261 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7317261----T:  7319866 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7319866----T:  7322471 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7322471----T:  7325076 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7325076----T:  7327681 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7327681----T:  7330286 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7330286----T:  7332891 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7332891----T:  7335496 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7335496----T:  7338101 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7338101----T:  7340706 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7340706----T:  7343311 	 St: 80350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7343311----T:  7345916 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7345916----T:  7348521 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7348521----T:  7351126 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7351126----T:  7353731 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7353731----T:  7356336 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7356336----T:  7358941 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7358941----T:  7361546 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7361546----T:  7364151 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7364151----T:  7366756 	 St: 8039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7366756----T:  7369361 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7369361----T:  7371966 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7371966----T:  7374571 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7374571----T:  7377176 	 St: 8037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7377176----T:  7379781 	 St: 803e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7379781----T:  7382386 	 St: 803e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7382386----T:  7384991 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7384991----T:  7387596 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7387596----T:  7390201 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7390201----T:  7392806 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7392806----T:  7395411 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7395411----T:  7398016 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7398016----T:  7400621 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7400621----T:  7403226 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7403226----T:  7405831 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7405831----T:  7408436 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7408436----T:  7411041 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7411041----T:  7413646 	 St: 803f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7413646----T:  7416251 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7416251----T:  7418856 	 St: 8040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7418856----T:  7421461 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7421461----T:  7424066 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7424066----T:  7426671 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7426671----T:  7429276 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7429276----T:  7431881 	 St: 803fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7431881----T:  7434486 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7434486----T:  7437091 	 St: 8040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7437091----T:  7439696 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7439696----T:  7442301 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7442301----T:  7444906 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7444906----T:  7447511 	 St: 803f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7447511----T:  7450116 	 St: 803f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7450116----T:  7452721 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7452721----T:  7455326 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7455326----T:  7457931 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7457931----T:  7460536 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7460536----T:  7463141 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7463141----T:  7465746 	 St: 80349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7465746----T:  7468351 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7468351----T:  7470956 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7470956----T:  7473561 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7473561----T:  7476166 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7476166----T:  7478771 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7478771----T:  7481376 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7481376----T:  7483981 	 St: 80431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7483981----T:  7486586 	 St: 80432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7486586----T:  7489191 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7712990----T:  7714092 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(0.744092)
F:  7714092----T:  7716627 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7716628----T:  7719163 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  7941314----T:  7943547 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(1.507765)
F:  8165697----T:  8166665 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.653612)
F:  8166665----T:  8169200 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  8169201----T:  8171806 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8169201----T:  8177441 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8180046----T:  8182651 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8180046----T:  8188286 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8190891----T:  8193496 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8190891----T:  8206586 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  8209191----T:  8211796 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8209191----T:  8232394 	 St: 0 Sz: 192512 	 Sm: 0 	 T: device_sync(15.667117)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 3675481(cycle), 2481.756348(us)
Tot_kernel_exec_time_and_fault_time: 89714176(cycle), 60576.757812(us)
Tot_memcpy_h2d_time: 3625302(cycle), 2447.874512(us)
Tot_memcpy_d2h_time: 25350(cycle), 17.116814(us)
Tot_memcpy_time: 3650652(cycle), 2464.991211(us)
Tot_devicesync_time: 65798(cycle), 44.428089(us)
Tot_writeback_time: 166720(cycle), 112.572586(us)
Tot_memcpy_d2h_sync_wb_time: 257868(cycle), 174.117493(us)
GPGPU-Sim: *** exit detected ***
