[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"UsesThreeMems.UsesThreeMems.memory3",
    "fileName":"./mem1",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"memory3"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"UsesThreeMems.UsesThreeMems.memory2",
    "fileName":"./mem1",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"memory2"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"UsesThreeMems.UsesThreeMems.memory1",
    "fileName":"./mem1",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"memory1"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/load_three_memory_spec"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~UsesThreeMems|UsesThreeMems>io_value3",
    "sources":[
      "~UsesThreeMems|UsesThreeMems>io_address"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~UsesThreeMems|UsesThreeMems>io_value2",
    "sources":[
      "~UsesThreeMems|UsesThreeMems>io_address"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~UsesThreeMems|UsesThreeMems>io_value1",
    "sources":[
      "~UsesThreeMems|UsesThreeMems>io_address"
    ]
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"UsesThreeMems.UsesThreeMems",
    "name":"UsesThreeMems.UsesThreeMems.memory1.v",
    "text":"module BindsTo_0_UsesThreeMems(\n  input         clock,\n  input         reset,\n  input  [15:0] io_address,\n  output [15:0] io_value1,\n  output [15:0] io_value2,\n  output [15:0] io_value3\n);\n\ninitial begin\n  $readmemh(\"./mem1\", UsesThreeMems.memory1);\nend\n                      endmodule\n\nbind UsesThreeMems BindsTo_0_UsesThreeMems BindsTo_0_UsesThreeMems_Inst(.*);"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"UsesThreeMems.UsesThreeMems",
    "name":"UsesThreeMems.UsesThreeMems.memory2.v",
    "text":"module BindsTo_1_UsesThreeMems(\n  input         clock,\n  input         reset,\n  input  [15:0] io_address,\n  output [15:0] io_value1,\n  output [15:0] io_value2,\n  output [15:0] io_value3\n);\n\ninitial begin\n  $readmemh(\"./mem1\", UsesThreeMems.memory2);\nend\n                      endmodule\n\nbind UsesThreeMems BindsTo_1_UsesThreeMems BindsTo_1_UsesThreeMems_Inst(.*);"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"UsesThreeMems.UsesThreeMems",
    "name":"UsesThreeMems.UsesThreeMems.memory3.v",
    "text":"module BindsTo_2_UsesThreeMems(\n  input         clock,\n  input         reset,\n  input  [15:0] io_address,\n  output [15:0] io_value1,\n  output [15:0] io_value2,\n  output [15:0] io_value3\n);\n\ninitial begin\n  $readmemh(\"./mem1\", UsesThreeMems.memory3);\nend\n                      endmodule\n\nbind UsesThreeMems BindsTo_2_UsesThreeMems BindsTo_2_UsesThreeMems_Inst(.*);"
  }
]