module tb_half_adder;

reg [3:0] a,b;
wire [3:0] sum;
wire carry;

half_adder uut(

    .a(a),
    .b(b),
    .sum(sum),
    .carry(carry)

);

initial begin
    $monitor("Time=%0t | a=%b, b=%b -> sum=%b, carry=%b",$time,a,b,sum,carry);

    a=4'b0011; b=4'b0111; #10;
    a=4'b0101; b=4'b1111; #10;
    a=4'b1111; b=4'b1111; #10;
    a=4'b001; b=4'b1101; #10;

    $finish;
end

endmodule