{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/RXCLK_1:false|/PCIe_RESETn_1:false|/axi_ad9361_0_rst:false|/RESETn_1:false|/axi_pcie_0_axi_aclk_out:false|/rst_axi_pcie_0_125M_peripheral_aresetn:false|/axi_pcie_0_axi_ctl_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/rst_axi_pcie_0_125M_interconnect_aresetn:false|/clk_wiz_0_clk_out1:false|/RXDATA_1:false|/axi_ad9361_0_l_clk:false|/clk_wiz_0_i2s_data_clk:false|/mig_7series_0_ui_clk:false|/axi_dmac_rf_rx_irq:false|/xadc_wiz_0_ip2intc_irpt:false|/axi_dmac_i2s_tx_irq:false|/clk_wiz_0_ddr3_clk:false|/clk_wiz_0_delay_ref_clk:false|/axi_ad9361_0_gps_pps_irq:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_dmac_i2s_rx_irq:false|/axi_quad_spi_0_ip2intc_irpt:false|/axi_dmac_rf_tx_irq:false|/axi_iic_0_iic2intc_irpt:false|/clk_wiz_0_qspi_ext_clk:false|/data_clk_i_0_1:false|/rst_mig_7series_0_166M_peripheral_aresetn:false|/DDR3_CLK_IN_1:false|/rst_mig_7series_0_166M_interconnect_aresetn:false|/axi_quad_spi_1_ip2intc_irpt:false|",
   "Addressing View_ScaleFactor":"1.46706",
   "Addressing View_TopLeft":"1702,-39",
   "Color Coded_Layers":"/RESETn_1:true|/clk_wiz_0_i2s_data_clk:true|/mig_7series_0_ui_clk:true|/axi_dmac_rf_rx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/axi_dmac_i2s_tx_irq:true|/clk_wiz_0_ddr3_clk:true|/axi_pcie_0_axi_ctl_aclk_out:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_delay_ref_clk:true|/axi_ad9361_0_gps_pps_irq:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_ad9361_0_l_clk:true|/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_quad_spi_0_ip2intc_irpt:true|/axi_dmac_rf_tx_irq:true|/axi_iic_0_iic2intc_irpt:true|/RXDATA_1:true|/axi_pcie_0_axi_aclk_out:true|/clk_wiz_0_qspi_ext_clk:true|",
   "Color Coded_ScaleFactor":"1.9655",
   "Color Coded_TopLeft":"813,955",
   "Default View_Layers":"/RESETn_1:true|/clk_wiz_0_i2s_data_clk:true|/mig_7series_0_ui_clk:true|/axi_dmac_rf_rx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/axi_dmac_i2s_tx_irq:true|/clk_wiz_0_ddr3_clk:true|/axi_pcie_0_axi_ctl_aclk_out:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_delay_ref_clk:true|/axi_ad9361_0_gps_pps_irq:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_ad9361_0_l_clk:true|/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_quad_spi_0_ip2intc_irpt:true|/axi_dmac_rf_tx_irq:true|/axi_iic_0_iic2intc_irpt:true|/RXDATA_1:true|/axi_pcie_0_axi_aclk_out:true|/clk_wiz_0_qspi_ext_clk:true|/data_clk_i_0_1:true|/rst_mig_7series_0_166M_peripheral_aresetn:true|/DDR3_CLK_IN_1:true|/rst_mig_7series_0_166M_interconnect_aresetn:true|/axi_quad_spi_1_ip2intc_irpt:true|",
   "Default View_ScaleFactor":"0.798988",
   "Default View_TopLeft":"4199,-78",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.103087",
   "Grouping and No Loops_TopLeft":"-3288,-834",
   "Interfaces View_Layers":"/RXCLK_1:false|/PCIe_RESETn_1:false|/axi_ad9361_0_rst:false|/RESETn_1:false|/axi_pcie_0_axi_aclk_out:false|/rst_axi_pcie_0_125M_peripheral_aresetn:false|/axi_pcie_0_axi_ctl_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/rst_axi_pcie_0_125M_interconnect_aresetn:false|/clk_wiz_0_clk_out1:false|/RXDATA_1:false|/axi_ad9361_0_l_clk:false|/clk_wiz_0_i2s_data_clk:false|/mig_7series_0_ui_clk:false|/axi_dmac_rf_rx_irq:false|/xadc_wiz_0_ip2intc_irpt:false|/axi_dmac_i2s_tx_irq:false|/clk_wiz_0_ddr3_clk:false|/clk_wiz_0_delay_ref_clk:false|/axi_ad9361_0_gps_pps_irq:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_dmac_i2s_rx_irq:false|/axi_quad_spi_0_ip2intc_irpt:false|/axi_dmac_rf_tx_irq:false|/axi_iic_0_iic2intc_irpt:false|/clk_wiz_0_qspi_ext_clk:false|/rst_mig_7series_0_166M_interconnect_aresetn:false|/DDR3_CLK_IN_1:false|/rst_mig_7series_0_166M_peripheral_aresetn:false|",
   "Interfaces View_Layout":"",
   "Interfaces View_ScaleFactor":"0.407307",
   "Interfaces View_TopLeft":"-137,-199",
   "No Loops_Layers":"/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/RESETn_1:true|/axi_pcie_0_axi_aclk_out:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_pcie_0_axi_ctl_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_clk_out1:true|/RXDATA_1:true|/axi_ad9361_0_l_clk:true|",
   "No Loops_ScaleFactor":"0.181599",
   "No Loops_TopLeft":"-1222,-600",
   "Reduced Jogs_Layers":"/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/RESETn_1:true|/axi_pcie_0_axi_aclk_out:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_pcie_0_axi_ctl_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_clk_out1:true|/RXDATA_1:true|/axi_ad9361_0_l_clk:true|/axi_dmac_rf_tx_irq:true|/rst_mig_7series_0_166M_interconnect_aresetn:true|/clk_wiz_0_i2s_data_clk:true|/axi_dmac_rf_rx_irq:true|/axi_iic_0_iic2intc_irpt:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_dmac_i2s_tx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/DDR3_CLK_IN_1:true|/axi_quad_spi_0_ip2intc_irpt:true|/clk_wiz_0_qspi_ext_clk:true|/mig_7series_0_ui_clk:true|/axi_ad9361_0_gps_pps_irq:true|/rst_mig_7series_0_166M_peripheral_aresetn:true|/clk_wiz_0_delay_ref_clk:true|",
   "Reduced Jogs_ScaleFactor":"1.1256",
   "Reduced Jogs_TopLeft":"1707,845",
   "comment_0":"Build Timestamping IP and connect to 2 AND gates that are currently masked with VCC to apply backpressure to DMA and ADC",
   "comment_1":"For TX, we apply back-pressure by telling the Unpacker that the data from the DMA is not ready.
Since the Unpacker copies the valid signal into the ready signal, there is no need to signal the DMA that the Unpacker is not ready.",
   "comment_2":"For RX, we apply back-pressure by masking the wr_en from the ADC. This way, the ADC keeps spitting out samples that get ignored by the Packer.",
   "commentid":"comment_0|comment_1|comment_2|",
   "fillcolor_comment_0":"",
   "fillcolor_comment_1":"",
   "fillcolor_comment_2":"",
   "font_comment_0":"33",
   "font_comment_1":"33",
   "font_comment_2":"33",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port PCIe_REFCLK -pg 1 -lvl 0 -x -10 -y 2690 -defaultsOSRD
preplace port PCIe -pg 1 -lvl 14 -x 5630 -y 2270 -defaultsOSRD
preplace port AUDIO_I2C -pg 1 -lvl 14 -x 5630 -y 1290 -defaultsOSRD
preplace port FLASH_QSPI -pg 1 -lvl 14 -x 5630 -y 1950 -defaultsOSRD
preplace port CODEC_I2S -pg 1 -lvl 14 -x 5630 -y 1720 -defaultsOSRD
preplace port DDR3 -pg 1 -lvl 14 -x 5630 -y 2640 -defaultsOSRD
preplace port ADCIN_MAIN -pg 1 -lvl 0 -x -10 -y 2850 -defaultsOSRD
preplace port TRX_SPI -pg 1 -lvl 14 -x 5630 -y 2160 -defaultsOSRD
preplace port SYS_I2C -pg 1 -lvl 14 -x 5630 -y 2340 -defaultsOSRD
preplace port SYNTH_SPI -pg 1 -lvl 14 -x 5630 -y 1470 -defaultsOSRD
preplace port port-id_TRX_DATA_CLK -pg 1 -lvl 0 -x -10 -y 2000 -defaultsOSRD
preplace port port-id_TRX_FBCLK -pg 1 -lvl 14 -x 5630 -y 70 -defaultsOSRD
preplace port port-id_TRX_TXFRAME -pg 1 -lvl 14 -x 5630 -y 90 -defaultsOSRD
preplace port port-id_TRX_RXFRAME -pg 1 -lvl 0 -x -10 -y 240 -defaultsOSRD
preplace port port-id_TRX_EN -pg 1 -lvl 14 -x 5630 -y 130 -defaultsOSRD
preplace port port-id_TRX_TXNRX -pg 1 -lvl 14 -x 5630 -y 150 -defaultsOSRD
preplace port port-id_PCIe_RESETn -pg 1 -lvl 0 -x -10 -y 2620 -defaultsOSRD
preplace port port-id_FPGA_CLK1 -pg 1 -lvl 0 -x -10 -y 2390 -defaultsOSRD
preplace port port-id_TRX_CLK_OUT -pg 1 -lvl 0 -x -10 -y 40 -defaultsOSRD
preplace port port-id_FPGA_CLK0 -pg 1 -lvl 0 -x -10 -y 2760 -defaultsOSRD
preplace port port-id_TRX_5V0_PA1_OCn -pg 1 -lvl 0 -x -10 -y 3550 -defaultsOSRD
preplace port port-id_TRX_5V0_PA2_OCn -pg 1 -lvl 0 -x -10 -y 3570 -defaultsOSRD
preplace port port-id_TRX_5V0_BIAS_T1_OCn -pg 1 -lvl 0 -x -10 -y 3510 -defaultsOSRD
preplace port port-id_TRX_5V0_BIAS_T2_OCn -pg 1 -lvl 0 -x -10 -y 3530 -defaultsOSRD
preplace port port-id_SYNTH_LD -pg 1 -lvl 0 -x -10 -y 3290 -defaultsOSRD
preplace port port-id_CLK_MNGR_IRQn -pg 1 -lvl 0 -x -10 -y 20 -defaultsOSRD
preplace port port-id_VIN_REG_ALERTn -pg 1 -lvl 0 -x -10 -y 60 -defaultsOSRD
preplace portBus TRX_P1_RXDATA -pg 1 -lvl 0 -x -10 -y 260 -defaultsOSRD
preplace portBus TRX_P0_TXDATA -pg 1 -lvl 14 -x 5630 -y 110 -defaultsOSRD
preplace portBus TRX_CTRL_OUT -pg 1 -lvl 0 -x -10 -y 3050 -defaultsOSRD
preplace portBus TRX_CTRL_IN -pg 1 -lvl 14 -x 5630 -y 2950 -defaultsOSRD
preplace portBus TRX_EN_AGC -pg 1 -lvl 14 -x 5630 -y 3050 -defaultsOSRD
preplace portBus CODEC_RSTn -pg 1 -lvl 14 -x 5630 -y 1310 -defaultsOSRD
preplace portBus PCIe_CLKREQn -pg 1 -lvl 14 -x 5630 -y 2520 -defaultsOSRD
preplace portBus TRX_RESETn -pg 1 -lvl 14 -x 5630 -y 3150 -defaultsOSRD
preplace portBus TRX_SYNC_IN -pg 1 -lvl 14 -x 5630 -y 3250 -defaultsOSRD
preplace portBus SYNTH_RESETn -pg 1 -lvl 14 -x 5630 -y 3670 -defaultsOSRD
preplace portBus SYNTH_MUTE -pg 1 -lvl 14 -x 5630 -y 3570 -defaultsOSRD
preplace portBus SYNTH_SYNC -pg 1 -lvl 14 -x 5630 -y 3770 -defaultsOSRD
preplace portBus SYNTH_CE -pg 1 -lvl 14 -x 5630 -y 3470 -defaultsOSRD
preplace portBus CLK_MNGR_OEn -pg 1 -lvl 14 -x 5630 -y 2850 -defaultsOSRD
preplace portBus PM_I2C_EN -pg 1 -lvl 14 -x 5630 -y 3370 -defaultsOSRD
preplace portBus CM4_WAKE -pg 1 -lvl 14 -x 5630 -y 2500 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 11 -x 4280 -y 2370 -defaultsOSRD
preplace inst axi_i2s_adi_0 -pg 1 -lvl 13 -x 5410 -y 1710 -defaultsOSRD
preplace inst logic_and_0 -pg 1 -lvl 3 -x 790 -y 700 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 13 -x 5410 -y 2680 -defaultsOSRD
preplace inst rst_mig_7series_0_166M -pg 1 -lvl 7 -x 2650 -y 2600 -defaultsOSRD
preplace inst rst_axi_pcie_0_125M -pg 1 -lvl 4 -x 1150 -y 2510 -swap {0 4 2 3 1 7 9 8 5 6} -defaultsOSRD
preplace inst ad9361_dac_unpacker -pg 1 -lvl 7 -x 2650 -y 690 -defaultsOSRD
preplace inst logic_or_1 -pg 1 -lvl 5 -x 1640 -y 160 -defaultsOSRD
preplace inst logic_or_0 -pg 1 -lvl 2 -x 360 -y 1620 -swap {1 0 2} -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 12 -x 4790 -y 2860 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 24 25 26 27 28 29 23} -defaultsOSRD
preplace inst irq_concat_0 -pg 1 -lvl 3 -x 790 -y 1790 -defaultsOSRD
preplace inst GND_0 -pg 1 -lvl 13 -x 5410 -y 2500 -defaultsOSRD
preplace inst axi_ad9361 -pg 1 -lvl 12 -x 4790 -y 400 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 10 -x 3820 -y 2370 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 12 -x 4790 -y 2470 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 13 -x 5410 -y 1310 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 28 27} -defaultsOSRD
preplace inst axi_cpu_dma_interconnect -pg 1 -lvl 7 -x 2650 -y 2200 -defaultsOSRD
preplace inst axi_pcie_interconnect -pg 1 -lvl 9 -x 3480 -y 2320 -defaultsOSRD
preplace inst axi_peripheral_interconnect -pg 1 -lvl 11 -x 4280 -y 1350 -defaultsOSRD
preplace inst axi_pcie_0 -pg 1 -lvl 8 -x 3090 -y 2040 -defaultsOSRD
preplace inst axi_protocol_convert_0 -pg 1 -lvl 10 -x 3820 -y 1970 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 13 -x 5410 -y 1960 -defaultsOSRD
preplace inst axi_quad_spi_1 -pg 1 -lvl 13 -x 5410 -y 2170 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 6 -x 2130 -y 2690 -swap {0 1 2 4 3} -defaultsOSRD
preplace inst VCC_0 -pg 1 -lvl 2 -x 360 -y 690 -defaultsOSRD
preplace inst logic_and_2 -pg 1 -lvl 5 -x 1640 -y 780 -defaultsOSRD
preplace inst SOFT_RESET -pg 1 -lvl 3 -x 790 -y 2560 -defaultsOSRD
preplace inst int_reset_combiner -pg 1 -lvl 6 -x 2130 -y 2550 -defaultsOSRD
preplace inst picorv32_0 -pg 1 -lvl 6 -x 2130 -y 2210 -defaultsOSRD
preplace inst irq_concat_1 -pg 1 -lvl 4 -x 1150 -y 2150 -defaultsOSRD
preplace inst GND_2 -pg 1 -lvl 3 -x 790 -y 2190 -defaultsOSRD
preplace inst axi_iic_1 -pg 1 -lvl 13 -x 5410 -y 2360 -defaultsOSRD
preplace inst axi_quad_spi_2 -pg 1 -lvl 13 -x 5410 -y 1480 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 10 -x 3820 -y 2680 -defaultsOSRD
preplace inst gpio_slice_trx_ctrl_out -pg 1 -lvl 13 -x 5410 -y 2950 -defaultsOSRD
preplace inst gpio_slice_trx_sync_in -pg 1 -lvl 13 -x 5410 -y 3250 -defaultsOSRD
preplace inst gpio_slice_trx_en_agc -pg 1 -lvl 13 -x 5410 -y 3050 -defaultsOSRD
preplace inst gpio_concat_0 -pg 1 -lvl 3 -x 790 -y 3090 -defaultsOSRD
preplace inst GND_3 -pg 1 -lvl 2 -x 360 -y 3110 -defaultsOSRD
preplace inst gpio_slice_trx_up_txnrx -pg 1 -lvl 10 -x 3820 -y 2190 -defaultsOSRD
preplace inst gpio_slice_trx_up_enable -pg 1 -lvl 10 -x 3820 -y 2090 -defaultsOSRD
preplace inst gpio_concat_1 -pg 1 -lvl 2 -x 360 -y 3540 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 12 -x 4790 -y 3080 -defaultsOSRD
preplace inst gpio_concat_2 -pg 1 -lvl 2 -x 360 -y 3340 -defaultsOSRD
preplace inst GND_4 -pg 1 -lvl 1 -x 110 -y 3350 -defaultsOSRD
preplace inst gpio_slice_synth_ce -pg 1 -lvl 13 -x 5410 -y 3470 -defaultsOSRD
preplace inst gpio_slice_synth_mute -pg 1 -lvl 13 -x 5410 -y 3570 -defaultsOSRD
preplace inst gpio_slice_synth_sync -pg 1 -lvl 13 -x 5410 -y 3770 -defaultsOSRD
preplace inst gpio_slice_pm_i2c_en -pg 1 -lvl 13 -x 5410 -y 3370 -defaultsOSRD
preplace inst gpio_slice_clk_mngr_oen -pg 1 -lvl 13 -x 5410 -y 2850 -defaultsOSRD
preplace inst GND_5 -pg 1 -lvl 2 -x 360 -y 2990 -defaultsOSRD
preplace inst GND_6 -pg 1 -lvl 1 -x 110 -y 3230 -defaultsOSRD
preplace inst ad9361_adc_packer -pg 1 -lvl 5 -x 1640 -y 480 -swap {0 1 2 3 4 16 14 5 7 9 11 15 12 6 8 10 13} -defaultsOSRD
preplace inst axi_dmac_i2s_rx -pg 1 -lvl 6 -x 2130 -y 1970 -defaultsOSRD
preplace inst axi_dmac_rf_rx -pg 1 -lvl 6 -x 2130 -y 820 -defaultsOSRD
preplace inst axi_dmac_i2s_tx -pg 1 -lvl 6 -x 2130 -y 1720 -defaultsOSRD
preplace inst axi_dmac_rf_tx -pg 1 -lvl 6 -x 2130 -y 1080 -defaultsOSRD
preplace inst gpio_slice_trx_resetn -pg 1 -lvl 13 -x 5410 -y 3150 -defaultsOSRD
preplace inst GND_7 -pg 1 -lvl 2 -x 360 -y 3210 -defaultsOSRD
preplace inst gpio_slice_synth_resetn -pg 1 -lvl 13 -x 5410 -y 3670 -defaultsOSRD
preplace inst GND_8 -pg 1 -lvl 1 -x 110 -y 3450 -defaultsOSRD
preplace netloc CORTEXM3_AXI_0_SYSRESETREQ 1 3 3 950 2610 NJ 2610 1880
preplace netloc FPGA_CLK0_1 1 0 10 NJ 2760 NJ 2760 NJ 2760 NJ 2760 NJ 2760 NJ 2760 NJ 2760 2880J 2740 NJ 2740 3640J
preplace netloc GND_0_dout 1 2 12 630 2000 940 2050 NJ 2050 1810J 2090 2390J 1920 2880 2200 3280J 2110 3640J 2250 NJ 2250 4510J 2250 5150J 2260 5610
preplace netloc GND_2_dout 1 3 1 NJ 2190
preplace netloc GND_3_dout 1 2 1 NJ 3110
preplace netloc GND_4_dout 1 1 1 NJ 3350
preplace netloc GND_5_dout 1 2 1 600J 2990n
preplace netloc GND_6_dout 1 1 1 210J 3230n
preplace netloc RXCLK_1 1 0 12 10J 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 2470J 220 NJ 220 NJ 220 NJ 220 NJ 220 NJ
preplace netloc RXDATA_1 1 0 12 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ
preplace netloc RXFRAME_1 1 0 12 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ
preplace netloc SYNTH_LD_1 1 0 2 NJ 3290 200J
preplace netloc TRX_5V0_BIAS_T1_OCn_1 1 0 2 NJ 3510 NJ
preplace netloc TRX_5V0_BIAS_T2_OCn_1 1 0 2 NJ 3530 NJ
preplace netloc TRX_5V0_PA1_OCn_1 1 0 2 NJ 3550 NJ
preplace netloc TRX_5V0_PA2_OCn_1 1 0 2 NJ 3570 NJ
preplace netloc TRX_CTRL_OUT_1 1 0 3 NJ 3050 NJ 3050 520J
preplace netloc VCC_0_dout 1 2 3 510 610 NJ 610 1350J
preplace netloc ad9361_adc_packer_fifo_wr_overflow 1 5 7 1800J 430 NJ 430 NJ 430 NJ 430 NJ 430 NJ 430 4430
preplace netloc ad9361_dac_unpacker_fifo_rd_underflow 1 7 5 2890J 480 NJ 480 NJ 480 NJ 480 N
preplace netloc axi_ad9361_0_adc_data_i0 1 4 9 1440 640 1820J 600 2420J 490 NJ 490 NJ 490 NJ 490 NJ 490 4590J 790 5000
preplace netloc axi_ad9361_0_adc_data_i1 1 4 9 1380 940 NJ 940 2380J 840 NJ 840 NJ 840 NJ 840 NJ 840 NJ 840 4990
preplace netloc axi_ad9361_0_adc_data_q0 1 4 9 1460 660 1840J 640 2420J 850 NJ 850 NJ 850 NJ 850 NJ 850 NJ 850 5070
preplace netloc axi_ad9361_0_adc_data_q1 1 4 9 1470 850 1830J 500 NJ 500 NJ 500 NJ 500 NJ 500 NJ 500 4500J 800 4970
preplace netloc axi_ad9361_0_adc_enable_i0 1 4 9 1390 670 NJ 670 2410J 860 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 5120
preplace netloc axi_ad9361_0_adc_enable_i1 1 4 9 1430 680 1810J 480 NJ 480 2880J 510 NJ 510 NJ 510 NJ 510 4560J 810 4980
preplace netloc axi_ad9361_0_adc_enable_q0 1 4 9 1450 650 NJ 650 2300J 870 NJ 870 NJ 870 NJ 870 NJ 870 NJ 870 5090
preplace netloc axi_ad9361_0_adc_enable_q1 1 4 9 1400 870 1850J 510 NJ 510 2870J 520 NJ 520 NJ 520 NJ 520 4540J 880 5050
preplace netloc axi_ad9361_0_adc_valid_i0 1 1 12 200 630 NJ 630 NJ 630 1330J 690 1870J 680 2400J 900 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 5130
preplace netloc axi_ad9361_0_adc_valid_i1 1 1 12 210 1450 NJ 1450 NJ 1450 NJ 1450 NJ 1450 NJ 1450 NJ 1450 NJ 1450 NJ 1450 4100J 1820 NJ 1820 5140
preplace netloc axi_ad9361_0_dac_enable_i0 1 6 7 2450 890 NJ 890 NJ 890 NJ 890 NJ 890 NJ 890 5030
preplace netloc axi_ad9361_0_dac_enable_i1 1 6 7 2470 910 NJ 910 NJ 910 NJ 910 NJ 910 NJ 910 5020
preplace netloc axi_ad9361_0_dac_enable_q0 1 6 7 2440 920 NJ 920 NJ 920 NJ 920 NJ 920 NJ 920 5040
preplace netloc axi_ad9361_0_dac_enable_q1 1 6 7 2460 930 NJ 930 NJ 930 NJ 930 NJ 930 NJ 930 5010
preplace netloc axi_ad9361_0_dac_valid_i0 1 4 9 1370 700 1880J 690 2390J 940 NJ 940 NJ 940 NJ 940 NJ 940 NJ 940 5080
preplace netloc axi_ad9361_0_dac_valid_i1 1 4 9 1360 950 NJ 950 NJ 950 NJ 950 NJ 950 NJ 950 NJ 950 NJ 950 5060
preplace netloc axi_ad9361_0_enable 1 12 2 NJ 130 NJ
preplace netloc axi_ad9361_0_gps_pps_irq 1 2 11 540 1460 NJ 1460 NJ 1460 NJ 1460 NJ 1460 NJ 1460 NJ 1460 NJ 1460 4070J 1860 NJ 1860 5150
preplace netloc axi_ad9361_0_l_clk 1 4 9 1420 890 1930 610 2310 520 2850J 530 NJ 530 NJ 530 NJ 530 4600 820 5110
preplace netloc axi_ad9361_0_rst 1 4 9 1410 880 1890J 620 2470 530 2840J 570 NJ 570 NJ 570 NJ 570 4530J 830 5100
preplace netloc axi_ad9361_0_tx_clk_out 1 12 2 NJ 70 NJ
preplace netloc axi_ad9361_0_tx_data_out 1 12 2 NJ 110 NJ
preplace netloc axi_ad9361_0_tx_frame_out 1 12 2 NJ 90 NJ
preplace netloc axi_ad9361_0_txnrx 1 12 2 NJ 150 NJ
preplace netloc axi_dmac_i2s_rx_irq 1 2 5 520 1470 NJ 1470 NJ 1470 NJ 1470 2310
preplace netloc axi_dmac_i2s_tx_irq 1 2 5 620 1560 960J 1570 NJ 1570 1820J 1580 2290
preplace netloc axi_dmac_rf_rx_irq 1 2 5 570 620 NJ 620 1340J 710 1910J 700 2290
preplace netloc axi_dmac_rf_tx_irq 1 2 5 610 1480 NJ 1480 NJ 1480 NJ 1480 2290
preplace netloc axi_dmac_rf_tx_m_axis_valid 1 4 3 1480 860 1900J 660 2310
preplace netloc axi_gpio_0_gpio_io_o 1 9 4 3670 2260 NJ 2260 NJ 2260 5080
preplace netloc axi_gpio_0_ip2intc_irpt 1 2 11 580 1490 NJ 1490 NJ 1490 NJ 1490 2460J 1510 NJ 1510 NJ 1510 NJ 1510 4040J 1890 NJ 1890 4970
preplace netloc axi_gpio_1_gpio_io_o 1 12 1 5000 3090n
preplace netloc axi_gpio_1_ip2intc_irpt 1 2 11 640 2790 NJ 2790 NJ 2790 NJ 2790 NJ 2790 NJ 2790 NJ 2790 NJ 2790 4080J 2720 NJ 2720 4980
preplace netloc axi_iic_0_gpo 1 13 1 NJ 1310
preplace netloc axi_iic_0_iic2intc_irpt 1 2 12 590 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 4130J 1790 4560J 1230 NJ 1230 5600
preplace netloc axi_iic_1_gpo 1 12 2 5240 2440 5580
preplace netloc axi_iic_1_iic2intc_irpt 1 2 12 530 1510 NJ 1510 NJ 1510 NJ 1510 2430J 1520 NJ 1520 NJ 1520 NJ 1520 4080J 1810 4600J 1740 5160J 1570 5600
preplace netloc axi_pcie_0_axi_aclk_out 1 3 10 950 2250 NJ 2250 1920 2100 2460 1930 2860J 2210 3310 2010 3660 1880 4090 1880 4570 1300 5220
preplace netloc axi_pcie_0_axi_ctl_aclk_out 1 8 3 3290 1350 NJ 1350 NJ
preplace netloc axi_pcie_0_interrupt_out 1 2 7 600 1520 NJ 1520 NJ 1520 NJ 1520 2330J 1530 NJ 1530 3280
preplace netloc axi_pcie_0_mmcm_lock 1 3 6 970 2410 1380J 2460 NJ 2460 NJ 2460 NJ 2460 3270
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 2 12 630 1540 NJ 1540 NJ 1540 1890J 1550 NJ 1550 NJ 1550 NJ 1550 NJ 1550 4010J 1870 NJ 1870 5180J 1580 5590
preplace netloc axi_quad_spi_1_ip2intc_irpt 1 2 12 550 1550 NJ 1550 NJ 1550 1850J 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 4030J 1840 NJ 1840 NJ 1840 5580
preplace netloc axi_quad_spi_2_ip2intc_irpt 1 2 12 560 1570 950J 1580 NJ 1580 1810J 1590 NJ 1590 NJ 1590 NJ 1590 NJ 1590 4020J 1830 4590J 1450 5180J 1390 5600
preplace netloc clk_wiz_0_clk_out1 1 10 3 NJ 2650 NJ 2650 5020
preplace netloc clk_wiz_0_delay_ref_clk 1 10 3 NJ 2670 4550 2690 NJ
preplace netloc data_clk_i_0_1 1 0 13 20J 1530 NJ 1530 NJ 1530 970J 1560 NJ 1560 1830J 1570 NJ 1570 NJ 1570 NJ 1570 NJ 1570 4060J 1800 4610J 1770 5200J
preplace netloc gpio_concat_0_dout 1 3 10 960J 2990 NJ 2990 NJ 2990 NJ 2990 NJ 2990 NJ 2990 NJ 2990 NJ 2990 NJ 2990 4990
preplace netloc gpio_concat_1_dout 1 2 1 550 3090n
preplace netloc gpio_concat_2_dout 1 2 11 N 3340 NJ 3340 NJ 3340 NJ 3340 NJ 3340 NJ 3340 NJ 3340 NJ 3340 NJ 3340 NJ 3340 4970
preplace netloc gpio_slice_clk_mngr_oen_Dout 1 13 1 NJ 2850
preplace netloc gpio_slice_pm_i2c_en_Dout 1 13 1 NJ 3370
preplace netloc gpio_slice_synth_ce_Dout 1 13 1 NJ 3470
preplace netloc gpio_slice_synth_mute_Dout 1 13 1 NJ 3570
preplace netloc gpio_slice_synth_sync_Dout 1 13 1 NJ 3770
preplace netloc gpio_slice_trx_en_agc_Dout 1 13 1 NJ 3050
preplace netloc gpio_slice_trx_sync_in_Dout 1 13 1 NJ 3250
preplace netloc gpio_slice_trx_up_enable_Dout 1 10 2 3990J 580 4520J
preplace netloc gpio_slice_trx_up_txnrx_Dout 1 10 2 3980J 560 NJ
preplace netloc int_reset_combiner_Res 1 6 1 2340 2550n
preplace netloc irq_concat_0_dout 1 3 1 960 1790n
preplace netloc irq_concat_1_dout 1 4 2 1400 2230 NJ
preplace netloc logic_and_0_Res 1 3 2 970 560 NJ
preplace netloc logic_and_2_Res 1 5 2 1860 630 NJ
preplace netloc logic_or_0_Res 1 2 1 510 710n
preplace netloc mig_7series_0_mmcm_locked 1 6 8 2440 2800 NJ 2800 NJ 2800 NJ 2800 4120J 2740 NJ 2740 5020J 2790 5580
preplace netloc mig_7series_0_ui_clk 1 6 8 2440 2500 NJ 2500 3330 2570 NJ 2570 NJ 2570 NJ 2570 NJ 2570 5580
preplace netloc mig_7series_0_ui_clk_sync_rst 1 5 9 1970 2470 NJ 2470 NJ 2470 3300J 2560 NJ 2560 NJ 2560 NJ 2560 NJ 2560 5590
preplace netloc rst_axi_pcie_0_125M_interconnect_aresetn 1 4 7 1470 2450 1970 2400 2420 1940 2830 2220 3320 1990 3640 1690 4110
preplace netloc rst_axi_pcie_0_125M_peripheral_aresetn 1 4 9 NJ 2490 1940 2480 NJ 2480 NJ 2480 3270J 2530 3650 2460 NJ 2460 4580 1330 5230
preplace netloc rst_mig_7series_0_166M_interconnect_aresetn 1 7 2 2910 2430 NJ
preplace netloc rst_mig_7series_0_166M_peripheral_aresetn 1 7 6 2850 2730 NJ 2730 3630J 2770 4040J 2730 NJ 2730 NJ
preplace netloc util_ds_buf_0_IBUF_OUT 1 6 2 NJ 2700 2900J
preplace netloc util_upack2_1_fifo_rd_data_0 1 7 5 2830J 440 NJ 440 NJ 440 NJ 440 4460
preplace netloc util_upack2_1_fifo_rd_data_1 1 7 5 2860J 450 NJ 450 NJ 450 NJ 450 4470
preplace netloc util_upack2_1_fifo_rd_data_2 1 7 5 2900J 460 NJ 460 NJ 460 NJ 460 4500
preplace netloc util_upack2_1_fifo_rd_data_3 1 7 5 2910J 470 NJ 470 NJ 470 NJ 470 4540
preplace netloc util_vector_logic_0_Res 1 5 2 1800 220 2430J
preplace netloc util_vector_logic_2_Res 1 0 13 NJ 2620 NJ 2620 NJ 2620 970 2620 NJ 2620 NJ 2620 2430 2750 NJ 2750 NJ 2750 3660 2780 4000J 2700 NJ 2700 5220J
preplace netloc xadc_wiz_0_ip2intc_irpt 1 2 11 640 1580 940J 1590 NJ 1590 1800J 1600 NJ 1600 NJ 1600 NJ 1600 NJ 1600 3970J 1850 NJ 1850 5000
preplace netloc xadc_wiz_0_temp_out 1 12 1 5190 2650n
preplace netloc xlslice_0_Dout 1 13 1 NJ 2950
preplace netloc GND_7_dout 1 2 1 630J 3130n
preplace netloc gpio_slice_trx_resestn_Dout 1 13 1 NJ 3150
preplace netloc gpio_slice_synth_resetn_Dout 1 13 1 NJ 3670
preplace netloc GND_8_dout 1 1 1 210J 3370n
preplace netloc PCIe_REFCLK_1 1 0 6 NJ 2690 NJ 2690 NJ 2690 NJ 2690 NJ 2690 NJ
preplace netloc S00_AXI_1 1 6 1 2350 1040n
preplace netloc S01_AXI_1 1 6 1 2360 810n
preplace netloc S04_AXI_1 1 6 1 2450 2080n
preplace netloc Vp_Vn_0_1 1 0 12 NJ 2850 NJ 2850 NJ 2850 NJ 2850 NJ 2850 NJ 2850 NJ 2850 NJ 2850 NJ 2850 NJ 2850 NJ 2850 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 10 1 NJ 2370
preplace netloc axi_dmac_i2s_rx_m_dest_axi 1 6 1 2320 1950n
preplace netloc axi_dmac_i2s_tx_m_axis 1 6 7 2340 1750 NJ 1750 NJ 1750 NJ 1750 NJ 1750 NJ 1750 5170J
preplace netloc axi_dmac_i2s_tx_m_src_axi 1 6 1 2330 1690n
preplace netloc axi_dmac_rf_tx_m_axis 1 6 1 2370 610n
preplace netloc axi_i2s_adi_0_i2s 1 13 1 NJ 1720
preplace netloc axi_i2s_adi_0_m_axis 1 5 9 1950 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 5610
preplace netloc axi_iic_0_IIC 1 13 1 NJ 1290
preplace netloc axi_iic_1_IIC 1 13 1 NJ 2340
preplace netloc axi_interconnect_0_M01_AXI 1 7 1 2840 1990n
preplace netloc axi_interconnect_1_M03_AXI 1 11 1 4500 1270n
preplace netloc axi_interconnect_1_M04_AXI 1 11 2 NJ 1290 N
preplace netloc axi_interconnect_1_M05_AXI 1 11 2 NJ 1310 5090
preplace netloc axi_interconnect_1_M06_AXI 1 7 5 2900 1780 NJ 1780 NJ 1780 NJ 1780 4440
preplace netloc axi_mem_interconnect_M00_AXI 1 9 1 3630 1950n
preplace netloc axi_pcie_0_M_AXI 1 8 1 3300 1950n
preplace netloc axi_pcie_0_pcie_7x_mgt 1 8 6 NJ 1970 3650J 2270 NJ 2270 NJ 2270 NJ 2270 NJ
preplace netloc axi_pcie_interconnect_M00_AXI 1 7 2 N 2190 3290J
preplace netloc axi_pcie_interconnect_M01_AXI 1 9 4 3640 2280 4110J 1920 NJ 1920 NJ
preplace netloc axi_pcie_interconnect_M02_AXI 1 9 4 3650 2290 NJ 2290 NJ 2290 5150J
preplace netloc axi_pcie_interconnect_M03_AXI 1 9 1 N 2350
preplace netloc axi_peripheral_interconnect_M00_AXI 1 11 1 4450 200n
preplace netloc axi_peripheral_interconnect_M01_AXI 1 5 7 1970 540 NJ 540 NJ 540 NJ 540 NJ 540 NJ 540 4440
preplace netloc axi_peripheral_interconnect_M02_AXI 1 5 7 1970 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 4120J 1770 4450
preplace netloc axi_peripheral_interconnect_M07_AXI 1 5 7 1960 550 NJ 550 NJ 550 NJ 550 NJ 550 NJ 550 4430
preplace netloc axi_peripheral_interconnect_M08_AXI 1 5 7 1970 1610 NJ 1610 NJ 1610 NJ 1610 NJ 1610 4050J 1760 4430
preplace netloc axi_peripheral_interconnect_M09_AXI 1 11 2 4530 1440 5240J
preplace netloc axi_peripheral_interconnect_M10_AXI 1 11 1 4470 1410n
preplace netloc axi_peripheral_interconnect_M11_AXI 1 11 2 4490 1460 5210J
preplace netloc axi_peripheral_interconnect_M12_AXI 1 11 2 4480 1730 5190J
preplace netloc axi_peripheral_interconnect_M13_AXI 1 11 2 NJ 1470 5200
preplace netloc axi_peripheral_interconnect_M14_AXI 1 11 1 4460 1490n
preplace netloc axi_protocol_convert_1_M_AXI 1 10 1 4000 1010n
preplace netloc axi_quad_spi_0_SPI_0 1 13 1 NJ 1950
preplace netloc axi_quad_spi_1_SPI_0 1 13 1 NJ 2160
preplace netloc axi_quad_spi_2_SPI_0 1 13 1 NJ 1470
preplace netloc mig_7series_0_DDR3 1 13 1 NJ 2640
preplace netloc util_cpack2_0_packed_fifo_wr 1 5 1 1920 470n
preplace cgraphic comment_2 place top 809 -128 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_1 place top 814 -247 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_0 place top 815 -321 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 -10 110 360 790 1150 1640 2130 2650 3090 3480 3820 4280 4790 5410 5630
pagesize -pg 1 -db -bbox -sgen -230 0 5850 3830
",
   "linecolor_comment_0":"",
   "linecolor_comment_1":"",
   "linecolor_comment_2":"",
   "textcolor_comment_0":"",
   "textcolor_comment_1":"",
   "textcolor_comment_2":""
}
{
   """"""""""""""""""""""""""""""""""""""""da_axi4_cnt"""""""""""""""""""""""""""""""""""""""":"1",
   """"""""""""""""""""""""""""""""""""""""da_board_cnt"""""""""""""""""""""""""""""""""""""""":"6",
   """"""""""""""""""""""""""""""""""""""""da_bram_cntlr_cnt"""""""""""""""""""""""""""""""""""""""":"1",
   """"""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""":"23",
   """"""""""""""""""da_clkrst_cnt"""""""""""""""""":"5"
}
{
   "/comment_0":"comment_0",
   "/comment_1":"comment_1",
   "/comment_2":"comment_2"
}