/// Auto-generated bit field definitions for MATRIX
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::matrix {

using namespace alloy::hal::bitfields;

// ============================================================================
// MATRIX Bit Field Definitions
// ============================================================================

/// MATRIX_MCFG[6] - Master Configuration Register
namespace matrix_mcfg[6] {
    /// Undefined Length Burst Type
    /// Position: 0, Width: 3
    /// Access: read-write
    using ULBT = BitField<0, 3>;
    constexpr uint32_t ULBT_Pos = 0;
    constexpr uint32_t ULBT_Msk = ULBT::mask;

}  // namespace matrix_mcfg[6]

/// MATRIX_SCFG[9] - Slave Configuration Register
namespace matrix_scfg[9] {
    /// Maximum Number of Allowed Cycles for a Burst
    /// Position: 0, Width: 8
    /// Access: read-write
    using SLOT_CYCLE = BitField<0, 8>;
    constexpr uint32_t SLOT_CYCLE_Pos = 0;
    constexpr uint32_t SLOT_CYCLE_Msk = SLOT_CYCLE::mask;

    /// Default Master Type
    /// Position: 16, Width: 2
    /// Access: read-write
    using DEFMSTR_TYPE = BitField<16, 2>;
    constexpr uint32_t DEFMSTR_TYPE_Pos = 16;
    constexpr uint32_t DEFMSTR_TYPE_Msk = DEFMSTR_TYPE::mask;

    /// Fixed Default Master
    /// Position: 18, Width: 3
    /// Access: read-write
    using FIXED_DEFMSTR = BitField<18, 3>;
    constexpr uint32_t FIXED_DEFMSTR_Pos = 18;
    constexpr uint32_t FIXED_DEFMSTR_Msk = FIXED_DEFMSTR::mask;

    /// Arbitration Type
    /// Position: 24, Width: 2
    /// Access: read-write
    using ARBT = BitField<24, 2>;
    constexpr uint32_t ARBT_Pos = 24;
    constexpr uint32_t ARBT_Msk = ARBT::mask;

}  // namespace matrix_scfg[9]

/// MATRIX_PRAS0 - Priority Register A for Slave 0
namespace matrix_pras0 {
    /// Master 0 Priority
    /// Position: 0, Width: 2
    /// Access: read-write
    using M0PR = BitField<0, 2>;
    constexpr uint32_t M0PR_Pos = 0;
    constexpr uint32_t M0PR_Msk = M0PR::mask;

    /// Master 1 Priority
    /// Position: 4, Width: 2
    /// Access: read-write
    using M1PR = BitField<4, 2>;
    constexpr uint32_t M1PR_Pos = 4;
    constexpr uint32_t M1PR_Msk = M1PR::mask;

    /// Master 2 Priority
    /// Position: 8, Width: 2
    /// Access: read-write
    using M2PR = BitField<8, 2>;
    constexpr uint32_t M2PR_Pos = 8;
    constexpr uint32_t M2PR_Msk = M2PR::mask;

    /// Master 3 Priority
    /// Position: 12, Width: 2
    /// Access: read-write
    using M3PR = BitField<12, 2>;
    constexpr uint32_t M3PR_Pos = 12;
    constexpr uint32_t M3PR_Msk = M3PR::mask;

    /// Master 4 Priority
    /// Position: 16, Width: 2
    /// Access: read-write
    using M4PR = BitField<16, 2>;
    constexpr uint32_t M4PR_Pos = 16;
    constexpr uint32_t M4PR_Msk = M4PR::mask;

    /// Master 5 Priority
    /// Position: 20, Width: 2
    /// Access: read-write
    using M5PR = BitField<20, 2>;
    constexpr uint32_t M5PR_Pos = 20;
    constexpr uint32_t M5PR_Msk = M5PR::mask;

}  // namespace matrix_pras0

/// MATRIX_PRAS1 - Priority Register A for Slave 1
namespace matrix_pras1 {
    /// Master 0 Priority
    /// Position: 0, Width: 2
    /// Access: read-write
    using M0PR = BitField<0, 2>;
    constexpr uint32_t M0PR_Pos = 0;
    constexpr uint32_t M0PR_Msk = M0PR::mask;

    /// Master 1 Priority
    /// Position: 4, Width: 2
    /// Access: read-write
    using M1PR = BitField<4, 2>;
    constexpr uint32_t M1PR_Pos = 4;
    constexpr uint32_t M1PR_Msk = M1PR::mask;

    /// Master 2 Priority
    /// Position: 8, Width: 2
    /// Access: read-write
    using M2PR = BitField<8, 2>;
    constexpr uint32_t M2PR_Pos = 8;
    constexpr uint32_t M2PR_Msk = M2PR::mask;

    /// Master 3 Priority
    /// Position: 12, Width: 2
    /// Access: read-write
    using M3PR = BitField<12, 2>;
    constexpr uint32_t M3PR_Pos = 12;
    constexpr uint32_t M3PR_Msk = M3PR::mask;

    /// Master 4 Priority
    /// Position: 16, Width: 2
    /// Access: read-write
    using M4PR = BitField<16, 2>;
    constexpr uint32_t M4PR_Pos = 16;
    constexpr uint32_t M4PR_Msk = M4PR::mask;

    /// Master 5 Priority
    /// Position: 20, Width: 2
    /// Access: read-write
    using M5PR = BitField<20, 2>;
    constexpr uint32_t M5PR_Pos = 20;
    constexpr uint32_t M5PR_Msk = M5PR::mask;

}  // namespace matrix_pras1

/// MATRIX_PRAS2 - Priority Register A for Slave 2
namespace matrix_pras2 {
    /// Master 0 Priority
    /// Position: 0, Width: 2
    /// Access: read-write
    using M0PR = BitField<0, 2>;
    constexpr uint32_t M0PR_Pos = 0;
    constexpr uint32_t M0PR_Msk = M0PR::mask;

    /// Master 1 Priority
    /// Position: 4, Width: 2
    /// Access: read-write
    using M1PR = BitField<4, 2>;
    constexpr uint32_t M1PR_Pos = 4;
    constexpr uint32_t M1PR_Msk = M1PR::mask;

    /// Master 2 Priority
    /// Position: 8, Width: 2
    /// Access: read-write
    using M2PR = BitField<8, 2>;
    constexpr uint32_t M2PR_Pos = 8;
    constexpr uint32_t M2PR_Msk = M2PR::mask;

    /// Master 3 Priority
    /// Position: 12, Width: 2
    /// Access: read-write
    using M3PR = BitField<12, 2>;
    constexpr uint32_t M3PR_Pos = 12;
    constexpr uint32_t M3PR_Msk = M3PR::mask;

    /// Master 4 Priority
    /// Position: 16, Width: 2
    /// Access: read-write
    using M4PR = BitField<16, 2>;
    constexpr uint32_t M4PR_Pos = 16;
    constexpr uint32_t M4PR_Msk = M4PR::mask;

    /// Master 5 Priority
    /// Position: 20, Width: 2
    /// Access: read-write
    using M5PR = BitField<20, 2>;
    constexpr uint32_t M5PR_Pos = 20;
    constexpr uint32_t M5PR_Msk = M5PR::mask;

}  // namespace matrix_pras2

/// MATRIX_PRAS3 - Priority Register A for Slave 3
namespace matrix_pras3 {
    /// Master 0 Priority
    /// Position: 0, Width: 2
    /// Access: read-write
    using M0PR = BitField<0, 2>;
    constexpr uint32_t M0PR_Pos = 0;
    constexpr uint32_t M0PR_Msk = M0PR::mask;

    /// Master 1 Priority
    /// Position: 4, Width: 2
    /// Access: read-write
    using M1PR = BitField<4, 2>;
    constexpr uint32_t M1PR_Pos = 4;
    constexpr uint32_t M1PR_Msk = M1PR::mask;

    /// Master 2 Priority
    /// Position: 8, Width: 2
    /// Access: read-write
    using M2PR = BitField<8, 2>;
    constexpr uint32_t M2PR_Pos = 8;
    constexpr uint32_t M2PR_Msk = M2PR::mask;

    /// Master 3 Priority
    /// Position: 12, Width: 2
    /// Access: read-write
    using M3PR = BitField<12, 2>;
    constexpr uint32_t M3PR_Pos = 12;
    constexpr uint32_t M3PR_Msk = M3PR::mask;

    /// Master 4 Priority
    /// Position: 16, Width: 2
    /// Access: read-write
    using M4PR = BitField<16, 2>;
    constexpr uint32_t M4PR_Pos = 16;
    constexpr uint32_t M4PR_Msk = M4PR::mask;

    /// Master 5 Priority
    /// Position: 20, Width: 2
    /// Access: read-write
    using M5PR = BitField<20, 2>;
    constexpr uint32_t M5PR_Pos = 20;
    constexpr uint32_t M5PR_Msk = M5PR::mask;

}  // namespace matrix_pras3

/// MATRIX_PRAS4 - Priority Register A for Slave 4
namespace matrix_pras4 {
    /// Master 0 Priority
    /// Position: 0, Width: 2
    /// Access: read-write
    using M0PR = BitField<0, 2>;
    constexpr uint32_t M0PR_Pos = 0;
    constexpr uint32_t M0PR_Msk = M0PR::mask;

    /// Master 1 Priority
    /// Position: 4, Width: 2
    /// Access: read-write
    using M1PR = BitField<4, 2>;
    constexpr uint32_t M1PR_Pos = 4;
    constexpr uint32_t M1PR_Msk = M1PR::mask;

    /// Master 2 Priority
    /// Position: 8, Width: 2
    /// Access: read-write
    using M2PR = BitField<8, 2>;
    constexpr uint32_t M2PR_Pos = 8;
    constexpr uint32_t M2PR_Msk = M2PR::mask;

    /// Master 3 Priority
    /// Position: 12, Width: 2
    /// Access: read-write
    using M3PR = BitField<12, 2>;
    constexpr uint32_t M3PR_Pos = 12;
    constexpr uint32_t M3PR_Msk = M3PR::mask;

    /// Master 4 Priority
    /// Position: 16, Width: 2
    /// Access: read-write
    using M4PR = BitField<16, 2>;
    constexpr uint32_t M4PR_Pos = 16;
    constexpr uint32_t M4PR_Msk = M4PR::mask;

    /// Master 5 Priority
    /// Position: 20, Width: 2
    /// Access: read-write
    using M5PR = BitField<20, 2>;
    constexpr uint32_t M5PR_Pos = 20;
    constexpr uint32_t M5PR_Msk = M5PR::mask;

}  // namespace matrix_pras4

/// MATRIX_PRAS5 - Priority Register A for Slave 5
namespace matrix_pras5 {
    /// Master 0 Priority
    /// Position: 0, Width: 2
    /// Access: read-write
    using M0PR = BitField<0, 2>;
    constexpr uint32_t M0PR_Pos = 0;
    constexpr uint32_t M0PR_Msk = M0PR::mask;

    /// Master 1 Priority
    /// Position: 4, Width: 2
    /// Access: read-write
    using M1PR = BitField<4, 2>;
    constexpr uint32_t M1PR_Pos = 4;
    constexpr uint32_t M1PR_Msk = M1PR::mask;

    /// Master 2 Priority
    /// Position: 8, Width: 2
    /// Access: read-write
    using M2PR = BitField<8, 2>;
    constexpr uint32_t M2PR_Pos = 8;
    constexpr uint32_t M2PR_Msk = M2PR::mask;

    /// Master 3 Priority
    /// Position: 12, Width: 2
    /// Access: read-write
    using M3PR = BitField<12, 2>;
    constexpr uint32_t M3PR_Pos = 12;
    constexpr uint32_t M3PR_Msk = M3PR::mask;

    /// Master 4 Priority
    /// Position: 16, Width: 2
    /// Access: read-write
    using M4PR = BitField<16, 2>;
    constexpr uint32_t M4PR_Pos = 16;
    constexpr uint32_t M4PR_Msk = M4PR::mask;

    /// Master 5 Priority
    /// Position: 20, Width: 2
    /// Access: read-write
    using M5PR = BitField<20, 2>;
    constexpr uint32_t M5PR_Pos = 20;
    constexpr uint32_t M5PR_Msk = M5PR::mask;

}  // namespace matrix_pras5

/// MATRIX_PRAS6 - Priority Register A for Slave 6
namespace matrix_pras6 {
    /// Master 0 Priority
    /// Position: 0, Width: 2
    /// Access: read-write
    using M0PR = BitField<0, 2>;
    constexpr uint32_t M0PR_Pos = 0;
    constexpr uint32_t M0PR_Msk = M0PR::mask;

    /// Master 1 Priority
    /// Position: 4, Width: 2
    /// Access: read-write
    using M1PR = BitField<4, 2>;
    constexpr uint32_t M1PR_Pos = 4;
    constexpr uint32_t M1PR_Msk = M1PR::mask;

    /// Master 2 Priority
    /// Position: 8, Width: 2
    /// Access: read-write
    using M2PR = BitField<8, 2>;
    constexpr uint32_t M2PR_Pos = 8;
    constexpr uint32_t M2PR_Msk = M2PR::mask;

    /// Master 3 Priority
    /// Position: 12, Width: 2
    /// Access: read-write
    using M3PR = BitField<12, 2>;
    constexpr uint32_t M3PR_Pos = 12;
    constexpr uint32_t M3PR_Msk = M3PR::mask;

    /// Master 4 Priority
    /// Position: 16, Width: 2
    /// Access: read-write
    using M4PR = BitField<16, 2>;
    constexpr uint32_t M4PR_Pos = 16;
    constexpr uint32_t M4PR_Msk = M4PR::mask;

    /// Master 5 Priority
    /// Position: 20, Width: 2
    /// Access: read-write
    using M5PR = BitField<20, 2>;
    constexpr uint32_t M5PR_Pos = 20;
    constexpr uint32_t M5PR_Msk = M5PR::mask;

}  // namespace matrix_pras6

/// MATRIX_PRAS7 - Priority Register A for Slave 7
namespace matrix_pras7 {
    /// Master 0 Priority
    /// Position: 0, Width: 2
    /// Access: read-write
    using M0PR = BitField<0, 2>;
    constexpr uint32_t M0PR_Pos = 0;
    constexpr uint32_t M0PR_Msk = M0PR::mask;

    /// Master 1 Priority
    /// Position: 4, Width: 2
    /// Access: read-write
    using M1PR = BitField<4, 2>;
    constexpr uint32_t M1PR_Pos = 4;
    constexpr uint32_t M1PR_Msk = M1PR::mask;

    /// Master 2 Priority
    /// Position: 8, Width: 2
    /// Access: read-write
    using M2PR = BitField<8, 2>;
    constexpr uint32_t M2PR_Pos = 8;
    constexpr uint32_t M2PR_Msk = M2PR::mask;

    /// Master 3 Priority
    /// Position: 12, Width: 2
    /// Access: read-write
    using M3PR = BitField<12, 2>;
    constexpr uint32_t M3PR_Pos = 12;
    constexpr uint32_t M3PR_Msk = M3PR::mask;

    /// Master 4 Priority
    /// Position: 16, Width: 2
    /// Access: read-write
    using M4PR = BitField<16, 2>;
    constexpr uint32_t M4PR_Pos = 16;
    constexpr uint32_t M4PR_Msk = M4PR::mask;

    /// Master 5 Priority
    /// Position: 20, Width: 2
    /// Access: read-write
    using M5PR = BitField<20, 2>;
    constexpr uint32_t M5PR_Pos = 20;
    constexpr uint32_t M5PR_Msk = M5PR::mask;

}  // namespace matrix_pras7

/// MATRIX_PRAS8 - Priority Register A for Slave 8
namespace matrix_pras8 {
    /// Master 0 Priority
    /// Position: 0, Width: 2
    /// Access: read-write
    using M0PR = BitField<0, 2>;
    constexpr uint32_t M0PR_Pos = 0;
    constexpr uint32_t M0PR_Msk = M0PR::mask;

    /// Master 1 Priority
    /// Position: 4, Width: 2
    /// Access: read-write
    using M1PR = BitField<4, 2>;
    constexpr uint32_t M1PR_Pos = 4;
    constexpr uint32_t M1PR_Msk = M1PR::mask;

    /// Master 2 Priority
    /// Position: 8, Width: 2
    /// Access: read-write
    using M2PR = BitField<8, 2>;
    constexpr uint32_t M2PR_Pos = 8;
    constexpr uint32_t M2PR_Msk = M2PR::mask;

    /// Master 3 Priority
    /// Position: 12, Width: 2
    /// Access: read-write
    using M3PR = BitField<12, 2>;
    constexpr uint32_t M3PR_Pos = 12;
    constexpr uint32_t M3PR_Msk = M3PR::mask;

    /// Master 4 Priority
    /// Position: 16, Width: 2
    /// Access: read-write
    using M4PR = BitField<16, 2>;
    constexpr uint32_t M4PR_Pos = 16;
    constexpr uint32_t M4PR_Msk = M4PR::mask;

    /// Master 5 Priority
    /// Position: 20, Width: 2
    /// Access: read-write
    using M5PR = BitField<20, 2>;
    constexpr uint32_t M5PR_Pos = 20;
    constexpr uint32_t M5PR_Msk = M5PR::mask;

}  // namespace matrix_pras8

/// MATRIX_MRCR - Master Remap Control Register
namespace matrix_mrcr {
    /// Remap Command Bit for AHB Master 0
    /// Position: 0, Width: 1
    /// Access: read-write
    using RCB0 = BitField<0, 1>;
    constexpr uint32_t RCB0_Pos = 0;
    constexpr uint32_t RCB0_Msk = RCB0::mask;

    /// Remap Command Bit for AHB Master 1
    /// Position: 1, Width: 1
    /// Access: read-write
    using RCB1 = BitField<1, 1>;
    constexpr uint32_t RCB1_Pos = 1;
    constexpr uint32_t RCB1_Msk = RCB1::mask;

    /// Remap Command Bit for AHB Master 2
    /// Position: 2, Width: 1
    /// Access: read-write
    using RCB2 = BitField<2, 1>;
    constexpr uint32_t RCB2_Pos = 2;
    constexpr uint32_t RCB2_Msk = RCB2::mask;

    /// Remap Command Bit for AHB Master 3
    /// Position: 3, Width: 1
    /// Access: read-write
    using RCB3 = BitField<3, 1>;
    constexpr uint32_t RCB3_Pos = 3;
    constexpr uint32_t RCB3_Msk = RCB3::mask;

    /// Remap Command Bit for AHB Master 4
    /// Position: 4, Width: 2
    /// Access: read-write
    using RCB4 = BitField<4, 2>;
    constexpr uint32_t RCB4_Pos = 4;
    constexpr uint32_t RCB4_Msk = RCB4::mask;

    /// Remap Command Bit for AHB Master 5
    /// Position: 6, Width: 1
    /// Access: read-write
    using RCB5 = BitField<6, 1>;
    constexpr uint32_t RCB5_Pos = 6;
    constexpr uint32_t RCB5_Msk = RCB5::mask;

}  // namespace matrix_mrcr

/// CCFG_SYSIO - System I/O Configuration register
namespace ccfg_sysio {
    /// PC0 or ERASE Assignment
    /// Position: 12, Width: 1
    /// Access: read-write
    using SYSIO12 = BitField<12, 1>;
    constexpr uint32_t SYSIO12_Pos = 12;
    constexpr uint32_t SYSIO12_Msk = SYSIO12::mask;

}  // namespace ccfg_sysio

/// MATRIX_WPMR - Write Protect Mode Register
namespace matrix_wpmr {
    /// Write Protect ENable
    /// Position: 0, Width: 1
    /// Access: read-write
    using WPEN = BitField<0, 1>;
    constexpr uint32_t WPEN_Pos = 0;
    constexpr uint32_t WPEN_Msk = WPEN::mask;

    /// Write Protect KEY (Write-only)
    /// Position: 8, Width: 24
    /// Access: read-write
    using WPKEY = BitField<8, 24>;
    constexpr uint32_t WPKEY_Pos = 8;
    constexpr uint32_t WPKEY_Msk = WPKEY::mask;

}  // namespace matrix_wpmr

/// MATRIX_WPSR - Write Protect Status Register
namespace matrix_wpsr {
    /// Write Protect Violation Status
    /// Position: 0, Width: 1
    /// Access: read-only
    using WPVS = BitField<0, 1>;
    constexpr uint32_t WPVS_Pos = 0;
    constexpr uint32_t WPVS_Msk = WPVS::mask;

    /// Write Protect Violation Source
    /// Position: 8, Width: 16
    /// Access: read-only
    using WPVSRC = BitField<8, 16>;
    constexpr uint32_t WPVSRC_Pos = 8;
    constexpr uint32_t WPVSRC_Msk = WPVSRC::mask;

}  // namespace matrix_wpsr

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::matrix
