gpasm-2.0.0_beta2 (Nov  6 2017)_divslong.asm      2017-11-14  18:37:41         PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : SinoMCU ANSI-C Compiler
                      00003 ; Version 1.0.0 (Sep 28 2017) (MINGW32)
                      00004 ; This file was generated Tue Nov 14 18:37:41 2017
                      00005 ;--------------------------------------------------------
                      00006 ; MC30/MC32 port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../libsdcc/_divslong.c"
                      00009         list    p=3221
                      00010         radix dec
                      00011         include "3221.inc"
                      00001 
                      00002 ;==========================================================================
                      00003 ;
                      00004 ;       Revision History
                      00005 ;
                      00006 ;==========================================================================
                      00007 
                      00008 ;Rev:   Date:    Reason:
                      00009 
                      00010 ;1.00   12/06/21 Initial Release
                      00011 
                      00012 ;==========================================================================
                      00013 ;
                      00014 ;       Register Definitions
                      00015 ;
                      00016 ;==========================================================================
                      00017 
                      00018 ;W                            EQU     H'0000'
                      00019 ;F                            EQU     H'0001'
                      00020 
                      00021 ;----- Register Files------------------------------------------------------
  00000180            00022 INDF0              EQU     0x180
  00000181            00023 INDF1                    EQU       0x181
  00000182            00024 INDF2                    EQU       0x182
  00000183            00025 HIBYTE           EQU       0x183        
  00000184            00026 FSR0                     EQU       0x184
  00000185            00027 FSR1                     EQU       0x185
  00000186            00028 PCL                        EQU     0x186
  00000187            00029 PFLAG                    EQU       0x187
                      00030 ;----0x188
  00000188            00031 MCR                        EQU     0x188
  00000189            00032 INDF3                    EQU       0x189
  0000018A            00033 INTE                     EQU       0x18a
  0000018B            00034 INTF                     EQU       0x18b                
                      00035 ;----0x190
  00000190            00036 IOP0                     EQU     0x190
  00000191            00037 OEP0       EQU     0x191
  00000192            00038 PUP0       EQU     0x192    
  00000193            00039 ANSEL      EQU     0x193
  00000194            00040 IOP1       EQU     0x194               
  00000195            00041 OEP1       EQU     0x195             
  00000196            00042 PUP1       EQU     0x196
  00000197            00043 KBCR       EQU     0x197              
                      00044 ;-----0x1a0
  000001A0            00045 T0CR                     EQU     0x1a0
  000001A1            00046 T0CNT      EQU     0x1a1             
  000001A2            00047 T0LOAD     EQU     0x1a2             
  000001A3            00048 T0DATA     EQU     0x1a3             
  000001A4            00049 T1CR       EQU     0x1a4             
  000001A5            00050 T1CNT      EQU     0x1a5             
  000001A6            00051 T1LOAD     EQU     0x1a6             
  000001A7            00052 T1DATA     EQU     0x1a7             
                      00053 ;-----0x1a8
  000001AE            00054 OSCM       EQU     0x1ae
  000001AF            00055 LVDCR      EQU     0x1af                           
                      00056 ;-----0x1b0
  000001B0            00057 ADCR0                    EQU     0x1b0
  000001B1            00058 ADCR1      EQU     0x1b1             
  000001B4            00059 ADRH       EQU     0x1b4                               
  000001B5            00060 ADRL       EQU     0x1b5          
                      00061 ;----0x1f8                 
  000001FB            00062 OSCCAL           EQU       0x1fb
                      00063 
                      00064 #define         STATUS          PFLAG
                      00065 #define         INDF              INDF0
                      00066 #define         FSR                 FSR0
                      00067 #define         P0HCON          PUP0
                      00068 #define         P1HCON          PUP1
                      00069 #define         INTECON         INTE
                      00070 #define         INTFLAG   INTF
                      00071 
                      00072 ;INDF0 
                      00073 #define         INDF07          INDF0,7
                      00074 #define         INDF06          INDF0,6
                      00075 #define         INDF05          INDF0,5
                      00076 #define         INDF04          INDF0,4
                      00077 #define         INDF03          INDF0,3
                      00078 #define         INDF02          INDF0,2
                      00079 #define         INDF01          INDF0,1
                      00080 #define         INDF00          INDF0,0 
                      00081 
                      00082 ;INDF1 
                      00083 #define         INDF17          INDF1,7
                      00084 #define         INDF16          INDF1,6
                      00085 #define         INDF15          INDF1,5
                      00086 #define         INDF14          INDF1,4
                      00087 #define         INDF13          INDF1,3
                      00088 #define         INDF12          INDF1,2
                      00089 #define         INDF11          INDF1,1
                      00090 #define         INDF10          INDF1,0
                      00091 
                      00092 ;INDF2 
                      00093 #define         INDF27          INDF2,7
                      00094 #define         INDF26          INDF2,6
                      00095 #define         INDF25          INDF2,5
                      00096 #define         INDF24          INDF2,4
                      00097 #define         INDF23          INDF2,3
                      00098 #define         INDF22          INDF2,2
                      00099 #define         INDF21          INDF2,1
                      00100 #define         INDF20          INDF2,0 
                      00101 
                      00102 ;HIBYTE
                      00103 #define         HIBYTE7         HIBYTE,7
                      00104 #define         HIBYTE6         HIBYTE,6
                      00105 #define         HIBYTE5         HIBYTE,5
                      00106 #define         HIBYTE4         HIBYTE,4
                      00107 #define         HIBYTE3         HIBYTE,3
                      00108 #define         HIBYTE2         HIBYTE,2
                      00109 #define         HIBYTE1         HIBYTE,1
                      00110 #define         HIBYTE0         HIBYTE,0
                      00111 
                      00112 ;FSR0 
                      00113 #define         FSR07           FSR0,7
                      00114 #define         FSR06           FSR0,6
                      00115 #define         FSR05           FSR0,5
                      00116 #define         FSR04           FSR0,4
                      00117 #define         FSR03           FSR0,3
                      00118 #define         FSR02           FSR0,2
                      00119 #define         FSR01           FSR0,1
                      00120 #define         FSR00           FSR0,0 
                      00121 
                      00122 ;FSR1
                      00123 #define         FSR17           FSR1,7
                      00124 #define         FSR16           FSR1,6
                      00125 #define         FSR15           FSR1,5
                      00126 #define         FSR14           FSR1,4
                      00127 #define         FSR13           FSR1,3
                      00128 #define         FSR12           FSR1,2
                      00129 #define         FSR11           FSR1,1
                      00130 #define         FSR10           FSR1,0
                      00131 
                      00132 ;PCL 
                      00133 #define         PC7             PCL,7
                      00134 #define         PC6             PCL,6
                      00135 #define         PC5             PCL,5
                      00136 #define         PC4             PCL,4
                      00137 #define         PC3             PCL,3
                      00138 #define         PC2             PCL,2
                      00139 #define         PC1             PCL,1
                      00140 #define         PC0             PCL,0   
                      00141 
                      00142 ;----- STATUS Bits --------------------------
                      00143 #define Z         STATUS,2
                      00144 #define DC      STATUS,1
                      00145 #define C         STATUS,0
                      00146 
                      00147 ;----- MCR Bits --------------------------
                      00148 #define GIE         MCR,7
                      00149 #define TO          MCR,5
                      00150 #define PD          MCR,4
                      00151 #define MINT11  MCR,3
                      00152 #define MINT10  MCR,2
                      00153 #define MINT01  MCR,1
                      00154 #define MINT00  MCR,0
                      00155 
                      00156 ;INDF3 
                      00157 #define         INDF37          INDF3,7
                      00158 #define         INDF36          INDF3,6
                      00159 #define         INDF35          INDF3,5
                      00160 #define         INDF34          INDF3,4
                      00161 #define         INDF33          INDF3,3
                      00162 #define         INDF32          INDF3,2
                      00163 #define         INDF31          INDF3,1
                      00164 #define         INDF30          INDF3,0 
                      00165 
                      00166 ;----- INTE Bits --------------------------
                      00167 #define ADIE      INTE,6
                      00168 #define KBIE      INTE,4
                      00169 #define INT1IE  INTE,3
                      00170 #define INT0IE  INTE,2
                      00171 #define T1IE      INTE,1
                      00172 #define T0IE      INTE,0
                      00173 
                      00174 ;----- INTF Bits --------------------------
                      00175 #define ADIF      INTF,6
                      00176 #define KBIF      INTF,4
                      00177 #define INT1IF  INTF,3
                      00178 #define INT0IF  INTF,2
                      00179 #define T1IF      INTF,1
                      00180 #define T0IF      INTF,0
                      00181 
                      00182 ;IOP0
                      00183 #define         P04D            IOP0,4
                      00184 #define         P03D            IOP0,3
                      00185 #define         P02D            IOP0,2
                      00186 #define         P01D            IOP0,1
                      00187 #define         P00D              IOP0,0
                      00188 
                      00189 ;OEP0
                      00190 #define         P04OE           OEP0,4
                      00191 #define         P03OE           OEP0,3
                      00192 #define         P02OE           OEP0,2
                      00193 #define         P01OE           OEP0,1
                      00194 #define         P00OE           OEP0,0
                      00195 
                      00196 ;PUP0
                      00197 #define         P04PU           PUP0,4
                      00198 #define         P03PU           PUP0,3
                      00199 #define         P02PU           PUP0,2
                      00200 #define         P01PU           PUP0,1
                      00201 #define         P00PU           PUP0,0
                      00202 
                      00203 ;ANSEL
                      00204 #define         P13ANS          ANSEL,6
                      00205 #define         P12ANS          ANSEL,5
                      00206 #define         P04ANS          ANSEL,4
                      00207 #define         P03ANS          ANSEL,3
                      00208 #define         P02ANS          ANSEL,2
                      00209 #define         P01ANS          ANSEL,1
                      00210 #define         P00ANS          ANSEL,0
                      00211 
                      00212 ;IOP1
                      00213 #define         P16D            IOP1,6
                      00214 #define         P15D            IOP1,5
                      00215 #define         P14D              IOP1,4
                      00216 #define         P13D            IOP1,3
                      00217 #define         P12D            IOP1,2
                      00218 #define         P11D            IOP1,1
                      00219 #define         P10D              IOP1,0
                      00220 
                      00221 ;OEP1
                      00222 #define         P16OE           OEP1,6
                      00223 #define         P15OE           OEP1,5
                      00224 #define         P14OE           OEP1,4
                      00225 #define         P13OE           OEP1,3
                      00226 #define         P12OE           OEP1,2
                      00227 #define         P11OE           OEP1,1
                      00228 #define         P10OE           OEP1,0
                      00229 
                      00230 ;PUP1
                      00231 #define         P16PU           PUP1,6
                      00232 #define         P15PU           PUP1,5
                      00233 #define         P14PU           PUP1,4
                      00234 #define         P13PU           PUP1,3
                      00235 #define         P12PU           PUP1,2
                      00236 #define         P11PU           PUP1,1
                      00237 #define         P10PU           PUP1,0
                      00238 
                      00239 ;KBCR
                      00240 #define         KBCR6           KBCR,6
                      00241 #define         KBCR5           KBCR,5
                      00242 #define         KBCR4           KBCR,4
                      00243 #define         KBCR3           KBCR,3
                      00244 #define         KBCR2           KBCR,2
                      00245 #define         KBCR1           KBCR,1
                      00246 #define         KBCR0           KBCR,0
                      00247 
                      00248 ;----- T0CR  Bits ----------------
                      00249 #define TC0EN     T0CR,7
                      00250 #define PWM0OE  T0CR,6
                      00251 #define BUZ0OE  T0CR,5
                      00252 #define T0PTS1  T0CR,4
                      00253 #define T0PTS0  T0CR,3
                      00254 #define T0PR2     T0CR,2
                      00255 #define T0PR1     T0CR,1
                      00256 #define T0PR0     T0CR,0
                      00257 
                      00258 ;T0CNT
                      00259 #define         T0C7            T0CNT,7
                      00260 #define         T0C6            T0CNT,6
                      00261 #define         T0C5            T0CNT,5
                      00262 #define         T0C4            T0CNT,4
                      00263 #define         T0C3            T0CNT,3
                      00264 #define         T0C2            T0CNT,2
                      00265 #define         T0C1            T0CNT,1
                      00266 #define         T0C0            T0CNT,0
                      00267 
                      00268 ;T0LOAD
                      00269 #define         T0LOAD7         T0LOAD,7
                      00270 #define         T0LOAD6         T0LOAD,6
                      00271 #define         T0LOAD5         T0LOAD,5
                      00272 #define         T0LOAD4         T0LOAD,4
                      00273 #define         T0LOAD3         T0LOAD,3
                      00274 #define         T0LOAD2         T0LOAD,2
                      00275 #define         T0LOAD1         T0LOAD,1
                      00276 #define         T0LOAD0         T0LOAD,0
                      00277 
                      00278 ;T0DATA
                      00279 #define         T0DATA7         T0DATA,7
                      00280 #define         T0DATA6         T0DATA,6
                      00281 #define         T0DATA5         T0DATA,5
                      00282 #define         T0DATA4         T0DATA,4
                      00283 #define         T0DATA3         T0DATA,3
                      00284 #define         T0DATA2         T0DATA,2
                      00285 #define         T0DATA1         T0DATA,1
                      00286 #define         T0DATA0         T0DATA,0
                      00287 
                      00288 ;----- T1CR  Bits ----------------
                      00289 #define TC1EN     T1CR,7
                      00290 #define PWM1OE  T1CR,6
                      00291 #define BUZ1OE  T1CR,5
                      00292 #define T1PTS1  T1CR,4
                      00293 #define T1PTS0  T1CR,3
                      00294 #define T1PR2   T1CR,2
                      00295 #define T1PR1   T1CR,1
                      00296 #define T1PR0   T1CR,0
                      00297 
                      00298 ;T1CNT
                      00299 #define         T1C7            T1CNT,7
                      00300 #define         T1C6            T1CNT,6
                      00301 #define         T1C5            T1CNT,5
                      00302 #define         T1C4            T1CNT,4
                      00303 #define         T1C3            T1CNT,3
                      00304 #define         T1C2            T1CNT,2
                      00305 #define         T1C1            T1CNT,1
                      00306 #define         T1C0            T1CNT,0
                      00307 
                      00308 ;T1LOAD
                      00309 #define         T1LOAD7         T1LOAD,7
                      00310 #define         T1LOAD6         T1LOAD,6
                      00311 #define         T1LOAD5         T1LOAD,5
                      00312 #define         T1LOAD4         T1LOAD,4
                      00313 #define         T1LOAD3         T1LOAD,3
                      00314 #define         T1LOAD2         T1LOAD,2
                      00315 #define         T1LOAD1         T1LOAD,1
                      00316 #define         T1LOAD0         T1LOAD,0
                      00317 
                      00318 ;T1DATA
                      00319 #define         T1DATA7         T1DATA,7
                      00320 #define         T1DATA6         T1DATA,6
                      00321 #define         T1DATA5         T1DATA,5
                      00322 #define         T1DATA4         T1DATA,4
                      00323 #define         T1DATA3         T1DATA,3
                      00324 #define         T1DATA2         T1DATA,2
                      00325 #define         T1DATA1         T1DATA,1
                      00326 #define         T1DATA0         T1DATA,0
                      00327 
                      00328 ;----- OSCM  Bits ----------------
                      00329 #define STBL    OSCM,5
                      00330 #define STBH    OSCM,4
                      00331 #define CLKS    OSCM,2
                      00332 #define LFEN    OSCM,1
                      00333 #define HFEN    OSCM,0
                      00334 
                      00335 ;-----  LVDCR Bits -------
                      00336 #define LVDEN   PLVDCR,7
                      00337 #define LVDS2   PLVDCR,6
                      00338 #define LVDS1   PLVDCR,5
                      00339 #define LVDS0   PLVDCR,4
                      00340 #define LVDF    PLVDCR,0
                      00341 
                      00342 ;---- ADCR0 Bits -----------------
                      00343 #define ADCHS3  ADCR0,7
                      00344 #define ADCHS2  ADCR0,6
                      00345 #define ADCHS1  ADCR0,5
                      00346 #define ADCHS0  ADCR0,4
                      00347 #define ADCKS1  ADCR0,3
                      00348 #define ADCKS0  ADCR0,2
                      00349 #define ADEOC     ADCR0,1
                      00350 #define ADON      ADCR0,0
                      00351 
                      00352 ;---- ADCR1 Bits -----------------
                      00353 #define VRS2    ADCR1,2
                      00354 #define VRS1      ADCR1,1
                      00355 #define VRS0      ADCR1,0
                      00356 
                      00357 ;ADRH
                      00358 #define         ADR11           ADRH,7
                      00359 #define         ADR10           ADRH,6
                      00360 #define         ADR9            ADRH,5
                      00361 #define         ADR8            ADRH,4
                      00362 #define         ADR7            ADRH,3
                      00363 #define         ADR6            ADRH,2
                      00364 #define         ADR5            ADRH,1
                      00365 #define         ADR4            ADRH,0
                      00366 
                      00367 ;ADRL
                      00368 #define         ADR3            ADRL,3
                      00369 #define         ADR2            ADRL,2
                      00370 #define         ADR1            ADRL,1
                      00371 #define         ADR0            ADRL,0
                      00372 
                      00373 ;OSCCAL
                      00374 #define         OSCCAL7         OSCCAL,7
                      00375 #define         OSCCAL6         OSCCAL,6
                      00376 #define         OSCCAL5         OSCCAL,5
                      00377 #define         OSCCAL4         OSCCAL,4
                      00378 #define         OSCCAL3         OSCCAL,3
                      00379 #define         OSCCAL2         OSCCAL,2
                      00380 #define         OSCCAL1         OSCCAL,1
                      00381 #define         OSCCAL0         OSCCAL,0
                      00382 
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015         extern  __divulong
                      00016 
                      00017         extern STK06
                      00018         extern STK05
                      00019         extern STK04
                      00020         extern STK03
                      00021         extern STK02
                      00022         extern STK01
                      00023         extern STK00
                      00024 ;--------------------------------------------------------
                      00025 ; global declarations
                      00026 ;--------------------------------------------------------
                      00027         global  __divslong
                      00028 
                      00029 ;--------------------------------------------------------
                      00030 ; global definitions
                      00031 ;--------------------------------------------------------
                      00032 ;--------------------------------------------------------
                      00033 ; absolute symbol definitions
                      00034 ;--------------------------------------------------------
                      00035 ;--------------------------------------------------------
                      00036 ; compiler-defined variables
                      00037 ;--------------------------------------------------------
                      00038 UDL__divslong_0 udata
0000                  00039 r0x1003 res     1
0000                  00040 r0x1002 res     1
0001                  00041 r0x1001 res     1
0001                  00042 r0x1000 res     1
0002                  00043 r0x1007 res     1
0002                  00044 r0x1006 res     1
0003                  00045 r0x1005 res     1
0003                  00046 r0x1004 res     1
0004                  00047 r0x1008 res     1
0004                  00048 r0x1009 res     1
0005                  00049 r0x100A res     1
0005                  00050 r0x100B res     1
0006                  00051 r0x100C res     1
0006                  00052 r0x100D res     1
0007                  00053 r0x100E res     1
0007                  00054 r0x100F res     1
0008                  00055 r0x1010 res     1
0008                  00056 r0x1011 res     1
0009                  00057 r0x1012 res     1
0009                  00058 r0x1013 res     1
                      00059 ;--------------------------------------------------------
                      00060 ; initialized data
                      00061 ;--------------------------------------------------------
                      00062 
                      00063 ;@Allocation info for local variables in function '_divslong'
                      00064 ;@_divslong _divulong                 Allocated to registers ;size:2
                      00065 ;@_divslong b                         Allocated to registers r0x1007 r0x1006 r0x1005 r0x1004 ;size:4
                      00066 ;@_divslong a                         Allocated to registers r0x1003 r0x1002 r0x1001 r0x1000 ;size:4
                      00067 ;@end Allocation info for local variables in function '_divslong';
                      00068 
                      00069 ;--------------------------------------------------------
                      00070 ; overlayable items in internal ram 
                      00071 ;--------------------------------------------------------
                      00072 ;       udata_ovr
                      00073 ;--------------------------------------------------------
                      00074 ; code
                      00075 ;--------------------------------------------------------
                      00076 code__divslong  code
                      00077 ;***
                      00078 ;  pBlock Stats: dbName = C
                      00079 ;***
                      00080 ;entry:  __divslong     ;Function start
                      00081 ; 2 exit points
                      00082 ;has an exit
                      00083 ;functions called:
                      00084 ;   __divulong
                      00085 ;   __divulong
                      00086 ;   __divulong
                      00087 ;   __divulong
                      00088 ;   __divulong
                      00089 ;   __divulong
                      00090 ;   __divulong
                      00091 ;   __divulong
                      00092 ;27 compiler assigned registers:
                      00093 ;   r0x1000
                      00094 ;   STK00
                      00095 ;   r0x1001
                      00096 ;   STK01
                      00097 ;   r0x1002
                      00098 ;   STK02
                      00099 ;   r0x1003
                      00100 ;   STK03
                      00101 ;   r0x1004
                      00102 ;   STK04
                      00103 ;   r0x1005
                      00104 ;   STK05
                      00105 ;   r0x1006
                      00106 ;   STK06
                      00107 ;   r0x1007
                      00108 ;   r0x1008
                      00109 ;   r0x1009
                      00110 ;   r0x100A
                      00111 ;   r0x100B
                      00112 ;   r0x100C
                      00113 ;   r0x100D
                      00114 ;   r0x100E
                      00115 ;   r0x100F
                      00116 ;   r0x1010
                      00117 ;   r0x1011
                      00118 ;   r0x1012
                      00119 ;   r0x1013
                      00120 ;; Starting pCode block
                      00121 ;;[ICODE] ../libsdcc/_divslong.c:32:  _entry($11) :
                      00122 ;;[ICODE] ../libsdcc/_divslong.c:32:    proc __divslong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int function ( long-int fixed, long-int fixed) fixed}
0000                  00123 __divslong      ;Function start
                      00124 ; 2 exit points
                      00125 ;;[ICODE] ../libsdcc/_divslong.c:32: iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __divslong_a_1_2}[r0x1000 r0x1001 r0x1002 r0x1003 ] = recv __divslong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int function ( long-int fixed, long-int fixed) fixed}
                      00126 ;       .line   32; "../libsdcc/_divslong.c"    _divslong (long a, long b)
0000   5600           00127         MOVRA   r0x1000
0001   5800           00128         MOVAR   STK00
0002   5600           00129         MOVRA   r0x1001
0003   5800           00130         MOVAR   STK01
0004   5600           00131         MOVRA   r0x1002
0005   5800           00132         MOVAR   STK02
0006   5600           00133         MOVRA   r0x1003
                      00134 ;;[ICODE] ../libsdcc/_divslong.c:32: iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __divslong_b_1_2}[r0x1004 r0x1005 r0x1006 r0x1007 ] = recv __divslong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int function ( long-int fixed, long-int fixed) fixed}
0007   5800           00135         MOVAR   STK03
0008   5600           00136         MOVRA   r0x1004
0009   5800           00137         MOVAR   STK04
000A   5600           00138         MOVRA   r0x1005
000B   5800           00139         MOVAR   STK05
000C   5600           00140         MOVRA   r0x1006
000D   5800           00141         MOVAR   STK06
000E   5600           00142         MOVRA   r0x1007
                      00143 ;;[ICODE] ../libsdcc/_divslong.c:34:    iTemp2 [k6 lr5:6 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __divslong_a_1_2}[r0x1000 r0x1001 r0x1002 r0x1003 ] < 0x0 {long-int literal}
                      00144 ;;signed compare: left < lit(0x0=0), size=4, mask=ffffffff
                      00145 ;       .line   34; "../libsdcc/_divslong.c"    if (a < 0) {
000F   C187           00146         BSET    STATUS,0
0010   EE00           00147         JBSET   r0x1000,7
0011   D187           00148         BCLR    STATUS,0
0012   E187           00149         JBSET   STATUS,0
0013   A000           00150         GOTO    _00112_DS_
                      00151 ;;genSkipc:3194: created from rifx:00D5608C
                      00152 ;;[ICODE] ../libsdcc/_divslong.c:34:    if iTemp2 [k6 lr5:6 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_2($8)
                      00153 ;;[ICODE] ../libsdcc/_divslong.c:36:    iTemp3 [k7 lr7:8 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __divslong_b_1_2}[r0x1004 r0x1005 r0x1006 r0x1007 ] < 0x0 {long-int literal}
                      00154 ;;signed compare: left < lit(0x0=0), size=4, mask=ffffffff
                      00155 ;       .line   36; "../libsdcc/_divslong.c"    if (b < 0)
0014   C187           00156         BSET    STATUS,0
0015   EE00           00157         JBSET   r0x1004,7
0016   D187           00158         BCLR    STATUS,0
0017   E187           00159         JBSET   STATUS,0
0018   A000           00160         GOTO    _00106_DS_
                      00161 ;;genSkipc:3194: created from rifx:00D5608C
                      00162 ;;[ICODE] ../libsdcc/_divslong.c:36:    if iTemp3 [k7 lr7:8 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_0($2)
                      00163 ;;[ICODE] ../libsdcc/_divslong.c:37:    iTemp4 [k9 lr9:10 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int fixed}[r0x1008 r0x1009 r0x100A r0x100B ] = - iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __divslong_a_1_2}[r0x1000 r0x1001 r0x1002 r0x1003 ]
                      00164 ;       .line   37; "../libsdcc/_divslong.c"    return _divulong ((unsigned long)-a, (unsigned long)-b);
0019   7000           00165         COMAR   r0x1003
001A   5600           00166         MOVRA   r0x1008
001B   7000           00167         COMAR   r0x1002
001C   5600           00168         MOVRA   r0x1009
001D   7000           00169         COMAR   r0x1001
001E   5600           00170         MOVRA   r0x100A
001F   7000           00171         COMAR   r0x1000
0020   5600           00172         MOVRA   r0x100B
0021   6600           00173         INCR    r0x1008
0022   F587           00174         JBCLR   STATUS,2
0023   6600           00175         INCR    r0x1009
0024   F587           00176         JBCLR   STATUS,2
0025   6600           00177         INCR    r0x100A
0026   F587           00178         JBCLR   STATUS,2
0027   6600           00179         INCR    r0x100B
                      00180 ;;[ICODE] ../libsdcc/_divslong.c:37:    iTemp5 [k10 lr10:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-long-int fixed}[r0x100C r0x100D r0x100E r0x100F ] = (unsigned-long-int fixed)iTemp4 [k9 lr9:10 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int fixed}[r0x1008 r0x1009 r0x100A r0x100B ]
0028   5800           00181         MOVAR   r0x1008
0029   5600           00182         MOVRA   r0x100C
002A   5800           00183         MOVAR   r0x1009
002B   5600           00184         MOVRA   r0x100D
002C   5800           00185         MOVAR   r0x100A
002D   5600           00186         MOVRA   r0x100E
002E   5800           00187         MOVAR   r0x100B
002F   5600           00188         MOVRA   r0x100F
                      00189 ;;[ICODE] ../libsdcc/_divslong.c:37:    iTemp6 [k11 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int fixed}[r0x1008 r0x1009 r0x100A r0x100B ] = - iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __divslong_b_1_2}[r0x1004 r0x1005 r0x1006 r0x1007 ]
0030   7000           00190         COMAR   r0x1007
0031   5600           00191         MOVRA   r0x1008
0032   7000           00192         COMAR   r0x1006
0033   5600           00193         MOVRA   r0x1009
0034   7000           00194         COMAR   r0x1005
0035   5600           00195         MOVRA   r0x100A
0036   7000           00196         COMAR   r0x1004
0037   5600           00197         MOVRA   r0x100B
0038   6600           00198         INCR    r0x1008
0039   F587           00199         JBCLR   STATUS,2
003A   6600           00200         INCR    r0x1009
003B   F587           00201         JBCLR   STATUS,2
003C   6600           00202         INCR    r0x100A
003D   F587           00203         JBCLR   STATUS,2
003E   6600           00204         INCR    r0x100B
                      00205 ;;[ICODE] ../libsdcc/_divslong.c:37:    iTemp7 [k12 lr12:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1010 r0x1011 r0x1012 r0x1013 ] = (unsigned-long-int fixed)iTemp6 [k11 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int fixed}[r0x1008 r0x1009 r0x100A r0x100B ]
                      00206 ;;124   MOVAR   r0x1008
                      00207 ;;126   MOVAR   r0x1009
                      00208 ;;128   MOVAR   r0x100A
                      00209 ;;130   MOVAR   r0x100B
                      00210 ;;[ICODE] ../libsdcc/_divslong.c:37:    send iTemp5 [k10 lr10:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-long-int fixed}[r0x100C r0x100D r0x100E r0x100F ]{argreg = 1}
                      00211 ;;[ICODE] ../libsdcc/_divslong.c:37:    send iTemp7 [k12 lr12:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1010 r0x1011 r0x1012 r0x1013 ]{argreg = 1}
                      00212 ;;[ICODE] ../libsdcc/_divslong.c:37:    iTemp8 [k15 lr15:16 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-long-int fixed}[r0x1008 r0x1009 r0x100A r0x100B ] = call __divulong [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int function ( unsigned-long-int fixed, unsigned-long-int fixed) fixed}
                      00213 ;;123   MOVAR   r0x1010
003F   5800           00214         MOVAR   r0x1008
0040   5600           00215         MOVRA   r0x1010
0041   5600           00216         MOVRA   STK06
                      00217 ;;125   MOVAR   r0x1011
0042   5800           00218         MOVAR   r0x1009
0043   5600           00219         MOVRA   r0x1011
0044   5600           00220         MOVRA   STK05
                      00221 ;;127   MOVAR   r0x1012
0045   5800           00222         MOVAR   r0x100A
0046   5600           00223         MOVRA   r0x1012
0047   5600           00224         MOVRA   STK04
                      00225 ;;129   MOVAR   r0x1013
0048   5800           00226         MOVAR   r0x100B
0049   5600           00227         MOVRA   r0x1013
004A   5600           00228         MOVRA   STK03
004B   5800           00229         MOVAR   r0x100C
004C   5600           00230         MOVRA   STK02
004D   5800           00231         MOVAR   r0x100D
004E   5600           00232         MOVRA   STK01
004F   5800           00233         MOVAR   r0x100E
0050   5600           00234         MOVRA   STK00
0051   5800           00235         MOVAR   r0x100F
0052   8000           00236         CALL    __divulong
0053   5600           00237         MOVRA   r0x100B
0054   5800           00238         MOVAR   STK00
0055   5600           00239         MOVRA   r0x100A
0056   5800           00240         MOVAR   STK01
0057   5600           00241         MOVRA   r0x1009
0058   5800           00242         MOVAR   STK02
0059   5600           00243         MOVRA   r0x1008
                      00244 ;;[ICODE] ../libsdcc/_divslong.c:37:    ret iTemp8 [k15 lr15:16 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-long-int fixed}[r0x1008 r0x1009 r0x100A r0x100B ]
005A   5800           00245         MOVAR   r0x1008
005B   5600           00246         MOVRA   STK02
005C   5800           00247         MOVAR   r0x1009
005D   5600           00248         MOVRA   STK01
005E   5800           00249         MOVAR   r0x100A
005F   5600           00250         MOVRA   STK00
0060   5800           00251         MOVAR   r0x100B
0061   A000           00252         GOTO    _00114_DS_
                      00253 ;;[ICODE] ../libsdcc/_divslong.c:37:  _iffalse_0($2) :
                      00254 ;;[ICODE] ../libsdcc/_divslong.c:39:    iTemp9 [k16 lr18:19 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int fixed}[r0x1008 r0x1009 r0x100A r0x100B ] = - iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __divslong_a_1_2}[r0x1000 r0x1001 r0x1002 r0x1003 ]
0062                  00255 _00106_DS_
                      00256 ;       .line   39; "../libsdcc/_divslong.c"    return -_divulong ((unsigned long)-a, (unsigned long)b);
0062   7000           00257         COMAR   r0x1003
0063   5600           00258         MOVRA   r0x1008
0064   7000           00259         COMAR   r0x1002
0065   5600           00260         MOVRA   r0x1009
0066   7000           00261         COMAR   r0x1001
0067   5600           00262         MOVRA   r0x100A
0068   7000           00263         COMAR   r0x1000
0069   5600           00264         MOVRA   r0x100B
006A   6600           00265         INCR    r0x1008
006B   F587           00266         JBCLR   STATUS,2
006C   6600           00267         INCR    r0x1009
006D   F587           00268         JBCLR   STATUS,2
006E   6600           00269         INCR    r0x100A
006F   F587           00270         JBCLR   STATUS,2
0070   6600           00271         INCR    r0x100B
                      00272 ;;[ICODE] ../libsdcc/_divslong.c:39:    iTemp10 [k17 lr19:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-long-int fixed}[r0x100C r0x100D r0x100E r0x100F ] = (unsigned-long-int fixed)iTemp9 [k16 lr18:19 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int fixed}[r0x1008 r0x1009 r0x100A r0x100B ]
0071   5800           00273         MOVAR   r0x1008
0072   5600           00274         MOVRA   r0x100C
0073   5800           00275         MOVAR   r0x1009
0074   5600           00276         MOVRA   r0x100D
0075   5800           00277         MOVAR   r0x100A
0076   5600           00278         MOVRA   r0x100E
0077   5800           00279         MOVAR   r0x100B
0078   5600           00280         MOVRA   r0x100F
                      00281 ;;[ICODE] ../libsdcc/_divslong.c:39:    iTemp11 [k18 lr20:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1008 r0x1009 r0x100A r0x100B ] = (unsigned-long-int fixed)iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __divslong_b_1_2}[r0x1004 r0x1005 r0x1006 r0x1007 ]
                      00282 ;;108   MOVAR   r0x1007
                      00283 ;;110   MOVAR   r0x1006
                      00284 ;;112   MOVAR   r0x1005
                      00285 ;;114   MOVAR   r0x1004
                      00286 ;;[ICODE] ../libsdcc/_divslong.c:39:    send iTemp10 [k17 lr19:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-long-int fixed}[r0x100C r0x100D r0x100E r0x100F ]{argreg = 1}
                      00287 ;;[ICODE] ../libsdcc/_divslong.c:39:    send iTemp11 [k18 lr20:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1008 r0x1009 r0x100A r0x100B ]{argreg = 1}
                      00288 ;;[ICODE] ../libsdcc/_divslong.c:39:    iTemp12 [k19 lr23:24 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1008 r0x1009 r0x100A r0x100B ] = call __divulong [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int function ( unsigned-long-int fixed, unsigned-long-int fixed) fixed}
                      00289 ;;107   MOVAR   r0x1008
0079   5800           00290         MOVAR   r0x1007
007A   5600           00291         MOVRA   r0x1008
007B   5600           00292         MOVRA   STK06
                      00293 ;;109   MOVAR   r0x1009
007C   5800           00294         MOVAR   r0x1006
007D   5600           00295         MOVRA   r0x1009
007E   5600           00296         MOVRA   STK05
                      00297 ;;111   MOVAR   r0x100A
007F   5800           00298         MOVAR   r0x1005
0080   5600           00299         MOVRA   r0x100A
0081   5600           00300         MOVRA   STK04
                      00301 ;;113   MOVAR   r0x100B
0082   5800           00302         MOVAR   r0x1004
0083   5600           00303         MOVRA   r0x100B
0084   5600           00304         MOVRA   STK03
0085   5800           00305         MOVAR   r0x100C
0086   5600           00306         MOVRA   STK02
0087   5800           00307         MOVAR   r0x100D
0088   5600           00308         MOVRA   STK01
0089   5800           00309         MOVAR   r0x100E
008A   5600           00310         MOVRA   STK00
008B   5800           00311         MOVAR   r0x100F
008C   8000           00312         CALL    __divulong
008D   5600           00313         MOVRA   r0x100B
008E   5800           00314         MOVAR   STK00
008F   5600           00315         MOVRA   r0x100A
0090   5800           00316         MOVAR   STK01
0091   5600           00317         MOVRA   r0x1009
0092   5800           00318         MOVAR   STK02
0093   5600           00319         MOVRA   r0x1008
                      00320 ;;[ICODE] ../libsdcc/_divslong.c:39:    iTemp13 [k20 lr24:25 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-long-int fixed}[r0x1008 r0x1009 r0x100A r0x100B ] = - iTemp12 [k19 lr23:24 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1008 r0x1009 r0x100A r0x100B ]
0094   7200           00321         COMR    r0x1008
0095   7200           00322         COMR    r0x1009
0096   7200           00323         COMR    r0x100A
0097   7200           00324         COMR    r0x100B
0098   6600           00325         INCR    r0x1008
0099   F587           00326         JBCLR   STATUS,2
009A   6600           00327         INCR    r0x1009
009B   F587           00328         JBCLR   STATUS,2
009C   6600           00329         INCR    r0x100A
009D   F587           00330         JBCLR   STATUS,2
009E   6600           00331         INCR    r0x100B
                      00332 ;;[ICODE] ../libsdcc/_divslong.c:39:    ret iTemp13 [k20 lr24:25 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-long-int fixed}[r0x1008 r0x1009 r0x100A r0x100B ]
009F   5800           00333         MOVAR   r0x1008
00A0   5600           00334         MOVRA   STK02
00A1   5800           00335         MOVAR   r0x1009
00A2   5600           00336         MOVRA   STK01
00A3   5800           00337         MOVAR   r0x100A
00A4   5600           00338         MOVRA   STK00
00A5   5800           00339         MOVAR   r0x100B
00A6   A000           00340         GOTO    _00114_DS_
                      00341 ;;[ICODE] ../libsdcc/_divslong.c:39:  _iffalse_2($8) :
                      00342 ;;[ICODE] ../libsdcc/_divslong.c:42:    iTemp14 [k21 lr27:28 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __divslong_b_1_2}[r0x1004 r0x1005 r0x1006 r0x1007 ] < 0x0 {long-int literal}
                      00343 ;;signed compare: left < lit(0x0=0), size=4, mask=ffffffff
00A7                  00344 _00112_DS_
                      00345 ;       .line   42; "../libsdcc/_divslong.c"    if (b < 0)
00A7   C187           00346         BSET    STATUS,0
00A8   EE00           00347         JBSET   r0x1004,7
00A9   D187           00348         BCLR    STATUS,0
00AA   E187           00349         JBSET   STATUS,0
00AB   A000           00350         GOTO    _00109_DS_
                      00351 ;;genSkipc:3194: created from rifx:00D5608C
                      00352 ;;[ICODE] ../libsdcc/_divslong.c:42:    if iTemp14 [k21 lr27:28 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_1($5)
                      00353 ;;[ICODE] ../libsdcc/_divslong.c:43:    iTemp15 [k22 lr29:33 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-long-int fixed}[r0x1008 r0x1009 r0x100A r0x100B ] = (unsigned-long-int fixed)iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __divslong_a_1_2}[r0x1000 r0x1001 r0x1002 r0x1003 ]
                      00354 ;       .line   43; "../libsdcc/_divslong.c"    return -_divulong ((unsigned long)a, (unsigned long)-b);
00AC   5800           00355         MOVAR   r0x1003
00AD   5600           00356         MOVRA   r0x1008
00AE   5800           00357         MOVAR   r0x1002
00AF   5600           00358         MOVRA   r0x1009
00B0   5800           00359         MOVAR   r0x1001
00B1   5600           00360         MOVRA   r0x100A
00B2   5800           00361         MOVAR   r0x1000
00B3   5600           00362         MOVRA   r0x100B
                      00363 ;;[ICODE] ../libsdcc/_divslong.c:43:    iTemp16 [k23 lr30:31 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int fixed}[r0x100C r0x100D r0x100E r0x100F ] = - iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __divslong_b_1_2}[r0x1004 r0x1005 r0x1006 r0x1007 ]
00B4   7000           00364         COMAR   r0x1007
00B5   5600           00365         MOVRA   r0x100C
00B6   7000           00366         COMAR   r0x1006
00B7   5600           00367         MOVRA   r0x100D
00B8   7000           00368         COMAR   r0x1005
00B9   5600           00369         MOVRA   r0x100E
00BA   7000           00370         COMAR   r0x1004
00BB   5600           00371         MOVRA   r0x100F
00BC   6600           00372         INCR    r0x100C
00BD   F587           00373         JBCLR   STATUS,2
00BE   6600           00374         INCR    r0x100D
00BF   F587           00375         JBCLR   STATUS,2
00C0   6600           00376         INCR    r0x100E
00C1   F587           00377         JBCLR   STATUS,2
00C2   6600           00378         INCR    r0x100F
                      00379 ;;[ICODE] ../libsdcc/_divslong.c:43:    iTemp17 [k24 lr31:33 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1010 r0x1011 r0x1012 r0x1013 ] = (unsigned-long-int fixed)iTemp16 [k23 lr30:31 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int fixed}[r0x100C r0x100D r0x100E r0x100F ]
                      00380 ;;116   MOVAR   r0x100C
                      00381 ;;118   MOVAR   r0x100D
                      00382 ;;120   MOVAR   r0x100E
                      00383 ;;122   MOVAR   r0x100F
                      00384 ;;[ICODE] ../libsdcc/_divslong.c:43:    send iTemp15 [k22 lr29:33 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-long-int fixed}[r0x1008 r0x1009 r0x100A r0x100B ]{argreg = 1}
                      00385 ;;[ICODE] ../libsdcc/_divslong.c:43:    send iTemp17 [k24 lr31:33 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1010 r0x1011 r0x1012 r0x1013 ]{argreg = 1}
                      00386 ;;[ICODE] ../libsdcc/_divslong.c:43:    iTemp18 [k25 lr34:35 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1008 r0x1009 r0x100A r0x100B ] = call __divulong [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int function ( unsigned-long-int fixed, unsigned-long-int fixed) fixed}
                      00387 ;;115   MOVAR   r0x1010
00C3   5800           00388         MOVAR   r0x100C
00C4   5600           00389         MOVRA   r0x1010
00C5   5600           00390         MOVRA   STK06
                      00391 ;;117   MOVAR   r0x1011
00C6   5800           00392         MOVAR   r0x100D
00C7   5600           00393         MOVRA   r0x1011
00C8   5600           00394         MOVRA   STK05
                      00395 ;;119   MOVAR   r0x1012
00C9   5800           00396         MOVAR   r0x100E
00CA   5600           00397         MOVRA   r0x1012
00CB   5600           00398         MOVRA   STK04
                      00399 ;;121   MOVAR   r0x1013
00CC   5800           00400         MOVAR   r0x100F
00CD   5600           00401         MOVRA   r0x1013
00CE   5600           00402         MOVRA   STK03
00CF   5800           00403         MOVAR   r0x1008
00D0   5600           00404         MOVRA   STK02
00D1   5800           00405         MOVAR   r0x1009
00D2   5600           00406         MOVRA   STK01
00D3   5800           00407         MOVAR   r0x100A
00D4   5600           00408         MOVRA   STK00
00D5   5800           00409         MOVAR   r0x100B
00D6   8000           00410         CALL    __divulong
00D7   5600           00411         MOVRA   r0x100B
00D8   5800           00412         MOVAR   STK00
00D9   5600           00413         MOVRA   r0x100A
00DA   5800           00414         MOVAR   STK01
00DB   5600           00415         MOVRA   r0x1009
00DC   5800           00416         MOVAR   STK02
00DD   5600           00417         MOVRA   r0x1008
                      00418 ;;[ICODE] ../libsdcc/_divslong.c:43:    iTemp19 [k26 lr35:36 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-long-int fixed}[r0x1008 r0x1009 r0x100A r0x100B ] = - iTemp18 [k25 lr34:35 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1008 r0x1009 r0x100A r0x100B ]
00DE   7200           00419         COMR    r0x1008
00DF   7200           00420         COMR    r0x1009
00E0   7200           00421         COMR    r0x100A
00E1   7200           00422         COMR    r0x100B
00E2   6600           00423         INCR    r0x1008
00E3   F587           00424         JBCLR   STATUS,2
00E4   6600           00425         INCR    r0x1009
00E5   F587           00426         JBCLR   STATUS,2
00E6   6600           00427         INCR    r0x100A
00E7   F587           00428         JBCLR   STATUS,2
00E8   6600           00429         INCR    r0x100B
                      00430 ;;[ICODE] ../libsdcc/_divslong.c:43:    ret iTemp19 [k26 lr35:36 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-long-int fixed}[r0x1008 r0x1009 r0x100A r0x100B ]
00E9   5800           00431         MOVAR   r0x1008
00EA   5600           00432         MOVRA   STK02
00EB   5800           00433         MOVAR   r0x1009
00EC   5600           00434         MOVRA   STK01
00ED   5800           00435         MOVAR   r0x100A
00EE   5600           00436         MOVRA   STK00
00EF   5800           00437         MOVAR   r0x100B
00F0   A000           00438         GOTO    _00114_DS_
                      00439 ;;[ICODE] ../libsdcc/_divslong.c:43:  _iffalse_1($5) :
                      00440 ;;[ICODE] ../libsdcc/_divslong.c:45:    iTemp20 [k27 lr38:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-long-int fixed}[r0x1008 r0x1009 r0x100A r0x100B ] = (unsigned-long-int fixed)iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __divslong_a_1_2}[r0x1000 r0x1001 r0x1002 r0x1003 ]
00F1                  00441 _00109_DS_
                      00442 ;       .line   45; "../libsdcc/_divslong.c"    return _divulong ((unsigned long)a, (unsigned long)b);
00F1   5800           00443         MOVAR   r0x1003
00F2   5600           00444         MOVRA   r0x1008
00F3   5800           00445         MOVAR   r0x1002
00F4   5600           00446         MOVRA   r0x1009
00F5   5800           00447         MOVAR   r0x1001
00F6   5600           00448         MOVRA   r0x100A
00F7   5800           00449         MOVAR   r0x1000
00F8   5600           00450         MOVRA   r0x100B
                      00451 ;;[ICODE] ../libsdcc/_divslong.c:45:    iTemp21 [k28 lr39:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = (unsigned-long-int fixed)iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __divslong_b_1_2}[r0x1004 r0x1005 r0x1006 r0x1007 ]
                      00452 ;;100   MOVAR   r0x1007
                      00453 ;;102   MOVAR   r0x1006
                      00454 ;;104   MOVAR   r0x1005
                      00455 ;;106   MOVAR   r0x1004
                      00456 ;;[ICODE] ../libsdcc/_divslong.c:45:    send iTemp20 [k27 lr38:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-long-int fixed}[r0x1008 r0x1009 r0x100A r0x100B ]{argreg = 1}
                      00457 ;;[ICODE] ../libsdcc/_divslong.c:45:    send iTemp21 [k28 lr39:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ]{argreg = 1}
                      00458 ;;[ICODE] ../libsdcc/_divslong.c:45:    iTemp22 [k29 lr42:43 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = call __divulong [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int function ( unsigned-long-int fixed, unsigned-long-int fixed) fixed}
                      00459 ;;99    MOVAR   r0x1003
00F9   5800           00460         MOVAR   r0x1007
00FA   5600           00461         MOVRA   r0x1003
00FB   5600           00462         MOVRA   STK06
                      00463 ;;101   MOVAR   r0x1002
00FC   5800           00464         MOVAR   r0x1006
00FD   5600           00465         MOVRA   r0x1002
00FE   5600           00466         MOVRA   STK05
                      00467 ;;103   MOVAR   r0x1001
00FF   5800           00468         MOVAR   r0x1005
0100   5600           00469         MOVRA   r0x1001
0101   5600           00470         MOVRA   STK04
                      00471 ;;105   MOVAR   r0x1000
0102   5800           00472         MOVAR   r0x1004
0103   5600           00473         MOVRA   r0x1000
0104   5600           00474         MOVRA   STK03
0105   5800           00475         MOVAR   r0x1008
0106   5600           00476         MOVRA   STK02
0107   5800           00477         MOVAR   r0x1009
0108   5600           00478         MOVRA   STK01
0109   5800           00479         MOVAR   r0x100A
010A   5600           00480         MOVRA   STK00
010B   5800           00481         MOVAR   r0x100B
010C   8000           00482         CALL    __divulong
010D   5600           00483         MOVRA   r0x1000
010E   5800           00484         MOVAR   STK00
010F   5600           00485         MOVRA   r0x1001
0110   5800           00486         MOVAR   STK01
0111   5600           00487         MOVRA   r0x1002
0112   5800           00488         MOVAR   STK02
0113   5600           00489         MOVRA   r0x1003
                      00490 ;;[ICODE] ../libsdcc/_divslong.c:45:    ret iTemp22 [k29 lr42:43 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ]
0114   5800           00491         MOVAR   r0x1003
0115   5600           00492         MOVRA   STK02
0116   5800           00493         MOVAR   r0x1002
0117   5600           00494         MOVRA   STK01
0118   5800           00495         MOVAR   r0x1001
0119   5600           00496         MOVRA   STK00
011A   5800           00497         MOVAR   r0x1000
                      00498 ;;[ICODE] ../libsdcc/_divslong.c:45:  _return($10) :
                      00499 ;;[ICODE] ../libsdcc/_divslong.c:45:    eproc __divslong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int function ( long-int fixed, long-int fixed) fixed}
011B                  00500 _00114_DS_
011B   000C           00501         RETURN  
                      00502 ; exit point of __divslong
                      00503 
                      00504 
                      00505 ;       code size estimation:
                      00506 ;         284+    0 =   284 instructions (  568 byte)
                      00507 
                      00508         end
gpasm-2.0.0_beta2 (Nov  6 2017)_divslong.asm      2017-11-14  18:37:41         PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

ADCR0                             000001B0
ADCR1                             000001B1
ADRH                              000001B4
ADRL                              000001B5
ANSEL                             00000193
FSR0                              00000184
FSR1                              00000185
HIBYTE                            00000183
INDF0                             00000180
INDF1                             00000181
INDF2                             00000182
INDF3                             00000189
INTE                              0000018A
INTF                              0000018B
IOP0                              00000190
IOP1                              00000194
KBCR                              00000197
LVDCR                             000001AF
MCR                               00000188
OEP0                              00000191
OEP1                              00000195
OSCCAL                            000001FB
OSCM                              000001AE
PCL                               00000186
PFLAG                             00000187
PUP0                              00000192
PUP1                              00000196
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
T0CNT                             000001A1
T0CR                              000001A0
T0DATA                            000001A3
T0LOAD                            000001A2
T1CNT                             000001A5
T1CR                              000001A4
T1DATA                            000001A7
T1LOAD                            000001A6
_00106_DS_                        00000062
_00109_DS_                        000000F1
_00112_DS_                        000000A7
_00114_DS_                        0000011B
__32P21                           00000001
__divslong                        00000000
__divulong                        00000000
r0x1000                           00000003
r0x1001                           00000002
r0x1002                           00000001
r0x1003                           00000000
r0x1004                           00000007
r0x1005                           00000006
r0x1006                           00000005
r0x1007                           00000004
r0x1008                           00000008
r0x1009                           00000009
r0x100A                           0000000A
r0x100B                           0000000B
r0x100C                           0000000C
r0x100D                           0000000D
r0x100E                           0000000E
r0x100F                           0000000F
r0x1010                           00000010
r0x1011                           00000011
r0x1012                           00000012
r0x1013                           00000013
ADCHS0                            ADCR0,4
ADCHS1                            ADCR0,5
ADCHS2                            ADCR0,6
ADCHS3                            ADCR0,7
ADCKS0                            ADCR0,2
ADCKS1                            ADCR0,3
ADEOC                             ADCR0,1
ADIE                              INTE,6
ADIF                              INTF,6
ADON                              ADCR0,0
ADR0                              ADRL,0
ADR1                              ADRL,1
ADR10                             ADRH,6
ADR11                             ADRH,7
ADR2                              ADRL,2
ADR3                              ADRL,3
ADR4                              ADRH,0
ADR5                              ADRH,1
ADR6                              ADRH,2
ADR7                              ADRH,3
ADR8                              ADRH,4
ADR9                              ADRH,5
BUZ0OE                            T0CR,5
BUZ1OE                            T1CR,5
C                                 STATUS,0
CLKS                              OSCM,2
DC                                STATUS,1
FSR                               FSR0
FSR00                             FSR0,0
FSR01                             FSR0,1
FSR02                             FSR0,2
FSR03                             FSR0,3
FSR04                             FSR0,4
FSR05                             FSR0,5
FSR06                             FSR0,6
FSR07                             FSR0,7
FSR10                             FSR1,0
FSR11                             FSR1,1
FSR12                             FSR1,2
FSR13                             FSR1,3
FSR14                             FSR1,4
FSR15                             FSR1,5
FSR16                             FSR1,6
FSR17                             FSR1,7
GIE                               MCR,7
HFEN                              OSCM,0
HIBYTE0                           HIBYTE,0
HIBYTE1                           HIBYTE,1
HIBYTE2                           HIBYTE,2
HIBYTE3                           HIBYTE,3
HIBYTE4                           HIBYTE,4
HIBYTE5                           HIBYTE,5
HIBYTE6                           HIBYTE,6
HIBYTE7                           HIBYTE,7
INDF                              INDF0
INDF00                            INDF0,0
INDF01                            INDF0,1
INDF02                            INDF0,2
INDF03                            INDF0,3
INDF04                            INDF0,4
INDF05                            INDF0,5
INDF06                            INDF0,6
INDF07                            INDF0,7
INDF10                            INDF1,0
INDF11                            INDF1,1
INDF12                            INDF1,2
INDF13                            INDF1,3
INDF14                            INDF1,4
INDF15                            INDF1,5
INDF16                            INDF1,6
INDF17                            INDF1,7
INDF20                            INDF2,0
INDF21                            INDF2,1
INDF22                            INDF2,2
INDF23                            INDF2,3
INDF24                            INDF2,4
INDF25                            INDF2,5
INDF26                            INDF2,6
INDF27                            INDF2,7
INDF30                            INDF3,0
INDF31                            INDF3,1
INDF32                            INDF3,2
INDF33                            INDF3,3
INDF34                            INDF3,4
INDF35                            INDF3,5
INDF36                            INDF3,6
INDF37                            INDF3,7
INT0IE                            INTE,2
INT0IF                            INTF,2
INT1IE                            INTE,3
INT1IF                            INTF,3
INTECON                           INTE
INTFLAG                           INTF
KBCR0                             KBCR,0
KBCR1                             KBCR,1
KBCR2                             KBCR,2
KBCR3                             KBCR,3
KBCR4                             KBCR,4
KBCR5                             KBCR,5
KBCR6                             KBCR,6
KBIE                              INTE,4
KBIF                              INTF,4
LFEN                              OSCM,1
LVDEN                             PLVDCR,7
LVDF                              PLVDCR,0
LVDS0                             PLVDCR,4
LVDS1                             PLVDCR,5
LVDS2                             PLVDCR,6
MINT00                            MCR,0
MINT01                            MCR,1
MINT10                            MCR,2
MINT11                            MCR,3
OSCCAL0                           OSCCAL,0
OSCCAL1                           OSCCAL,1
OSCCAL2                           OSCCAL,2
OSCCAL3                           OSCCAL,3
OSCCAL4                           OSCCAL,4
OSCCAL5                           OSCCAL,5
OSCCAL6                           OSCCAL,6
OSCCAL7                           OSCCAL,7
P00ANS                            ANSEL,0
P00D                              IOP0,0
P00OE                             OEP0,0
P00PU                             PUP0,0
P01ANS                            ANSEL,1
P01D                              IOP0,1
P01OE                             OEP0,1
P01PU                             PUP0,1
P02ANS                            ANSEL,2
P02D                              IOP0,2
P02OE                             OEP0,2
P02PU                             PUP0,2
P03ANS                            ANSEL,3
P03D                              IOP0,3
P03OE                             OEP0,3
P03PU                             PUP0,3
P04ANS                            ANSEL,4
P04D                              IOP0,4
P04OE                             OEP0,4
P04PU                             PUP0,4
P0HCON                            PUP0
P10D                              IOP1,0
P10OE                             OEP1,0
P10PU                             PUP1,0
P11D                              IOP1,1
P11OE                             OEP1,1
P11PU                             PUP1,1
P12ANS                            ANSEL,5
P12D                              IOP1,2
P12OE                             OEP1,2
P12PU                             PUP1,2
P13ANS                            ANSEL,6
P13D                              IOP1,3
P13OE                             OEP1,3
P13PU                             PUP1,3
P14D                              IOP1,4
P14OE                             OEP1,4
P14PU                             PUP1,4
P15D                              IOP1,5
P15OE                             OEP1,5
P15PU                             PUP1,5
P16D                              IOP1,6
P16OE                             OEP1,6
P16PU                             PUP1,6
P1HCON                            PUP1
PC0                               PCL,0
PC1                               PCL,1
PC2                               PCL,2
PC3                               PCL,3
PC4                               PCL,4
PC5                               PCL,5
PC6                               PCL,6
PC7                               PCL,7
PD                                MCR,4
PWM0OE                            T0CR,6
PWM1OE                            T1CR,6
STATUS                            PFLAG
STBH                              OSCM,4
STBL                              OSCM,5
T0C0                              T0CNT,0
T0C1                              T0CNT,1
T0C2                              T0CNT,2
T0C3                              T0CNT,3
T0C4                              T0CNT,4
T0C5                              T0CNT,5
T0C6                              T0CNT,6
T0C7                              T0CNT,7
T0DATA0                           T0DATA,0
T0DATA1                           T0DATA,1
T0DATA2                           T0DATA,2
T0DATA3                           T0DATA,3
T0DATA4                           T0DATA,4
T0DATA5                           T0DATA,5
T0DATA6                           T0DATA,6
T0DATA7                           T0DATA,7
T0IE                              INTE,0
T0IF                              INTF,0
T0LOAD0                           T0LOAD,0
T0LOAD1                           T0LOAD,1
T0LOAD2                           T0LOAD,2
T0LOAD3                           T0LOAD,3
T0LOAD4                           T0LOAD,4
T0LOAD5                           T0LOAD,5
T0LOAD6                           T0LOAD,6
T0LOAD7                           T0LOAD,7
T0PR0                             T0CR,0
T0PR1                             T0CR,1
T0PR2                             T0CR,2
T0PTS0                            T0CR,3
T0PTS1                            T0CR,4
T1C0                              T1CNT,0
T1C1                              T1CNT,1
T1C2                              T1CNT,2
T1C3                              T1CNT,3
T1C4                              T1CNT,4
T1C5                              T1CNT,5
T1C6                              T1CNT,6
T1C7                              T1CNT,7
T1DATA0                           T1DATA,0
T1DATA1                           T1DATA,1
T1DATA2                           T1DATA,2
T1DATA3                           T1DATA,3
T1DATA4                           T1DATA,4
T1DATA5                           T1DATA,5
T1DATA6                           T1DATA,6
T1DATA7                           T1DATA,7
T1IE                              INTE,1
T1IF                              INTF,1
T1LOAD0                           T1LOAD,0
T1LOAD1                           T1LOAD,1
T1LOAD2                           T1LOAD,2
T1LOAD3                           T1LOAD,3
T1LOAD4                           T1LOAD,4
T1LOAD5                           T1LOAD,5
T1LOAD6                           T1LOAD,6
T1LOAD7                           T1LOAD,7
T1PR0                             T1CR,0
T1PR1                             T1CR,1
T1PR2                             T1CR,2
T1PTS0                            T1CR,3
T1PTS1                            T1CR,4
TC0EN                             T0CR,7
TC1EN                             T1CR,7
TO                                MCR,5
VRS0                              ADCR1,0
VRS1                              ADCR1,1
VRS2                              ADCR1,2
Z                                 STATUS,2

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     0 reported,     0 suppressed

