{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 11 11:13:44 2020 " "Info: Processing started: Mon May 11 11:13:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LZE -c LZE " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LZE -c LZE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "encode ENCODE LZE.v(11) " "Info (10281): Verilog HDL Declaration information at LZE.v(11): object \"encode\" differs only in case from object \"ENCODE\" in the same scope" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/git/digital-ic-design/lz77/lze.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /code/git/digital-ic-design/lz77/lze.v" { { "Info" "ISGN_ENTITY_NAME" "1 LZE " "Info: Found entity 1: LZE" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LZE " "Info: Elaborating entity \"LZE\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LZE.v(67) " "Warning (10230): Verilog HDL assignment warning at LZE.v(67): truncated value with size 32 to match size of target (5)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "LZE.v(75) " "Warning (10027): Verilog HDL or VHDL warning at the LZE.v(75): index expression is not wide enough to address all of the elements in the array" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 75 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZE.v(76) " "Warning (10230): Verilog HDL assignment warning at LZE.v(76): truncated value with size 32 to match size of target (4)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "LZE.v(80) " "Warning (10027): Verilog HDL or VHDL warning at the LZE.v(80): index expression is not wide enough to address all of the elements in the array" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 80 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZE.v(81) " "Warning (10230): Verilog HDL assignment warning at LZE.v(81): truncated value with size 32 to match size of target (4)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZE.v(84) " "Warning (10230): Verilog HDL assignment warning at LZE.v(84): truncated value with size 32 to match size of target (4)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LZE.v(88) " "Warning (10230): Verilog HDL assignment warning at LZE.v(88): truncated value with size 32 to match size of target (5)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZE.v(89) " "Warning (10230): Verilog HDL assignment warning at LZE.v(89): truncated value with size 32 to match size of target (4)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LZE.v(125) " "Warning (10230): Verilog HDL assignment warning at LZE.v(125): truncated value with size 32 to match size of target (5)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LZE.v(126) " "Warning (10230): Verilog HDL assignment warning at LZE.v(126): truncated value with size 32 to match size of target (5)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZE.v(127) " "Warning (10230): Verilog HDL assignment warning at LZE.v(127): truncated value with size 32 to match size of target (4)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZE.v(128) " "Warning (10230): Verilog HDL assignment warning at LZE.v(128): truncated value with size 32 to match size of target (4)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 LZE.v(133) " "Warning (10230): Verilog HDL assignment warning at LZE.v(133): truncated value with size 5 to match size of target (4)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZE.v(134) " "Warning (10230): Verilog HDL assignment warning at LZE.v(134): truncated value with size 32 to match size of target (4)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LZE.v(136) " "Warning (10230): Verilog HDL assignment warning at LZE.v(136): truncated value with size 32 to match size of target (5)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LZE.v(143) " "Warning (10230): Verilog HDL assignment warning at LZE.v(143): truncated value with size 32 to match size of target (5)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LZE.v(145) " "Warning (10230): Verilog HDL assignment warning at LZE.v(145): truncated value with size 32 to match size of target (1)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LZE.v(151) " "Warning (10230): Verilog HDL assignment warning at LZE.v(151): truncated value with size 32 to match size of target (5)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LZE.v(156) " "Warning (10230): Verilog HDL assignment warning at LZE.v(156): truncated value with size 32 to match size of target (5)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LZE.v(157) " "Warning (10230): Verilog HDL assignment warning at LZE.v(157): truncated value with size 32 to match size of target (5)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZE.v(158) " "Warning (10230): Verilog HDL assignment warning at LZE.v(158): truncated value with size 32 to match size of target (4)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LZE.v(164) " "Warning (10230): Verilog HDL assignment warning at LZE.v(164): truncated value with size 32 to match size of target (5)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZE.v(165) " "Warning (10230): Verilog HDL assignment warning at LZE.v(165): truncated value with size 32 to match size of target (4)" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "LZE.v(188) " "Warning (10027): Verilog HDL or VHDL warning at the LZE.v(188): index expression is not wide enough to address all of the elements in the array" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 188 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "curr_state~4 " "Info: Register \"curr_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "curr_state~5 " "Info: Register \"curr_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "curr_state~6 " "Info: Register \"curr_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "curr_state~7 " "Info: Register \"curr_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/LZE.map.smsg " "Info: Generated suppressed messages file D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/LZE.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1229 " "Info: Implemented 1229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Info: Implemented 19 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1191 " "Info: Implemented 1191 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 11 11:13:47 2020 " "Info: Processing ended: Mon May 11 11:13:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 11 11:13:48 2020 " "Info: Processing started: Mon May 11 11:13:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LZE -c LZE " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off LZE -c LZE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "LZE EP2C70F896C8 " "Info: Selected device EP2C70F896C8 for design \"LZE\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F896I8 " "Info: Device EP2C70F896I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 1559 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 1560 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 1561 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "Critical Warning: No exact pin location assignment(s) for 38 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valid " "Info: Pin valid not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { valid } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 10 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 41 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encode " "Info: Pin encode not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { encode } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 11 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { encode } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 42 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busy " "Info: Pin busy not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { busy } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 12 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 43 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "offset\[0\] " "Info: Pin offset\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { offset[0] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { offset[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 12 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "offset\[1\] " "Info: Pin offset\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { offset[1] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { offset[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 11 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "offset\[2\] " "Info: Pin offset\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { offset[2] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { offset[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 10 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "offset\[3\] " "Info: Pin offset\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { offset[3] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { offset[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 9 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "match_len\[0\] " "Info: Pin match_len\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { match_len[0] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { match_len[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 16 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "match_len\[1\] " "Info: Pin match_len\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { match_len[1] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { match_len[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 15 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "match_len\[2\] " "Info: Pin match_len\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { match_len[2] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { match_len[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 14 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "match_len\[3\] " "Info: Pin match_len\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { match_len[3] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { match_len[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 13 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "char_nxt\[0\] " "Info: Pin char_nxt\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { char_nxt[0] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { char_nxt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 24 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "char_nxt\[1\] " "Info: Pin char_nxt\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { char_nxt[1] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { char_nxt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 23 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "char_nxt\[2\] " "Info: Pin char_nxt\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { char_nxt[2] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { char_nxt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 22 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "char_nxt\[3\] " "Info: Pin char_nxt\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { char_nxt[3] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { char_nxt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 21 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "char_nxt\[4\] " "Info: Pin char_nxt\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { char_nxt[4] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { char_nxt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 20 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "char_nxt\[5\] " "Info: Pin char_nxt\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { char_nxt[5] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { char_nxt[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 19 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "char_nxt\[6\] " "Info: Pin char_nxt\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { char_nxt[6] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { char_nxt[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 18 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "char_nxt\[7\] " "Info: Pin char_nxt\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { char_nxt[7] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { char_nxt[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 17 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { clk } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 44 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { reset } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 4 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 45 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code_valid " "Info: Pin code_valid not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { code_valid } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 5 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 46 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chardata\[0\] " "Info: Pin chardata\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { chardata[0] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 8 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { chardata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 33 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chardata\[1\] " "Info: Pin chardata\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { chardata[1] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 8 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { chardata[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 34 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chardata\[2\] " "Info: Pin chardata\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { chardata[2] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 8 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { chardata[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 35 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chardata\[3\] " "Info: Pin chardata\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { chardata[3] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 8 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { chardata[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 36 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chardata\[4\] " "Info: Pin chardata\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { chardata[4] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 8 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { chardata[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 37 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chardata\[5\] " "Info: Pin chardata\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { chardata[5] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 8 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { chardata[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 38 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chardata\[6\] " "Info: Pin chardata\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { chardata[6] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 8 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { chardata[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 39 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chardata\[7\] " "Info: Pin chardata\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { chardata[7] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 8 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { chardata[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 40 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code_len\[3\] " "Info: Pin code_len\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { code_len[3] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 7 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_len[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 32 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code_len\[2\] " "Info: Pin code_len\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { code_len[2] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 7 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_len[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 31 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code_len\[1\] " "Info: Pin code_len\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { code_len[1] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 7 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_len[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 30 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code_len\[0\] " "Info: Pin code_len\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { code_len[0] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 7 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_len[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 29 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code_pos\[1\] " "Info: Pin code_pos\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { code_pos[1] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 6 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_pos[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 26 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code_pos\[0\] " "Info: Pin code_pos\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { code_pos[0] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 6 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_pos[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 25 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code_pos\[2\] " "Info: Pin code_pos\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { code_pos[2] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 6 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_pos[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 27 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code_pos\[3\] " "Info: Pin code_pos\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { code_pos[3] } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 6 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_pos[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 28 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { clk } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 44 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN T3 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node reset (placed in PIN T3 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "char_nxt\[0\]~8 " "Info: Destination node char_nxt\[0\]~8" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { char_nxt[0]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 578 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "code_buff\[13\]\[7\]~29 " "Info: Destination node code_buff\[13\]\[7\]~29" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_buff[13][7]~29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 1101 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "code_buff\[21\]\[7\]~31 " "Info: Destination node code_buff\[21\]\[7\]~31" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_buff[21][7]~31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 1115 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "code_buff\[5\]\[7\]~33 " "Info: Destination node code_buff\[5\]\[7\]~33" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_buff[5][7]~33 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 1121 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "code_buff\[29\]\[7\]~35 " "Info: Destination node code_buff\[29\]\[7\]~35" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_buff[29][7]~35 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 1125 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "code_buff\[22\]\[7\]~38 " "Info: Destination node code_buff\[22\]\[7\]~38" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_buff[22][7]~38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 1130 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "code_buff\[18\]\[7\]~40 " "Info: Destination node code_buff\[18\]\[7\]~40" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_buff[18][7]~40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 1134 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "code_buff\[10\]\[7\]~42 " "Info: Destination node code_buff\[10\]\[7\]~42" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_buff[10][7]~42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 1138 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "code_buff\[2\]\[7\]~44 " "Info: Destination node code_buff\[2\]\[7\]~44" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_buff[2][7]~44 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 1142 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "code_buff\[26\]\[7\]~46 " "Info: Destination node code_buff\[26\]\[7\]~46" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_buff[26][7]~46 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 1146 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { reset } } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 4 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/" 0 { } { { 0 { 0 ""} 0 45 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 3.3V 17 19 0 " "Info: Number of I/O pins in group: 36 (unused VREF, 3.3V VCCIO, 17 input, 19 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 83 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  83 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.780 ns register register " "Info: Estimated most critical path is register to register delay of 14.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns look_ahead_buff_idx\[0\] 1 REG LAB_X52_Y43 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X52_Y43; Fanout = 13; REG Node = 'look_ahead_buff_idx\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { look_ahead_buff_idx[0] } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.596 ns) 1.271 ns Add3~1 2 COMB LAB_X52_Y43 2 " "Info: 2: + IC(0.675 ns) + CELL(0.596 ns) = 1.271 ns; Loc. = LAB_X52_Y43; Fanout = 2; COMB Node = 'Add3~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { look_ahead_buff_idx[0] Add3~1 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.357 ns Add3~3 3 COMB LAB_X52_Y43 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.357 ns; Loc. = LAB_X52_Y43; Fanout = 2; COMB Node = 'Add3~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add3~1 Add3~3 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.443 ns Add3~5 4 COMB LAB_X52_Y43 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.443 ns; Loc. = LAB_X52_Y43; Fanout = 2; COMB Node = 'Add3~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add3~3 Add3~5 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.529 ns Add3~7 5 COMB LAB_X52_Y43 1 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.529 ns; Loc. = LAB_X52_Y43; Fanout = 1; COMB Node = 'Add3~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add3~5 Add3~7 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.035 ns Add3~8 6 COMB LAB_X52_Y43 76 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 2.035 ns; Loc. = LAB_X52_Y43; Fanout = 76; COMB Node = 'Add3~8'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add3~7 Add3~8 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.370 ns) 3.965 ns Mux10~5 7 COMB LAB_X54_Y40 1 " "Info: 7: + IC(1.560 ns) + CELL(0.370 ns) = 3.965 ns; Loc. = LAB_X54_Y40; Fanout = 1; COMB Node = 'Mux10~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { Add3~8 Mux10~5 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.366 ns) 4.773 ns Mux10~6 8 COMB LAB_X54_Y40 2 " "Info: 8: + IC(0.442 ns) + CELL(0.366 ns) = 4.773 ns; Loc. = LAB_X54_Y40; Fanout = 2; COMB Node = 'Mux10~6'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { Mux10~5 Mux10~6 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 5.891 ns Mux10~7 9 COMB LAB_X53_Y40 1 " "Info: 9: + IC(0.912 ns) + CELL(0.206 ns) = 5.891 ns; Loc. = LAB_X53_Y40; Fanout = 1; COMB Node = 'Mux10~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { Mux10~6 Mux10~7 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 6.703 ns Mux10~8 10 COMB LAB_X53_Y40 1 " "Info: 10: + IC(0.606 ns) + CELL(0.206 ns) = 6.703 ns; Loc. = LAB_X53_Y40; Fanout = 1; COMB Node = 'Mux10~8'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { Mux10~7 Mux10~8 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.366 ns) 8.210 ns Mux10~9 11 COMB LAB_X57_Y40 1 " "Info: 11: + IC(1.141 ns) + CELL(0.366 ns) = 8.210 ns; Loc. = LAB_X57_Y40; Fanout = 1; COMB Node = 'Mux10~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { Mux10~8 Mux10~9 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.311 ns) + CELL(0.624 ns) 10.145 ns Equal0~6 12 COMB LAB_X53_Y43 1 " "Info: 12: + IC(1.311 ns) + CELL(0.624 ns) = 10.145 ns; Loc. = LAB_X53_Y43; Fanout = 1; COMB Node = 'Equal0~6'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { Mux10~9 Equal0~6 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.188 ns) + CELL(0.529 ns) 10.862 ns Equal0~9 13 COMB LAB_X53_Y43 5 " "Info: 13: + IC(0.188 ns) + CELL(0.529 ns) = 10.862 ns; Loc. = LAB_X53_Y43; Fanout = 5; COMB Node = 'Equal0~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { Equal0~6 Equal0~9 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.188 ns) + CELL(0.624 ns) 11.674 ns always0~2 14 COMB LAB_X53_Y43 2 " "Info: 14: + IC(0.188 ns) + CELL(0.624 ns) = 11.674 ns; Loc. = LAB_X53_Y43; Fanout = 2; COMB Node = 'always0~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { Equal0~9 always0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.596 ns) 12.876 ns Add4~1 15 COMB LAB_X53_Y43 2 " "Info: 15: + IC(0.606 ns) + CELL(0.596 ns) = 12.876 ns; Loc. = LAB_X53_Y43; Fanout = 2; COMB Node = 'Add4~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { always0~2 Add4~1 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.962 ns Add4~3 16 COMB LAB_X53_Y43 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 12.962 ns; Loc. = LAB_X53_Y43; Fanout = 2; COMB Node = 'Add4~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add4~1 Add4~3 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 13.048 ns Add4~5 17 COMB LAB_X53_Y43 1 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 13.048 ns; Loc. = LAB_X53_Y43; Fanout = 1; COMB Node = 'Add4~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add4~3 Add4~5 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 13.554 ns Add4~6 18 COMB LAB_X53_Y43 1 " "Info: 18: + IC(0.000 ns) + CELL(0.506 ns) = 13.554 ns; Loc. = LAB_X53_Y43; Fanout = 1; COMB Node = 'Add4~6'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add4~5 Add4~6 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 14.672 ns Selector256~0 19 COMB LAB_X52_Y43 1 " "Info: 19: + IC(0.494 ns) + CELL(0.624 ns) = 14.672 ns; Loc. = LAB_X52_Y43; Fanout = 1; COMB Node = 'Selector256~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { Add4~6 Selector256~0 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 14.780 ns temp_match_len\[3\] 20 REG LAB_X52_Y43 8 " "Info: 20: + IC(0.000 ns) + CELL(0.108 ns) = 14.780 ns; Loc. = LAB_X52_Y43; Fanout = 8; REG Node = 'temp_match_len\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector256~0 temp_match_len[3] } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.657 ns ( 45.04 % ) " "Info: Total cell delay = 6.657 ns ( 45.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.123 ns ( 54.96 % ) " "Info: Total interconnect delay = 8.123 ns ( 54.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "14.780 ns" { look_ahead_buff_idx[0] Add3~1 Add3~3 Add3~5 Add3~7 Add3~8 Mux10~5 Mux10~6 Mux10~7 Mux10~8 Mux10~9 Equal0~6 Equal0~9 always0~2 Add4~1 Add4~3 Add4~5 Add4~6 Selector256~0 temp_match_len[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X48_Y39 X59_Y51 " "Info: Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X48_Y39 to location X59_Y51" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "19 " "Warning: Found 19 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "valid 0 " "Info: Pin \"valid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encode 0 " "Info: Pin \"encode\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busy 0 " "Info: Pin \"busy\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "offset\[0\] 0 " "Info: Pin \"offset\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "offset\[1\] 0 " "Info: Pin \"offset\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "offset\[2\] 0 " "Info: Pin \"offset\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "offset\[3\] 0 " "Info: Pin \"offset\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "match_len\[0\] 0 " "Info: Pin \"match_len\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "match_len\[1\] 0 " "Info: Pin \"match_len\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "match_len\[2\] 0 " "Info: Pin \"match_len\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "match_len\[3\] 0 " "Info: Pin \"match_len\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "char_nxt\[0\] 0 " "Info: Pin \"char_nxt\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "char_nxt\[1\] 0 " "Info: Pin \"char_nxt\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "char_nxt\[2\] 0 " "Info: Pin \"char_nxt\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "char_nxt\[3\] 0 " "Info: Pin \"char_nxt\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "char_nxt\[4\] 0 " "Info: Pin \"char_nxt\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "char_nxt\[5\] 0 " "Info: Pin \"char_nxt\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "char_nxt\[6\] 0 " "Info: Pin \"char_nxt\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "char_nxt\[7\] 0 " "Info: Pin \"char_nxt\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/LZE.fit.smsg " "Info: Generated suppressed messages file D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/LZE.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "443 " "Info: Peak virtual memory: 443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 11 11:13:54 2020 " "Info: Processing ended: Mon May 11 11:13:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 11 11:13:54 2020 " "Info: Processing started: Mon May 11 11:13:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LZE -c LZE " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off LZE -c LZE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "375 " "Info: Peak virtual memory: 375 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 11 11:13:57 2020 " "Info: Processing ended: Mon May 11 11:13:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 11 11:13:57 2020 " "Info: Processing started: Mon May 11 11:13:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LZE -c LZE --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LZE -c LZE --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 3 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register temp_match_len\[2\] register temp_match_len\[3\] 65.72 MHz 15.217 ns Internal " "Info: Clock \"clk\" has Internal fmax of 65.72 MHz between source register \"temp_match_len\[2\]\" and destination register \"temp_match_len\[3\]\" (period= 15.217 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.953 ns + Longest register register " "Info: + Longest register to register delay is 14.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp_match_len\[2\] 1 REG LCFF_X52_Y43_N15 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y43_N15; Fanout = 9; REG Node = 'temp_match_len\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp_match_len[2] } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.621 ns) 1.329 ns Add3~5 2 COMB LCCOMB_X52_Y43_N24 2 " "Info: 2: + IC(0.708 ns) + CELL(0.621 ns) = 1.329 ns; Loc. = LCCOMB_X52_Y43_N24; Fanout = 2; COMB Node = 'Add3~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { temp_match_len[2] Add3~5 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 1.835 ns Add3~6 3 COMB LCCOMB_X52_Y43_N26 76 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 1.835 ns; Loc. = LCCOMB_X52_Y43_N26; Fanout = 76; COMB Node = 'Add3~6'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add3~5 Add3~6 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.595 ns) + CELL(0.589 ns) 4.019 ns Mux8~0 4 COMB LCCOMB_X56_Y42_N14 1 " "Info: 4: + IC(1.595 ns) + CELL(0.589 ns) = 4.019 ns; Loc. = LCCOMB_X56_Y42_N14; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.184 ns" { Add3~6 Mux8~0 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.206 ns) 5.344 ns Mux8~1 5 COMB LCCOMB_X54_Y42_N30 2 " "Info: 5: + IC(1.119 ns) + CELL(0.206 ns) = 5.344 ns; Loc. = LCCOMB_X54_Y42_N30; Fanout = 2; COMB Node = 'Mux8~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { Mux8~0 Mux8~1 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.943 ns) + CELL(0.370 ns) 8.657 ns Mux8~9 6 COMB LCCOMB_X54_Y41_N20 1 " "Info: 6: + IC(2.943 ns) + CELL(0.370 ns) = 8.657 ns; Loc. = LCCOMB_X54_Y41_N20; Fanout = 1; COMB Node = 'Mux8~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.313 ns" { Mux8~1 Mux8~9 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.206 ns) 10.306 ns Equal0~8 7 COMB LCCOMB_X53_Y43_N30 1 " "Info: 7: + IC(1.443 ns) + CELL(0.206 ns) = 10.306 ns; Loc. = LCCOMB_X53_Y43_N30; Fanout = 1; COMB Node = 'Equal0~8'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { Mux8~9 Equal0~8 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.529 ns) 11.202 ns Equal0~9 8 COMB LCCOMB_X53_Y43_N16 5 " "Info: 8: + IC(0.367 ns) + CELL(0.529 ns) = 11.202 ns; Loc. = LCCOMB_X53_Y43_N16; Fanout = 5; COMB Node = 'Equal0~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { Equal0~8 Equal0~9 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.370 ns) 11.964 ns always0~2 9 COMB LCCOMB_X53_Y43_N28 2 " "Info: 9: + IC(0.392 ns) + CELL(0.370 ns) = 11.964 ns; Loc. = LCCOMB_X53_Y43_N28; Fanout = 2; COMB Node = 'always0~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { Equal0~9 always0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.596 ns) 12.926 ns Add4~1 10 COMB LCCOMB_X53_Y43_N20 2 " "Info: 10: + IC(0.366 ns) + CELL(0.596 ns) = 12.926 ns; Loc. = LCCOMB_X53_Y43_N20; Fanout = 2; COMB Node = 'Add4~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { always0~2 Add4~1 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 13.012 ns Add4~3 11 COMB LCCOMB_X53_Y43_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 13.012 ns; Loc. = LCCOMB_X53_Y43_N22; Fanout = 2; COMB Node = 'Add4~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add4~1 Add4~3 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 13.098 ns Add4~5 12 COMB LCCOMB_X53_Y43_N24 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 13.098 ns; Loc. = LCCOMB_X53_Y43_N24; Fanout = 1; COMB Node = 'Add4~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add4~3 Add4~5 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 13.604 ns Add4~6 13 COMB LCCOMB_X53_Y43_N26 1 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 13.604 ns; Loc. = LCCOMB_X53_Y43_N26; Fanout = 1; COMB Node = 'Add4~6'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add4~5 Add4~6 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.206 ns) 14.845 ns Selector256~0 14 COMB LCCOMB_X52_Y43_N12 1 " "Info: 14: + IC(1.035 ns) + CELL(0.206 ns) = 14.845 ns; Loc. = LCCOMB_X52_Y43_N12; Fanout = 1; COMB Node = 'Selector256~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { Add4~6 Selector256~0 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 14.953 ns temp_match_len\[3\] 15 REG LCFF_X52_Y43_N13 8 " "Info: 15: + IC(0.000 ns) + CELL(0.108 ns) = 14.953 ns; Loc. = LCFF_X52_Y43_N13; Fanout = 8; REG Node = 'temp_match_len\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector256~0 temp_match_len[3] } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.985 ns ( 33.34 % ) " "Info: Total cell delay = 4.985 ns ( 33.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.968 ns ( 66.66 % ) " "Info: Total interconnect delay = 9.968 ns ( 66.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "14.953 ns" { temp_match_len[2] Add3~5 Add3~6 Mux8~0 Mux8~1 Mux8~9 Equal0~8 Equal0~9 always0~2 Add4~1 Add4~3 Add4~5 Add4~6 Selector256~0 temp_match_len[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "14.953 ns" { temp_match_len[2] {} Add3~5 {} Add3~6 {} Mux8~0 {} Mux8~1 {} Mux8~9 {} Equal0~8 {} Equal0~9 {} always0~2 {} Add4~1 {} Add4~3 {} Add4~5 {} Add4~6 {} Selector256~0 {} temp_match_len[3] {} } { 0.000ns 0.708ns 0.000ns 1.595ns 1.119ns 2.943ns 1.443ns 0.367ns 0.392ns 0.366ns 0.000ns 0.000ns 0.000ns 1.035ns 0.000ns } { 0.000ns 0.621ns 0.506ns 0.589ns 0.206ns 0.370ns 0.206ns 0.529ns 0.370ns 0.596ns 0.086ns 0.086ns 0.506ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.306 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 3 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G3 328 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 328; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 3 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.666 ns) 3.306 ns temp_match_len\[3\] 3 REG LCFF_X52_Y43_N13 8 " "Info: 3: + IC(1.405 ns) + CELL(0.666 ns) = 3.306 ns; Loc. = LCFF_X52_Y43_N13; Fanout = 8; REG Node = 'temp_match_len\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { clk~clkctrl temp_match_len[3] } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.42 % ) " "Info: Total cell delay = 1.766 ns ( 53.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.540 ns ( 46.58 % ) " "Info: Total interconnect delay = 1.540 ns ( 46.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.306 ns" { clk clk~clkctrl temp_match_len[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.306 ns" { clk {} clk~combout {} clk~clkctrl {} temp_match_len[3] {} } { 0.000ns 0.000ns 0.135ns 1.405ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.306 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 3 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G3 328 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 328; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 3 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.666 ns) 3.306 ns temp_match_len\[2\] 3 REG LCFF_X52_Y43_N15 9 " "Info: 3: + IC(1.405 ns) + CELL(0.666 ns) = 3.306 ns; Loc. = LCFF_X52_Y43_N15; Fanout = 9; REG Node = 'temp_match_len\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { clk~clkctrl temp_match_len[2] } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.42 % ) " "Info: Total cell delay = 1.766 ns ( 53.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.540 ns ( 46.58 % ) " "Info: Total interconnect delay = 1.540 ns ( 46.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.306 ns" { clk clk~clkctrl temp_match_len[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.306 ns" { clk {} clk~combout {} clk~clkctrl {} temp_match_len[2] {} } { 0.000ns 0.000ns 0.135ns 1.405ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.306 ns" { clk clk~clkctrl temp_match_len[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.306 ns" { clk {} clk~combout {} clk~clkctrl {} temp_match_len[3] {} } { 0.000ns 0.000ns 0.135ns 1.405ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.306 ns" { clk clk~clkctrl temp_match_len[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.306 ns" { clk {} clk~combout {} clk~clkctrl {} temp_match_len[2] {} } { 0.000ns 0.000ns 0.135ns 1.405ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "14.953 ns" { temp_match_len[2] Add3~5 Add3~6 Mux8~0 Mux8~1 Mux8~9 Equal0~8 Equal0~9 always0~2 Add4~1 Add4~3 Add4~5 Add4~6 Selector256~0 temp_match_len[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "14.953 ns" { temp_match_len[2] {} Add3~5 {} Add3~6 {} Mux8~0 {} Mux8~1 {} Mux8~9 {} Equal0~8 {} Equal0~9 {} always0~2 {} Add4~1 {} Add4~3 {} Add4~5 {} Add4~6 {} Selector256~0 {} temp_match_len[3] {} } { 0.000ns 0.708ns 0.000ns 1.595ns 1.119ns 2.943ns 1.443ns 0.367ns 0.392ns 0.366ns 0.000ns 0.000ns 0.000ns 1.035ns 0.000ns } { 0.000ns 0.621ns 0.506ns 0.589ns 0.206ns 0.370ns 0.206ns 0.529ns 0.370ns 0.596ns 0.086ns 0.086ns 0.506ns 0.206ns 0.108ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.306 ns" { clk clk~clkctrl temp_match_len[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.306 ns" { clk {} clk~combout {} clk~clkctrl {} temp_match_len[3] {} } { 0.000ns 0.000ns 0.135ns 1.405ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.306 ns" { clk clk~clkctrl temp_match_len[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.306 ns" { clk {} clk~combout {} clk~clkctrl {} temp_match_len[2] {} } { 0.000ns 0.000ns 0.135ns 1.405ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "search_buff_idx\[3\] code_pos\[0\] clk 11.349 ns register " "Info: tsu for register \"search_buff_idx\[3\]\" (data pin = \"code_pos\[0\]\", clock pin = \"clk\") is 11.349 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.705 ns + Longest pin register " "Info: + Longest pin to register delay is 14.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns code_pos\[0\] 1 PIN PIN_C16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_C16; Fanout = 2; PIN Node = 'code_pos\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_pos[0] } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.047 ns) + CELL(0.621 ns) 8.602 ns Add16~1 2 COMB LCCOMB_X56_Y44_N6 2 " "Info: 2: + IC(7.047 ns) + CELL(0.621 ns) = 8.602 ns; Loc. = LCCOMB_X56_Y44_N6; Fanout = 2; COMB Node = 'Add16~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.668 ns" { code_pos[0] Add16~1 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 9.108 ns Add16~2 3 COMB LCCOMB_X56_Y44_N8 3 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 9.108 ns; Loc. = LCCOMB_X56_Y44_N8; Fanout = 3; COMB Node = 'Add16~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add16~1 Add16~2 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.621 ns) 11.278 ns Add17~3 4 COMB LCCOMB_X58_Y42_N18 2 " "Info: 4: + IC(1.549 ns) + CELL(0.621 ns) = 11.278 ns; Loc. = LCCOMB_X58_Y42_N18; Fanout = 2; COMB Node = 'Add17~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { Add16~2 Add17~3 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.364 ns Add17~5 5 COMB LCCOMB_X58_Y42_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 11.364 ns; Loc. = LCCOMB_X58_Y42_N20; Fanout = 2; COMB Node = 'Add17~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add17~3 Add17~5 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 11.870 ns Add17~6 6 COMB LCCOMB_X58_Y42_N22 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 11.870 ns; Loc. = LCCOMB_X58_Y42_N22; Fanout = 1; COMB Node = 'Add17~6'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add17~5 Add17~6 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.624 ns) 13.545 ns Selector265~0 7 COMB LCCOMB_X57_Y42_N24 1 " "Info: 7: + IC(1.051 ns) + CELL(0.624 ns) = 13.545 ns; Loc. = LCCOMB_X57_Y42_N24; Fanout = 1; COMB Node = 'Selector265~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { Add17~6 Selector265~0 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.651 ns) 14.597 ns Selector265~1 8 COMB LCCOMB_X57_Y42_N30 1 " "Info: 8: + IC(0.401 ns) + CELL(0.651 ns) = 14.597 ns; Loc. = LCCOMB_X57_Y42_N30; Fanout = 1; COMB Node = 'Selector265~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector265~0 Selector265~1 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 14.705 ns search_buff_idx\[3\] 9 REG LCFF_X57_Y42_N31 79 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 14.705 ns; Loc. = LCFF_X57_Y42_N31; Fanout = 79; REG Node = 'search_buff_idx\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector265~1 search_buff_idx[3] } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.657 ns ( 31.67 % ) " "Info: Total cell delay = 4.657 ns ( 31.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.048 ns ( 68.33 % ) " "Info: Total interconnect delay = 10.048 ns ( 68.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "14.705 ns" { code_pos[0] Add16~1 Add16~2 Add17~3 Add17~5 Add17~6 Selector265~0 Selector265~1 search_buff_idx[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "14.705 ns" { code_pos[0] {} code_pos[0]~combout {} Add16~1 {} Add16~2 {} Add17~3 {} Add17~5 {} Add17~6 {} Selector265~0 {} Selector265~1 {} search_buff_idx[3] {} } { 0.000ns 0.000ns 7.047ns 0.000ns 1.549ns 0.000ns 0.000ns 1.051ns 0.401ns 0.000ns } { 0.000ns 0.934ns 0.621ns 0.506ns 0.621ns 0.086ns 0.506ns 0.624ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.316 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 3 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G3 328 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 328; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 3 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.666 ns) 3.316 ns search_buff_idx\[3\] 3 REG LCFF_X57_Y42_N31 79 " "Info: 3: + IC(1.415 ns) + CELL(0.666 ns) = 3.316 ns; Loc. = LCFF_X57_Y42_N31; Fanout = 79; REG Node = 'search_buff_idx\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { clk~clkctrl search_buff_idx[3] } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.26 % ) " "Info: Total cell delay = 1.766 ns ( 53.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.550 ns ( 46.74 % ) " "Info: Total interconnect delay = 1.550 ns ( 46.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.316 ns" { clk clk~clkctrl search_buff_idx[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.316 ns" { clk {} clk~combout {} clk~clkctrl {} search_buff_idx[3] {} } { 0.000ns 0.000ns 0.135ns 1.415ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "14.705 ns" { code_pos[0] Add16~1 Add16~2 Add17~3 Add17~5 Add17~6 Selector265~0 Selector265~1 search_buff_idx[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "14.705 ns" { code_pos[0] {} code_pos[0]~combout {} Add16~1 {} Add16~2 {} Add17~3 {} Add17~5 {} Add17~6 {} Selector265~0 {} Selector265~1 {} search_buff_idx[3] {} } { 0.000ns 0.000ns 7.047ns 0.000ns 1.549ns 0.000ns 0.000ns 1.051ns 0.401ns 0.000ns } { 0.000ns 0.934ns 0.621ns 0.506ns 0.621ns 0.086ns 0.506ns 0.624ns 0.651ns 0.108ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.316 ns" { clk clk~clkctrl search_buff_idx[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.316 ns" { clk {} clk~combout {} clk~clkctrl {} search_buff_idx[3] {} } { 0.000ns 0.000ns 0.135ns 1.415ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk char_nxt\[5\] char_nxt\[5\]~reg0 10.564 ns register " "Info: tco from clock \"clk\" to destination pin \"char_nxt\[5\]\" through register \"char_nxt\[5\]~reg0\" is 10.564 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.282 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 3 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G3 328 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 328; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 3 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.666 ns) 3.282 ns char_nxt\[5\]~reg0 3 REG LCFF_X57_Y39_N11 1 " "Info: 3: + IC(1.381 ns) + CELL(0.666 ns) = 3.282 ns; Loc. = LCFF_X57_Y39_N11; Fanout = 1; REG Node = 'char_nxt\[5\]~reg0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { clk~clkctrl char_nxt[5]~reg0 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.81 % ) " "Info: Total cell delay = 1.766 ns ( 53.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.516 ns ( 46.19 % ) " "Info: Total interconnect delay = 1.516 ns ( 46.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.282 ns" { clk clk~clkctrl char_nxt[5]~reg0 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.282 ns" { clk {} clk~combout {} clk~clkctrl {} char_nxt[5]~reg0 {} } { 0.000ns 0.000ns 0.135ns 1.381ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.978 ns + Longest register pin " "Info: + Longest register to pin delay is 6.978 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns char_nxt\[5\]~reg0 1 REG LCFF_X57_Y39_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y39_N11; Fanout = 1; REG Node = 'char_nxt\[5\]~reg0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { char_nxt[5]~reg0 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.912 ns) + CELL(3.066 ns) 6.978 ns char_nxt\[5\] 2 PIN PIN_G2 0 " "Info: 2: + IC(3.912 ns) + CELL(3.066 ns) = 6.978 ns; Loc. = PIN_G2; Fanout = 0; PIN Node = 'char_nxt\[5\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.978 ns" { char_nxt[5]~reg0 char_nxt[5] } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.066 ns ( 43.94 % ) " "Info: Total cell delay = 3.066 ns ( 43.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.912 ns ( 56.06 % ) " "Info: Total interconnect delay = 3.912 ns ( 56.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.978 ns" { char_nxt[5]~reg0 char_nxt[5] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.978 ns" { char_nxt[5]~reg0 {} char_nxt[5] {} } { 0.000ns 3.912ns } { 0.000ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.282 ns" { clk clk~clkctrl char_nxt[5]~reg0 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.282 ns" { clk {} clk~combout {} clk~clkctrl {} char_nxt[5]~reg0 {} } { 0.000ns 0.000ns 0.135ns 1.381ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.978 ns" { char_nxt[5]~reg0 char_nxt[5] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.978 ns" { char_nxt[5]~reg0 {} char_nxt[5] {} } { 0.000ns 3.912ns } { 0.000ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "curr_state.ENCODE code_valid clk 0.256 ns register " "Info: th for register \"curr_state.ENCODE\" (data pin = \"code_valid\", clock pin = \"clk\") is 0.256 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.330 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 3 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G3 328 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 328; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 3 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.429 ns) + CELL(0.666 ns) 3.330 ns curr_state.ENCODE 3 REG LCFF_X54_Y46_N25 35 " "Info: 3: + IC(1.429 ns) + CELL(0.666 ns) = 3.330 ns; Loc. = LCFF_X54_Y46_N25; Fanout = 35; REG Node = 'curr_state.ENCODE'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { clk~clkctrl curr_state.ENCODE } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.03 % ) " "Info: Total cell delay = 1.766 ns ( 53.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.564 ns ( 46.97 % ) " "Info: Total interconnect delay = 1.564 ns ( 46.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.330 ns" { clk clk~clkctrl curr_state.ENCODE } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.330 ns" { clk {} clk~combout {} clk~clkctrl {} curr_state.ENCODE {} } { 0.000ns 0.000ns 0.135ns 1.429ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.380 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.070 ns) 1.070 ns code_valid 1 PIN PIN_G15 6 " "Info: 1: + IC(0.000 ns) + CELL(1.070 ns) = 1.070 ns; Loc. = PIN_G15; Fanout = 6; PIN Node = 'code_valid'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_valid } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.832 ns) + CELL(0.370 ns) 3.272 ns Selector302~0 2 COMB LCCOMB_X54_Y46_N24 1 " "Info: 2: + IC(1.832 ns) + CELL(0.370 ns) = 3.272 ns; Loc. = LCCOMB_X54_Y46_N24; Fanout = 1; COMB Node = 'Selector302~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.202 ns" { code_valid Selector302~0 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.380 ns curr_state.ENCODE 3 REG LCFF_X54_Y46_N25 35 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.380 ns; Loc. = LCFF_X54_Y46_N25; Fanout = 35; REG Node = 'curr_state.ENCODE'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector302~0 curr_state.ENCODE } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.548 ns ( 45.80 % ) " "Info: Total cell delay = 1.548 ns ( 45.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.832 ns ( 54.20 % ) " "Info: Total interconnect delay = 1.832 ns ( 54.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.380 ns" { code_valid Selector302~0 curr_state.ENCODE } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.380 ns" { code_valid {} code_valid~combout {} Selector302~0 {} curr_state.ENCODE {} } { 0.000ns 0.000ns 1.832ns 0.000ns } { 0.000ns 1.070ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.330 ns" { clk clk~clkctrl curr_state.ENCODE } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.330 ns" { clk {} clk~combout {} clk~clkctrl {} curr_state.ENCODE {} } { 0.000ns 0.000ns 0.135ns 1.429ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.380 ns" { code_valid Selector302~0 curr_state.ENCODE } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.380 ns" { code_valid {} code_valid~combout {} Selector302~0 {} curr_state.ENCODE {} } { 0.000ns 0.000ns 1.832ns 0.000ns } { 0.000ns 1.070ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 11 11:13:58 2020 " "Info: Processing ended: Mon May 11 11:13:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 11 11:13:58 2020 " "Info: Processing started: Mon May 11 11:13:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LZE -c LZE " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off LZE -c LZE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "LZE.vo LZE_v.sdo D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/simulation/modelsim/ simulation " "Info: Generated files \"LZE.vo\" and \"LZE_v.sdo\" in directory \"D:/Code/git/DIGITAL-IC-DESIGN/LZ77/gate_level/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 11 11:13:59 2020 " "Info: Processing ended: Mon May 11 11:13:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 30 s " "Info: Quartus II Full Compilation was successful. 0 errors, 30 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
