# Reading pref.tcl
# //  Questa Intel FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do pipelined_processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fe/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:31:47 on Dec 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v 
# -- Compiling module pipelined_processor
# 
# Top level modules:
# 	pipelined_processor
# End time: 21:31:47 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:31:47 on Dec 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v 
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 21:31:47 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb {D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/InstractionMemory_tb.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:31:47 on Dec 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb" D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/InstractionMemory_tb.v 
# -- Compiling module InstractionMemory_tb
# 
# Top level modules:
# 	InstractionMemory_tb
# End time: 21:31:47 on Dec 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  InstractionMemory_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" InstractionMemory_tb 
# Start time: 21:31:47 on Dec 22,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.InstractionMemory_tb(fast)
# Loading work.InstructionMemory(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (30) for port 'address'. The port definition is at: D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /InstractionMemory_tb/uut1 File: D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/InstractionMemory_tb.v Line: 12
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time=0 | Clock=0 | address=00000000 | q=00000000 
# Time=10000 | Clock=1 | address=00000000 | q=00000000 
# Time=20000 | Clock=0 | address=00000004 | q=00000000 
# Time=30000 | Clock=1 | address=00000004 | q=00000001 
# Time=40000 | Clock=0 | address=00000008 | q=00000001 
# Time=50000 | Clock=1 | address=00000008 | q=00000002 
# Time=60000 | Clock=0 | address=0000000c | q=00000002 
# Time=70000 | Clock=1 | address=0000000c | q=00000003 
# Time=80000 | Clock=0 | address=00000010 | q=00000003 
# Time=90000 | Clock=1 | address=00000010 | q=00000004 
# Time=100000 | Clock=0 | address=00000014 | q=00000004 
# Time=110000 | Clock=1 | address=00000014 | q=00000005 
# Time=120000 | Clock=0 | address=000000ff | q=00000005 
# Time=130000 | Clock=1 | address=000000ff | q=00000006 
# Time=140000 | Clock=0 | address=000000ff | q=00000006 
# Time=150000 | Clock=1 | address=000000ff | q=00000000 
# Time=160000 | Clock=0 | address=000000ff | q=00000000 
# ** Note: $finish    : D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/InstractionMemory_tb.v(41)
#    Time: 170 ns  Iteration: 0  Instance: /InstractionMemory_tb
# End time: 21:31:55 on Dec 22,2024, Elapsed time: 0:00:08
# Errors: 0, Warnings: 2
