----------------------------------------------------------------------
State after executing cycle: 0
IF.nop: False
IF.PC: 4
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 131
ID.PC: 0
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 1
IF.nop: False
IF.PC: 8
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 4260115
ID.PC: 4
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 1
EX.wrt_mem: 0
EX.alu_op: 3
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 2
IF.nop: False
IF.PC: 12
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 1115235
ID.PC: 8
EX.nop: False
EX.Imm: 0
EX.rs1: 2
EX.rs2: 0
EX.rd: 2
EX.wrt_mem: 0
EX.alu_op: 19
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 4
EX.forward_reg: 1
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 1
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: True
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 3
IF.nop: False
IF.PC: 12
IF.taken: False
IF.bubble: True
ID.nop: False
ID.Instr: 0
ID.PC: 12
EX.nop: False
EX.Imm: 0
EX.rs1: 2
EX.rs2: 1
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 99
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 8
EX.forward_reg: 2
EX.forward_data: 4
EX.PC: 16
MEM.nop: False
MEM.ALUresult: 4
MEM.Store_data: 0
MEM.wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 1
MEM.forward_data: 8
WB.nop: False
WB.wrt_data: 8
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 1
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 4
IF.nop: False
IF.PC: 16
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 4288672239
ID.PC: 12
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 2
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 4
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 2
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 4
IF.taken: False
IF.bubble: True
ID.nop: False
ID.Instr: 0
ID.PC: 4
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 3
EX.wrt_mem: 0
EX.alu_op: 111
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 2097144
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 6
IF.nop: False
IF.PC: 8
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 4260115
ID.PC: 4
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 3
EX.forward_data: 8
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 8
MEM.Store_data: 0
MEM.wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 7
IF.nop: False
IF.PC: 12
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 1115235
ID.PC: 8
EX.nop: False
EX.Imm: 0
EX.rs1: 2
EX.rs2: 0
EX.rd: 2
EX.wrt_mem: 0
EX.alu_op: 19
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 4
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 3
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 8
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 3
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 8
IF.nop: False
IF.PC: 12
IF.taken: False
IF.bubble: True
ID.nop: False
ID.Instr: 0
ID.PC: 12
EX.nop: False
EX.Imm: 0
EX.rs1: 2
EX.rs2: 1
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 99
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 8
EX.forward_reg: 2
EX.forward_data: 8
EX.PC: 16
MEM.nop: False
MEM.ALUresult: 8
MEM.Store_data: 0
MEM.wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 9
IF.nop: False
IF.PC: 16
IF.taken: False
IF.bubble: True
ID.nop: False
ID.Instr: 0
ID.PC: 16
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 2
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 8
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 2
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 10
IF.nop: True
IF.PC: 16
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 0
ID.PC: 16
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: True
IF.PC: 16
IF.taken: False
IF.bubble: False
ID.nop: True
ID.Instr: 0
ID.PC: 0
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 12
IF.nop: True
IF.PC: 16
IF.taken: False
IF.bubble: False
ID.nop: True
ID.Instr: 0
ID.PC: 0
EX.nop: True
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 13
IF.nop: True
IF.PC: 16
IF.taken: False
IF.bubble: False
ID.nop: True
ID.Instr: 0
ID.PC: 0
EX.nop: True
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: True
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 14
IF.nop: True
IF.PC: 16
IF.taken: False
IF.bubble: False
ID.nop: True
ID.Instr: 0
ID.PC: 0
EX.nop: True
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: True
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: True
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 15
IF.nop: False
IF.PC: 16
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 0
ID.PC: 0
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
