`timescale 1 ns/1 ps

module p1_3v ();
// generated by Concept HDL Direct Version 05.20-p009 02-Dec-98
// on Tue Oct 03 12:01:16 2000
// from devparts_lib/P1_3V/sch_1





  `ifdef VAN


  `else

  `endif

// begin instances 

endmodule // p1_3v(sch_1) 
