// Seed: 1600344735
module module_0 ();
  logic [7:0] id_1;
  assign id_1[1] = -1;
  wire id_2;
  ;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd62
) (
    input supply1 id_0,
    output tri1 id_1
    , id_15,
    input tri1 id_2
    , id_16,
    output wand id_3,
    input wor id_4,
    output tri id_5,
    output wire id_6,
    input tri1 id_7,
    output uwire id_8,
    input wand id_9,
    output tri1 id_10,
    input wand _id_11,
    input wor id_12,
    input tri1 id_13
);
  logic [-1 : id_11] id_17;
  ;
  assign id_17 = -1 * -1;
  logic id_18 = id_13;
  module_0 modCall_1 ();
  wire id_19, id_20;
  logic id_21;
endmodule
