Release 10.1.03 - xst K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/atana/RTI/dnepr/hw/mm010_dd13/pcores/optical_delay_meter_v1_00_a/test_meter/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to /home/atana/RTI/dnepr/hw/mm010_dd13/pcores/optical_delay_meter_v1_00_a/test_meter/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: meter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "meter.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "meter"
Output Format                      : NGC
Target Device                      : xc4vfx20-10-ff672

---- Source Options
Top Module Name                    : meter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Library Search Order               : meter.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13/pcores/optical_delay_meter_v1_00_a/hdl/vhdl/meter.vhd" in Library work.
Entity <meter> compiled.
Entity <meter> (Architecture <imp>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <meter> in library <work> (architecture <imp>) with generics.
	code = "001100111100"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <meter> in library <work> (Architecture <imp>).
	code = "001100111100"
INFO:Xst:1561 - "/home/atana/RTI/dnepr/hw/mm010_dd13/pcores/optical_delay_meter_v1_00_a/hdl/vhdl/meter.vhd" line 83: Mux is complete : default of case is discarded
Entity <meter> analyzed. Unit <meter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <meter>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13/pcores/optical_delay_meter_v1_00_a/hdl/vhdl/meter.vhd".
    Found 16-bit register for signal <cnt>.
    Found 16-bit up counter for signal <counter>.
    Found 12-bit register for signal <end_tr_buf>.
    Found 12-bit register for signal <rc_buf>.
    Found 1-bit register for signal <state>.
    Found 8-bit register for signal <status_in>.
    Found 12-bit register for signal <tr_buf>.
    Summary:
	inferred   1 Counter(s).
	inferred  61 D-type flip-flop(s).
Unit <meter> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 6
 1-bit register                                        : 1
 12-bit register                                       : 3
 16-bit register                                       : 1
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '4vfx20.nph' in environment /opt/Xilinx/10.1/ISE.
WARNING:Xst:1293 - FF/Latch <tr_buf_0> has a constant value of 0 in block <meter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tr_buf_1> has a constant value of 0 in block <meter>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <tr_buf_2> in Unit <meter> is equivalent to the following FF/Latch, which will be removed : <end_tr_buf_0> 

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 58
 Flip-Flops                                            : 58

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <meter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block meter, actual ratio is 0.

Final Macro Processing ...

Processing Unit <meter> :
	Found 11-bit shift register for signal <end_tr_buf_11>.
Unit <meter> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 63
 Flip-Flops                                            : 63
# Shift Registers                                      : 1
 11-bit shift register                                 : 1

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : meter.ngr
Top Level Output File Name         : meter
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 29

Cell Usage :
# BELS                             : 91
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 15
#      LUT2                        : 1
#      LUT3                        : 25
#      LUT3_L                      : 2
#      LUT4                        : 10
#      LUT4_D                      : 2
#      MUXCY                       : 15
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 75
#      FD                          : 31
#      FDR                         : 23
#      FDRE                        : 15
#      FDS                         : 5
#      FDSE                        : 1
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 3
#      OBUF                        : 25
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx20ff672-10 

 Number of Slices:                       48  out of   8544     0%  
 Number of Slice Flip Flops:             75  out of  17088     0%  
 Number of 4 input LUTs:                 59  out of  17088     0%  
    Number used as logic:                58
    Number used as Shift registers:       1
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of    320     9%  
 Number of GCLKs:                         1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 76    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 3.291ns (Maximum Frequency: 303.845MHz)
   Minimum input arrival time before clock: 2.735ns
   Maximum output required time after clock: 4.694ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.291ns (frequency: 303.845MHz)
  Total number of paths / destination ports: 603 / 105
-------------------------------------------------------------------------
Delay:               3.291ns (Levels of Logic = 4)
  Source:            rc_buf_4 (FF)
  Destination:       status_in_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: rc_buf_4 to status_in_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.360   0.758  rc_buf_4 (rc_buf_4)
     LUT4:I0->O            3   0.195   0.600  rc_complete_cmp_eq000017 (rc_complete_cmp_eq000017)
     LUT3:I1->O            8   0.195   0.608  rc_complete_cmp_eq000037 (rc_complete)
     LUT3_L:I2->LO         1   0.195   0.163  status_in_not00011 (status_in_not0001)
     LUT3:I2->O            1   0.195   0.000  status_in_0_rstpot (status_in_0_rstpot)
     FDR:D                     0.022          status_in_0
    ----------------------------------------
    Total                      3.291ns (1.162ns logic, 2.129ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              2.735ns (Levels of Logic = 1)
  Source:            ft_edge (PAD)
  Destination:       tr_buf_6 (FF)
  Destination Clock: clk rising

  Data Path: ft_edge to tr_buf_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.965   0.708  ft_edge_IBUF (N02)
     FDR:R                     1.062          tr_buf_6
    ----------------------------------------
    Total                      2.735ns (2.027ns logic, 0.708ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              4.694ns (Levels of Logic = 1)
  Source:            status_in_7 (FF)
  Destination:       status<7> (PAD)
  Source Clock:      clk rising

  Data Path: status_in_7 to status<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.360   0.377  status_in_7 (status_in_7)
     OBUF:I->O                 3.957          status_7_OBUF (status<7>)
    ----------------------------------------
    Total                      4.694ns (4.317ns logic, 0.377ns route)
                                       (92.0% logic, 8.0% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.25 secs
 
--> 


Total memory usage is 225160 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

