
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003529                       # Number of seconds simulated
sim_ticks                                  3529165659                       # Number of ticks simulated
final_tick                               533093545596                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  62533                       # Simulator instruction rate (inst/s)
host_op_rate                                    79271                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 109090                       # Simulator tick rate (ticks/s)
host_mem_usage                               16898960                       # Number of bytes of host memory used
host_seconds                                 32351.10                       # Real time elapsed on the host
sim_insts                                  2023023643                       # Number of instructions simulated
sim_ops                                    2564501360                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        66048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        30976                       # Number of bytes read from this memory
system.physmem.bytes_read::total               100224                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        83968                       # Number of bytes written to this memory
system.physmem.bytes_written::total             83968                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          516                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          242                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   783                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             656                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  656                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       398961                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18714905                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       507769                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8777145                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                28398780                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       398961                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       507769                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             906730                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          23792592                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               23792592                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          23792592                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       398961                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18714905                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       507769                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8777145                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               52191373                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8463228                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3112737                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2555897                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       203169                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1257331                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1202702                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314873                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8865                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3202223                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17070199                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3112737                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1517575                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3662607                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1085714                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        643690                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565379                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80273                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8388043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.501479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.341215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4725436     56.34%     56.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366142      4.37%     60.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318586      3.80%     64.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342795      4.09%     68.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          298027      3.55%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154307      1.84%     73.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101861      1.21%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          271108      3.23%     78.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1809781     21.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8388043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367795                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.016984                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3371439                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       599930                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3481423                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56552                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        878690                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507203                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1086                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20243250                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6249                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        878690                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3539606                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         253338                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        69988                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3366085                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       280328                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19549662                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          423                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        176890                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76158                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           34                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27154064                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91129726                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91129726                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10347080                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3314                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1717                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           743793                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1938668                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007062                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25714                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       267027                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18426232                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3312                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14775625                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28797                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6151328                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18802266                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          116                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8388043                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761510                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.913560                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2975110     35.47%     35.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1796384     21.42%     56.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1168026     13.92%     70.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       763047      9.10%     79.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       763548      9.10%     89.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       439869      5.24%     94.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       340124      4.05%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75713      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66222      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8388043                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108021     68.68%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         22131     14.07%     82.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27132     17.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12140992     82.17%     82.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200675      1.36%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578752     10.68%     94.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       853609      5.78%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14775625                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.745862                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             157289                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010645                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38125377                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24580996                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14358578                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14932914                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26388                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       709465                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227162                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        878690                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         180826                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16028                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18429544                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30806                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1938668                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007062                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1714                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11257                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          792                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          125                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122619                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115309                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237928                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14515850                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485039                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       259773                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2313176                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057197                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            828137                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.715167                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14373089                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14358578                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9357320                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26128104                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.696584                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358132                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6190574                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205274                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7509353                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629878                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.176606                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2984742     39.75%     39.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041928     27.19%     66.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837886     11.16%     78.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       427843      5.70%     83.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       366057      4.87%     88.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       177850      2.37%     91.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       199558      2.66%     93.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100640      1.34%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372849      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7509353                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372849                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25566405                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37739464                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3669                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  75185                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.846323                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.846323                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.181582                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.181582                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65545620                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19683472                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18996619                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8463228                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3142495                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2563326                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       211384                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1331302                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1226492                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          338294                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9517                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3143597                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17266611                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3142495                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1564786                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3834889                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1121255                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        512360                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1551880                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       102471                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8398156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.549514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.297044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4563267     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          253018      3.01%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          474426      5.65%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          470349      5.60%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          292518      3.48%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          232419      2.77%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          147323      1.75%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          136494      1.63%     78.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1828342     21.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8398156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371312                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.040192                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3280039                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       506258                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3682128                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22655                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        907069                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       529647                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20716114                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        907069                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3519926                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          99409                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        81138                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3460318                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       330290                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19963937                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        136734                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       101869                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28024821                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93137281                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93137281                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17291519                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10733296                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3535                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1704                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           926167                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1853971                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       941064                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11826                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       425173                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18818881                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3408                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14963735                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28693                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6393029                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19587282                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8398156                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.781788                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.890685                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2863877     34.10%     34.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1801172     21.45%     55.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1260971     15.01%     70.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       788463      9.39%     79.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       820678      9.77%     89.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       403877      4.81%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       313790      3.74%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        72229      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73099      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8398156                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          93340     72.56%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18205     14.15%     86.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17102     13.29%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12521610     83.68%     83.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       200988      1.34%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1703      0.01%     85.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1447653      9.67%     94.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       791781      5.29%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14963735                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.768088                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             128647                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008597                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38482966                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25215354                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14624034                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15092382                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47280                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       726352                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          189                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       226653                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        907069                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          51588                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9100                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18822292                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        37526                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1853971                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       941064                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1704                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7128                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       131283                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118445                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249728                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14767039                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1381868                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       196696                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2156659                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2092973                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            774791                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.744847                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14628763                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14624034                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9323742                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26758143                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.727950                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348445                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10071416                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12401253                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6421080                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3408                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       213719                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7491086                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.655468                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.145610                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2835597     37.85%     37.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2099671     28.03%     65.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       871869     11.64%     77.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       434124      5.80%     83.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       437193      5.84%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       178209      2.38%     91.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       182227      2.43%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95275      1.27%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       356921      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7491086                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10071416                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12401253                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1842030                       # Number of memory references committed
system.switch_cpus1.commit.loads              1127619                       # Number of loads committed
system.switch_cpus1.commit.membars               1704                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1789974                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11172644                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       255786                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       356921                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25956498                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38552360                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  65072                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10071416                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12401253                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10071416                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.840322                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.840322                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.190021                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.190021                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66337586                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20316387                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19024854                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3408                       # number of misc regfile writes
system.l2.replacements                            783                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                          1406167                       # Total number of references to valid blocks.
system.l2.sampled_refs                          66319                       # Sample count of references to valid blocks.
system.l2.avg_refs                          21.203079                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         21446.617820                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.966208                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    272.415691                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.977103                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    122.692667                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             54.810661                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          22915.318833                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst             70.915509                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          20628.285507                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.327249                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000167                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.004157                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001872                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000836                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.349660                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.001082                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.314763                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         9308                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3767                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   13075                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4953                       # number of Writeback hits
system.l2.Writeback_hits::total                  4953                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         9308                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3767                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13075                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         9308                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3767                       # number of overall hits
system.l2.overall_hits::total                   13075                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          516                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          242                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   783                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          516                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          242                       # number of demand (read+write) misses
system.l2.demand_misses::total                    783                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          516                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          242                       # number of overall misses
system.l2.overall_misses::total                   783                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       461238                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     22689843                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       595747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     11502719                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        35249547                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       461238                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     22689843                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       595747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     11502719                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         35249547                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       461238                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     22689843                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       595747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     11502719                       # number of overall miss cycles
system.l2.overall_miss_latency::total        35249547                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9824                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4009                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               13858                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4953                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4953                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9824                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4009                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                13858                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9824                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4009                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               13858                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.052524                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.060364                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.056502                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.052524                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.060364                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.056502                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.052524                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.060364                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.056502                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 41930.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 43972.563953                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42553.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 47531.896694                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45018.578544                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 41930.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 43972.563953                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42553.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 47531.896694                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45018.578544                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 41930.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 43972.563953                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42553.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 47531.896694                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45018.578544                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  656                       # number of writebacks
system.l2.writebacks::total                       656                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          516                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          242                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              783                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          242                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               783                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          242                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              783                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       398914                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     19686557                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       515356                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     10108715                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     30709542                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       398914                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     19686557                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       515356                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     10108715                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     30709542                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       398914                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     19686557                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       515356                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     10108715                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     30709542                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.052524                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.060364                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.056502                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.052524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.060364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056502                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.052524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.060364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.056502                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36264.909091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38152.242248                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36811.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41771.549587                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39220.360153                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36264.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 38152.242248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36811.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 41771.549587                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39220.360153                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36264.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 38152.242248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36811.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 41771.549587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39220.360153                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.966189                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573029                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817736.894737                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.966189                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017574                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882959                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565368                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565368                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565368                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565368                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565368                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565368                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       517608                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       517608                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       517608                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       517608                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       517608                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       517608                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565379                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565379                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565379                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565379                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565379                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565379                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47055.272727                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47055.272727                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47055.272727                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47055.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47055.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47055.272727                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       477908                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       477908                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       477908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       477908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       477908                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       477908                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43446.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43446.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43446.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43446.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43446.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43446.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9824                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469131                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10080                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17308.445536                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.910492                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.089508                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898088                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101912                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167374                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167374                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776687                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776687                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1650                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1650                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944061                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944061                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944061                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944061                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37617                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37617                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            5                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37622                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37622                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37622                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37622                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    930385059                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    930385059                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       171901                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       171901                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    930556960                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    930556960                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    930556960                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    930556960                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1204991                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1204991                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1650                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1650                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981683                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981683                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981683                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981683                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031218                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031218                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018985                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018985                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018985                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018985                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 24733.100965                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24733.100965                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34380.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34380.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 24734.383074                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24734.383074                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 24734.383074                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24734.383074                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3770                       # number of writebacks
system.cpu0.dcache.writebacks::total             3770                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27793                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27793                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27798                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27798                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27798                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27798                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9824                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9824                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9824                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9824                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9824                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9824                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    119476043                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    119476043                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    119476043                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    119476043                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    119476043                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    119476043                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008153                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008153                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004957                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004957                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004957                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004957                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 12161.649328                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12161.649328                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 12161.649328                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12161.649328                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 12161.649328                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12161.649328                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.977072                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004511737                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2169571.786177                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.977072                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022399                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741950                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1551863                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1551863                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1551863                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1551863                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1551863                       # number of overall hits
system.cpu1.icache.overall_hits::total        1551863                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       788721                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       788721                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       788721                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       788721                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       788721                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       788721                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1551880                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1551880                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1551880                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1551880                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1551880                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1551880                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 46395.352941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46395.352941                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 46395.352941                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 46395.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       636757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       636757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       636757                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       636757                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45482.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45482.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 45482.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 45482.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4009                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153868110                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4265                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36076.930832                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.889934                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.110066                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.862851                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.137149                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1053871                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1053871                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       711067                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        711067                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1704                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1704                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1704                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1704                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1764938                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1764938                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1764938                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1764938                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10407                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10407                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10407                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10407                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10407                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10407                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    271059623                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    271059623                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    271059623                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    271059623                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    271059623                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    271059623                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1064278                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1064278                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       711067                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       711067                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1704                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1704                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1775345                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1775345                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1775345                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1775345                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009778                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009778                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005862                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005862                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005862                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005862                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26045.894398                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26045.894398                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26045.894398                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26045.894398                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26045.894398                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26045.894398                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1183                       # number of writebacks
system.cpu1.dcache.writebacks::total             1183                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6398                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6398                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6398                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6398                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6398                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6398                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4009                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4009                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4009                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4009                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4009                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4009                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     39269478                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     39269478                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     39269478                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     39269478                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     39269478                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     39269478                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003767                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003767                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002258                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002258                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002258                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002258                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data  9795.330007                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9795.330007                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data  9795.330007                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  9795.330007                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data  9795.330007                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  9795.330007                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
