Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Oct 28 17:23:56 2022
| Host         : DESKTOP-O778VJE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Digit4_Display_timing_summary_routed.rpt -pb Digit4_Display_timing_summary_routed.pb -rpx Digit4_Display_timing_summary_routed.rpx -warn_on_violation
| Design       : Digit4_Display
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (58)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: Clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_sel[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_sel[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DFRQ/cnt_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DFRQ/cnt_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DFRQ/cnt_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DFRQ/cnt_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (58)
-------------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   69          inf        0.000                      0                   69           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DCNT/CNT.cnt_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg7_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.315ns  (logic 4.520ns (36.700%)  route 7.795ns (63.300%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  DCNT/CNT.cnt_o_reg[0]/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DCNT/CNT.cnt_o_reg[0]/Q
                         net (fo=10, routed)          3.103     3.621    DCNT/cnt2[0]
    SLICE_X65Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.745 r  DCNT/Seg7_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           2.885     6.630    DCNT/sel0[0]
    SLICE_X65Y91         LUT4 (Prop_lut4_I0_O)        0.150     6.780 r  DCNT/Seg7_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.808     8.587    Seg7_out_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.728    12.315 r  Seg7_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.315    Seg7_out[0]
    D7                                                                r  Seg7_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DCNT/CNT.cnt_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg7_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.153ns  (logic 4.489ns (36.932%)  route 7.665ns (63.068%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  DCNT/CNT.cnt_o_reg[0]/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DCNT/CNT.cnt_o_reg[0]/Q
                         net (fo=10, routed)          3.103     3.621    DCNT/cnt2[0]
    SLICE_X65Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.745 r  DCNT/Seg7_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           2.657     6.402    DCNT/sel0[0]
    SLICE_X65Y91         LUT4 (Prop_lut4_I3_O)        0.119     6.521 r  DCNT/Seg7_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.905     8.426    Seg7_out_OBUF[6]
    B5                   OBUF (Prop_obuf_I_O)         3.728    12.153 r  Seg7_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.153    Seg7_out[6]
    B5                                                                r  Seg7_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DCNT/CNT.cnt_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg7_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.126ns  (logic 4.284ns (35.326%)  route 7.843ns (64.674%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  DCNT/CNT.cnt_o_reg[0]/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DCNT/CNT.cnt_o_reg[0]/Q
                         net (fo=10, routed)          3.103     3.621    DCNT/cnt2[0]
    SLICE_X65Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.745 r  DCNT/Seg7_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           2.885     6.630    DCNT/sel0[0]
    SLICE_X65Y91         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  DCNT/Seg7_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.855     8.609    Seg7_out_OBUF[1]
    C5                   OBUF (Prop_obuf_I_O)         3.518    12.126 r  Seg7_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.126    Seg7_out[1]
    C5                                                                r  Seg7_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DCNT/CNT.cnt_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg7_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.767ns  (logic 4.301ns (36.551%)  route 7.466ns (63.449%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  DCNT/CNT.cnt_o_reg[0]/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DCNT/CNT.cnt_o_reg[0]/Q
                         net (fo=10, routed)          3.103     3.621    DCNT/cnt2[0]
    SLICE_X65Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.745 r  DCNT/Seg7_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           2.361     6.106    DCNT/sel0[0]
    SLICE_X65Y89         LUT4 (Prop_lut4_I3_O)        0.124     6.230 r  DCNT/Seg7_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.002     8.232    Seg7_out_OBUF[4]
    A7                   OBUF (Prop_obuf_I_O)         3.535    11.767 r  Seg7_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.767    Seg7_out[4]
    A7                                                                r  Seg7_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DCNT/CNT.cnt_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg7_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.733ns  (logic 4.306ns (36.698%)  route 7.428ns (63.302%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  DCNT/CNT.cnt_o_reg[0]/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DCNT/CNT.cnt_o_reg[0]/Q
                         net (fo=10, routed)          3.103     3.621    DCNT/cnt2[0]
    SLICE_X65Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.745 r  DCNT/Seg7_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           2.657     6.402    DCNT/sel0[0]
    SLICE_X65Y91         LUT4 (Prop_lut4_I3_O)        0.124     6.526 r  DCNT/Seg7_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.668     8.194    Seg7_out_OBUF[3]
    B7                   OBUF (Prop_obuf_I_O)         3.540    11.733 r  Seg7_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.733    Seg7_out[3]
    B7                                                                r  Seg7_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DCNT/CNT.cnt_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg7_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.605ns  (logic 4.477ns (38.576%)  route 7.128ns (61.424%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  DCNT/CNT.cnt_o_reg[0]/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DCNT/CNT.cnt_o_reg[0]/Q
                         net (fo=10, routed)          3.103     3.621    DCNT/cnt2[0]
    SLICE_X65Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.745 r  DCNT/Seg7_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           2.361     6.106    DCNT/sel0[0]
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.118     6.224 r  DCNT/Seg7_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.664     7.888    Seg7_out_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.717    11.605 r  Seg7_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.605    Seg7_out[5]
    D6                                                                r  Seg7_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DCNT/CNT.cnt_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg7_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.274ns  (logic 4.309ns (38.223%)  route 6.965ns (61.777%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  DCNT/CNT.cnt_o_reg[0]/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DCNT/CNT.cnt_o_reg[0]/Q
                         net (fo=10, routed)          3.103     3.621    DCNT/cnt2[0]
    SLICE_X65Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.745 f  DCNT/Seg7_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           2.189     5.934    DCNT/sel0[0]
    SLICE_X65Y81         LUT4 (Prop_lut4_I0_O)        0.124     6.058 r  DCNT/Seg7_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.672     7.731    Seg7_out_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.543    11.274 r  Seg7_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.274    Seg7_out[2]
    A5                                                                r  Seg7_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DCNT/CNT.cnt_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Digit_En_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.142ns  (logic 4.176ns (58.471%)  route 2.966ns (41.529%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  DCNT/CNT.cnt_o_reg[0]/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  DCNT/CNT.cnt_o_reg[0]/Q
                         net (fo=10, routed)          0.703     1.221    DCNT/cnt2[0]
    SLICE_X65Y83         LUT2 (Prop_lut2_I1_O)        0.124     1.345 r  DCNT/Digit_En_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.264     3.608    Digit_En_out_OBUF[3]
    A8                   OBUF (Prop_obuf_I_O)         3.534     7.142 r  Digit_En_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.142    Digit_En_out[3]
    A8                                                                r  Digit_En_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DCNT/CNT.cnt_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Digit_En_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.997ns  (logic 4.343ns (62.074%)  route 2.654ns (37.926%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE                         0.000     0.000 r  DCNT/CNT.cnt_o_reg[1]/C
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DCNT/CNT.cnt_o_reg[1]/Q
                         net (fo=9, routed)           0.536     0.992    DCNT/cnt2[1]
    SLICE_X65Y83         LUT2 (Prop_lut2_I1_O)        0.152     1.144 r  DCNT/Digit_En_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.118     3.262    Digit_En_out_OBUF[2]
    C7                   OBUF (Prop_obuf_I_O)         3.735     6.997 r  Digit_En_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.997    Digit_En_out[2]
    C7                                                                r  Digit_En_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DCNT/CNT.cnt_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Digit_En_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.489ns  (logic 4.099ns (63.167%)  route 2.390ns (36.833%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE                         0.000     0.000 r  DCNT/CNT.cnt_o_reg[1]/C
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DCNT/CNT.cnt_o_reg[1]/Q
                         net (fo=9, routed)           0.531     0.987    DCNT/cnt2[1]
    SLICE_X65Y83         LUT2 (Prop_lut2_I0_O)        0.124     1.111 r  DCNT/Digit_En_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.859     2.970    Digit_En_out_OBUF[0]
    D5                   OBUF (Prop_obuf_I_O)         3.519     6.489 r  Digit_En_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.489    Digit_En_out[0]
    D5                                                                r  Digit_En_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DFRQ/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFRQ/cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE                         0.000     0.000 r  DFRQ/cnt_reg[15]/C
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DFRQ/cnt_reg[15]/Q
                         net (fo=2, routed)           0.117     0.258    DFRQ/cnt_reg[15]
    SLICE_X65Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  DFRQ/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    DFRQ/cnt_reg[12]_i_1_n_4
    SLICE_X65Y52         FDRE                                         r  DFRQ/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFRQ/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFRQ/cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE                         0.000     0.000 r  DFRQ/cnt_reg[19]/C
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DFRQ/cnt_reg[19]/Q
                         net (fo=2, routed)           0.117     0.258    DFRQ/cnt_reg[19]
    SLICE_X65Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  DFRQ/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    DFRQ/cnt_reg[16]_i_1_n_4
    SLICE_X65Y53         FDRE                                         r  DFRQ/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFRQ/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFRQ/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE                         0.000     0.000 r  DFRQ/cnt_reg[7]/C
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DFRQ/cnt_reg[7]/Q
                         net (fo=2, routed)           0.117     0.258    DFRQ/cnt_reg[7]
    SLICE_X65Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  DFRQ/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    DFRQ/cnt_reg[4]_i_1_n_4
    SLICE_X65Y50         FDRE                                         r  DFRQ/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFRQ/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFRQ/cnt_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE                         0.000     0.000 r  DFRQ/cnt_reg[27]/C
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DFRQ/cnt_reg[27]/Q
                         net (fo=2, routed)           0.119     0.260    DFRQ/cnt_reg[27]
    SLICE_X65Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  DFRQ/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    DFRQ/cnt_reg[24]_i_1_n_4
    SLICE_X65Y55         FDRE                                         r  DFRQ/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFRQ/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFRQ/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE                         0.000     0.000 r  DFRQ/cnt_reg[3]/C
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DFRQ/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    DFRQ/cnt_reg[3]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  DFRQ/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.368    DFRQ/cnt_reg[0]_i_2_n_4
    SLICE_X65Y49         FDRE                                         r  DFRQ/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFRQ/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFRQ/cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE                         0.000     0.000 r  DFRQ/cnt_reg[11]/C
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DFRQ/cnt_reg[11]/Q
                         net (fo=2, routed)           0.120     0.261    DFRQ/cnt_reg[11]
    SLICE_X65Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  DFRQ/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    DFRQ/cnt_reg[8]_i_1_n_4
    SLICE_X65Y51         FDRE                                         r  DFRQ/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFRQ/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFRQ/cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE                         0.000     0.000 r  DFRQ/cnt_reg[12]/C
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DFRQ/cnt_reg[12]/Q
                         net (fo=2, routed)           0.116     0.257    DFRQ/cnt_reg[12]
    SLICE_X65Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  DFRQ/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    DFRQ/cnt_reg[12]_i_1_n_7
    SLICE_X65Y52         FDRE                                         r  DFRQ/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFRQ/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFRQ/cnt_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE                         0.000     0.000 r  DFRQ/cnt_reg[24]/C
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DFRQ/cnt_reg[24]/Q
                         net (fo=2, routed)           0.116     0.257    DFRQ/cnt_reg[24]
    SLICE_X65Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  DFRQ/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    DFRQ/cnt_reg[24]_i_1_n_7
    SLICE_X65Y55         FDRE                                         r  DFRQ/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFRQ/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFRQ/cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE                         0.000     0.000 r  DFRQ/cnt_reg[4]/C
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DFRQ/cnt_reg[4]/Q
                         net (fo=2, routed)           0.116     0.257    DFRQ/cnt_reg[4]
    SLICE_X65Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  DFRQ/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    DFRQ/cnt_reg[4]_i_1_n_7
    SLICE_X65Y50         FDRE                                         r  DFRQ/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFRQ/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFRQ/cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE                         0.000     0.000 r  DFRQ/cnt_reg[14]/C
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DFRQ/cnt_reg[14]/Q
                         net (fo=2, routed)           0.120     0.261    DFRQ/cnt_reg[14]
    SLICE_X65Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  DFRQ/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    DFRQ/cnt_reg[12]_i_1_n_5
    SLICE_X65Y52         FDRE                                         r  DFRQ/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------





