CC10001_ADC_NUM_CHANNELS,VAR_0
CC10001_WAIT_CYCLES,VAR_1
EINVAL,VAR_2
ENOMEM,VAR_3
GENMASK,FUNC_0
INDIO_DIRECT_MODE,VAR_4
IORESOURCE_MEM,VAR_5
IS_ERR,FUNC_1
NSEC_PER_SEC,VAR_6
PTR_ERR,FUNC_2
cc10001_adc_channel_init,FUNC_3
cc10001_adc_info,VAR_7
cc10001_adc_power_up,FUNC_4
cc10001_adc_trigger_h,VAR_8
clk_disable_unprepare,FUNC_5
clk_get_rate,FUNC_6
clk_prepare_enable,FUNC_7
dev_err,FUNC_8
dev_name,FUNC_9
devm_clk_get,FUNC_10
devm_iio_device_alloc,FUNC_11
devm_ioremap_resource,FUNC_12
devm_regulator_get,FUNC_13
iio_device_register,FUNC_14
iio_priv,FUNC_15
iio_triggered_buffer_cleanup,FUNC_16
iio_triggered_buffer_setup,FUNC_17
mutex_init,FUNC_18
of_property_read_u32,FUNC_19
platform_get_resource,FUNC_20
platform_set_drvdata,FUNC_21
regulator_disable,FUNC_22
regulator_enable,FUNC_23
cc10001_adc_probe,FUNC_24
pdev,VAR_9
node,VAR_10
adc_dev,VAR_11
adc_clk_rate,VAR_12
res,VAR_13
indio_dev,VAR_14
channel_map,VAR_15
ret,VAR_16
