TimeQuest Timing Analyzer report for Fase1
Sun Apr 15 12:31:37 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'divisor:inst9|clkOut'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'divisor:inst9|clkOut'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 24. Slow 1200mV 0C Model Setup: 'divisor:inst9|clkOut'
 25. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 26. Slow 1200mV 0C Model Hold: 'divisor:inst9|clkOut'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 34. Fast 1200mV 0C Model Setup: 'divisor:inst9|clkOut'
 35. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 36. Fast 1200mV 0C Model Hold: 'divisor:inst9|clkOut'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; Fase1                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                     ;
+----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------+
; Clock Name           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                  ;
+----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------+
; CLOCK_50             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }             ;
; divisor:inst9|clkOut ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor:inst9|clkOut } ;
+----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------+


+------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                         ;
+------------+-----------------+----------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name           ; Note ;
+------------+-----------------+----------------------+------+
; 201.78 MHz ; 201.78 MHz      ; CLOCK_50             ;      ;
; 286.29 MHz ; 286.29 MHz      ; divisor:inst9|clkOut ;      ;
+------------+-----------------+----------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary           ;
+----------------------+--------+---------------+
; Clock                ; Slack  ; End Point TNS ;
+----------------------+--------+---------------+
; CLOCK_50             ; -3.956 ; -71.696       ;
; divisor:inst9|clkOut ; -2.493 ; -31.342       ;
+----------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Hold Summary           ;
+----------------------+-------+---------------+
; Clock                ; Slack ; End Point TNS ;
+----------------------+-------+---------------+
; CLOCK_50             ; 0.403 ; 0.000         ;
; divisor:inst9|clkOut ; 0.559 ; 0.000         ;
+----------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------------------+--------+-------------------+
; Clock                ; Slack  ; End Point TNS     ;
+----------------------+--------+-------------------+
; CLOCK_50             ; -3.000 ; -49.260           ;
; divisor:inst9|clkOut ; -1.285 ; -17.990           ;
+----------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                  ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -3.956 ; divisor:inst9|s_counter[10] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.877      ;
; -3.927 ; divisor:inst9|s_counter[12] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.848      ;
; -3.905 ; divisor:inst9|s_counter[9]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.826      ;
; -3.870 ; divisor:inst9|s_counter[30] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.789      ;
; -3.838 ; divisor:inst9|s_counter[28] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.757      ;
; -3.830 ; divisor:inst9|s_counter[29] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.749      ;
; -3.700 ; divisor:inst9|s_counter[22] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.620      ;
; -3.683 ; divisor:inst9|s_counter[21] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.603      ;
; -3.658 ; divisor:inst9|s_counter[8]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.579      ;
; -3.635 ; divisor:inst9|s_counter[5]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.556      ;
; -3.563 ; divisor:inst9|s_counter[13] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.483      ;
; -3.562 ; divisor:inst9|s_counter[26] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.481      ;
; -3.556 ; divisor:inst9|s_counter[27] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.475      ;
; -3.546 ; divisor:inst9|s_counter[19] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.466      ;
; -3.533 ; divisor:inst9|s_counter[20] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.453      ;
; -3.532 ; divisor:inst9|s_counter[14] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.452      ;
; -3.526 ; divisor:inst9|s_counter[11] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.447      ;
; -3.497 ; divisor:inst9|s_counter[4]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.418      ;
; -3.463 ; divisor:inst9|s_counter[2]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.384      ;
; -3.460 ; divisor:inst9|s_counter[7]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.380      ;
; -3.404 ; divisor:inst9|s_counter[18] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.323      ;
; -3.266 ; divisor:inst9|s_counter[23] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.184      ;
; -3.188 ; divisor:inst9|s_counter[3]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.109      ;
; -3.137 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.056      ;
; -3.137 ; divisor:inst9|s_counter[25] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.055      ;
; -3.136 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.055      ;
; -3.134 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.053      ;
; -3.133 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.052      ;
; -3.108 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.027      ;
; -3.107 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.026      ;
; -3.105 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.024      ;
; -3.104 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.023      ;
; -3.089 ; divisor:inst9|s_counter[0]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.010      ;
; -3.086 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.005      ;
; -3.085 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.004      ;
; -3.083 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.002      ;
; -3.082 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.001      ;
; -3.073 ; divisor:inst9|s_counter[24] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.992      ;
; -3.051 ; divisor:inst9|s_counter[30] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.968      ;
; -3.050 ; divisor:inst9|s_counter[30] ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.967      ;
; -3.048 ; divisor:inst9|s_counter[30] ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.965      ;
; -3.047 ; divisor:inst9|s_counter[17] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.965      ;
; -3.047 ; divisor:inst9|s_counter[30] ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.964      ;
; -3.041 ; divisor:inst9|s_counter[15] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.959      ;
; -3.027 ; divisor:inst9|s_counter[6]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.948      ;
; -3.014 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.931      ;
; -3.013 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.930      ;
; -3.011 ; divisor:inst9|s_counter[29] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.928      ;
; -3.011 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.928      ;
; -3.010 ; divisor:inst9|s_counter[29] ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.927      ;
; -3.010 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.927      ;
; -3.008 ; divisor:inst9|s_counter[29] ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.925      ;
; -3.007 ; divisor:inst9|s_counter[29] ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.924      ;
; -2.933 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.852      ;
; -2.929 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.848      ;
; -2.928 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.847      ;
; -2.904 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.823      ;
; -2.900 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.819      ;
; -2.899 ; divisor:inst9|s_counter[7]  ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.817      ;
; -2.899 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.818      ;
; -2.882 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.801      ;
; -2.878 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.797      ;
; -2.877 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.796      ;
; -2.867 ; divisor:inst9|s_counter[16] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.786      ;
; -2.864 ; divisor:inst9|s_counter[22] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.782      ;
; -2.863 ; divisor:inst9|s_counter[22] ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.781      ;
; -2.860 ; divisor:inst9|s_counter[22] ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.778      ;
; -2.859 ; divisor:inst9|s_counter[22] ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.777      ;
; -2.850 ; divisor:inst9|s_counter[1]  ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.769      ;
; -2.847 ; divisor:inst9|s_counter[30] ; divisor:inst9|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.764      ;
; -2.847 ; divisor:inst9|s_counter[21] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.765      ;
; -2.846 ; divisor:inst9|s_counter[21] ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.764      ;
; -2.844 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.765      ;
; -2.843 ; divisor:inst9|s_counter[30] ; divisor:inst9|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.760      ;
; -2.843 ; divisor:inst9|s_counter[21] ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.761      ;
; -2.842 ; divisor:inst9|s_counter[30] ; divisor:inst9|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.759      ;
; -2.842 ; divisor:inst9|s_counter[21] ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.760      ;
; -2.839 ; divisor:inst9|s_counter[7]  ; divisor:inst9|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.759      ;
; -2.839 ; divisor:inst9|s_counter[8]  ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.758      ;
; -2.838 ; divisor:inst9|s_counter[8]  ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.757      ;
; -2.836 ; divisor:inst9|s_counter[8]  ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.755      ;
; -2.835 ; divisor:inst9|s_counter[8]  ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.754      ;
; -2.833 ; divisor:inst9|s_counter[7]  ; divisor:inst9|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.753      ;
; -2.825 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.746      ;
; -2.810 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.727      ;
; -2.807 ; divisor:inst9|s_counter[29] ; divisor:inst9|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.724      ;
; -2.806 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.723      ;
; -2.805 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.722      ;
; -2.803 ; divisor:inst9|s_counter[29] ; divisor:inst9|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.720      ;
; -2.802 ; divisor:inst9|s_counter[29] ; divisor:inst9|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.719      ;
; -2.790 ; divisor:inst9|s_counter[1]  ; divisor:inst9|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.711      ;
; -2.784 ; divisor:inst9|s_counter[1]  ; divisor:inst9|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.705      ;
; -2.775 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.693      ;
; -2.771 ; divisor:inst9|s_counter[1]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.692      ;
; -2.759 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.678      ;
; -2.751 ; divisor:inst9|s_counter[7]  ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.669      ;
; -2.746 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.664      ;
; -2.743 ; divisor:inst9|s_counter[26] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.660      ;
; -2.742 ; divisor:inst9|s_counter[26] ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.659      ;
; -2.740 ; divisor:inst9|s_counter[26] ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.657      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor:inst9|clkOut'                                                                                             ;
+--------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; -2.493 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 3.412      ;
; -2.493 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 3.412      ;
; -2.493 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 3.412      ;
; -2.487 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 3.406      ;
; -2.487 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 3.406      ;
; -2.487 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 3.406      ;
; -2.394 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 3.313      ;
; -2.394 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 3.313      ;
; -2.394 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 3.313      ;
; -2.388 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 3.307      ;
; -2.388 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 3.307      ;
; -2.388 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 3.307      ;
; -2.292 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.212      ;
; -2.292 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.212      ;
; -2.292 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.212      ;
; -2.292 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.212      ;
; -2.292 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.212      ;
; -2.292 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.212      ;
; -2.292 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.212      ;
; -2.292 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.212      ;
; -2.292 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.212      ;
; -2.286 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.206      ;
; -2.286 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.206      ;
; -2.286 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.206      ;
; -2.286 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.206      ;
; -2.286 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.206      ;
; -2.286 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.206      ;
; -2.286 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.206      ;
; -2.286 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.206      ;
; -2.286 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.206      ;
; -2.284 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 3.203      ;
; -2.284 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 3.203      ;
; -2.284 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 3.203      ;
; -2.263 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.183      ;
; -2.263 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.183      ;
; -2.263 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.183      ;
; -2.213 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 3.132      ;
; -2.213 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 3.132      ;
; -2.213 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 3.132      ;
; -2.212 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.132      ;
; -2.212 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.132      ;
; -2.212 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.132      ;
; -2.212 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.132      ;
; -2.212 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.132      ;
; -2.212 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.132      ;
; -2.212 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.132      ;
; -2.212 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.132      ;
; -2.212 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.132      ;
; -2.193 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.113      ;
; -2.193 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.113      ;
; -2.193 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.113      ;
; -2.193 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.113      ;
; -2.193 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.113      ;
; -2.193 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.113      ;
; -2.193 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.113      ;
; -2.193 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.113      ;
; -2.193 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.113      ;
; -2.151 ; Main:inst1|s_cont3[7]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 3.070      ;
; -2.151 ; Main:inst1|s_cont3[7]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 3.070      ;
; -2.151 ; Main:inst1|s_cont3[7]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 3.070      ;
; -2.151 ; Main:inst1|s_cont3[3]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 3.070      ;
; -2.151 ; Main:inst1|s_cont3[3]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 3.070      ;
; -2.151 ; Main:inst1|s_cont3[3]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 3.070      ;
; -2.112 ; Main:inst1|s_cont3[0]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.032      ;
; -2.112 ; Main:inst1|s_cont3[0]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.032      ;
; -2.112 ; Main:inst1|s_cont3[0]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.032      ;
; -2.105 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_stop3     ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.077     ; 3.026      ;
; -2.102 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.022      ;
; -2.102 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.022      ;
; -2.102 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.022      ;
; -2.102 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.022      ;
; -2.102 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.022      ;
; -2.102 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.022      ;
; -2.102 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.022      ;
; -2.102 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.022      ;
; -2.102 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 3.022      ;
; -2.086 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.077     ; 3.007      ;
; -2.086 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.077     ; 3.007      ;
; -2.086 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.077     ; 3.007      ;
; -2.086 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.077     ; 3.007      ;
; -2.086 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.077     ; 3.007      ;
; -2.086 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.077     ; 3.007      ;
; -2.086 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.077     ; 3.007      ;
; -2.086 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.077     ; 3.007      ;
; -2.086 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.077     ; 3.007      ;
; -2.060 ; Main:inst1|s_cont3[0]  ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.077     ; 2.981      ;
; -2.059 ; Main:inst1|s_cont3[6]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 2.978      ;
; -2.059 ; Main:inst1|s_cont3[6]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 2.978      ;
; -2.059 ; Main:inst1|s_cont3[6]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.079     ; 2.978      ;
; -2.042 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_stop3     ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.077     ; 2.963      ;
; -2.038 ; Main:inst1|s_cont3[3]  ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 2.958      ;
; -2.012 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 2.932      ;
; -2.012 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 2.932      ;
; -2.012 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 2.932      ;
; -2.012 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 2.932      ;
; -2.012 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 2.932      ;
; -2.012 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 2.932      ;
; -2.012 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 2.932      ;
; -2.012 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 2.932      ;
; -2.012 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.078     ; 2.932      ;
+--------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                          ;
+-------+-----------------------------+-----------------------------+----------------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+----------------------+-------------+--------------+------------+------------+
; 0.403 ; Start_Stop:inst6|s_stop     ; Start_Stop:inst6|s_stop     ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.655 ; divisor:inst9|s_counter[5]  ; divisor:inst9|s_counter[5]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 0.921      ;
; 0.657 ; Start_Stop:inst6|s_cont     ; Start_Stop:inst6|s_stop     ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; divisor:inst9|s_counter[4]  ; divisor:inst9|s_counter[4]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; divisor:inst9|s_counter[2]  ; divisor:inst9|s_counter[2]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; divisor:inst9|s_counter[1]  ; divisor:inst9|s_counter[1]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[28] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; divisor:inst9|s_counter[18] ; divisor:inst9|s_counter[18] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; divisor:inst9|s_counter[11] ; divisor:inst9|s_counter[11] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[10] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[9]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; divisor:inst9|s_counter[3]  ; divisor:inst9|s_counter[3]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; divisor:inst9|s_counter[29] ; divisor:inst9|s_counter[29] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; divisor:inst9|s_counter[27] ; divisor:inst9|s_counter[27] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; divisor:inst9|s_counter[26] ; divisor:inst9|s_counter[26] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; divisor:inst9|s_counter[30] ; divisor:inst9|s_counter[30] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; divisor:inst9|s_counter[16] ; divisor:inst9|s_counter[16] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; divisor:inst9|s_counter[8]  ; divisor:inst9|s_counter[8]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; divisor:inst9|s_counter[6]  ; divisor:inst9|s_counter[6]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; divisor:inst9|s_counter[24] ; divisor:inst9|s_counter[24] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.682 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[0]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 0.948      ;
; 0.901 ; Start_Stop:inst6|s_ver      ; Start_Stop:inst6|s_stop     ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.167      ;
; 0.973 ; divisor:inst9|s_counter[5]  ; divisor:inst9|s_counter[6]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.239      ;
; 0.974 ; divisor:inst9|s_counter[1]  ; divisor:inst9|s_counter[2]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; divisor:inst9|s_counter[3]  ; divisor:inst9|s_counter[4]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[10] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; divisor:inst9|s_counter[27] ; divisor:inst9|s_counter[28] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; divisor:inst9|s_counter[29] ; divisor:inst9|s_counter[30] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.984 ; divisor:inst9|s_counter[4]  ; divisor:inst9|s_counter[5]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.250      ;
; 0.984 ; divisor:inst9|s_counter[2]  ; divisor:inst9|s_counter[3]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.250      ;
; 0.985 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[11] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.251      ;
; 0.985 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[29] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.251      ;
; 0.986 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[1]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.252      ;
; 0.986 ; divisor:inst9|s_counter[26] ; divisor:inst9|s_counter[27] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.252      ;
; 0.988 ; divisor:inst9|s_counter[8]  ; divisor:inst9|s_counter[9]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.254      ;
; 0.989 ; divisor:inst9|s_counter[4]  ; divisor:inst9|s_counter[6]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; divisor:inst9|s_counter[2]  ; divisor:inst9|s_counter[4]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.990 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[30] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.256      ;
; 0.991 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[2]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.257      ;
; 0.991 ; divisor:inst9|s_counter[26] ; divisor:inst9|s_counter[28] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.257      ;
; 0.992 ; divisor:inst9|s_counter[16] ; divisor:inst9|s_counter[18] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.258      ;
; 0.993 ; divisor:inst9|s_counter[6]  ; divisor:inst9|s_counter[8]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; divisor:inst9|s_counter[8]  ; divisor:inst9|s_counter[10] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.259      ;
; 0.994 ; divisor:inst9|s_counter[24] ; divisor:inst9|s_counter[26] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.260      ;
; 1.045 ; divisor:inst9|clkOut        ; divisor:inst9|clkOut        ; divisor:inst9|clkOut ; CLOCK_50    ; 0.000        ; 3.058      ; 4.551      ;
; 1.073 ; Reset:inst7|s_reset         ; Reset:inst7|s_reset         ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.339      ;
; 1.095 ; divisor:inst9|s_counter[1]  ; divisor:inst9|s_counter[3]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.361      ;
; 1.096 ; divisor:inst9|s_counter[3]  ; divisor:inst9|s_counter[5]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.362      ;
; 1.096 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[11] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.362      ;
; 1.097 ; divisor:inst9|s_counter[27] ; divisor:inst9|s_counter[29] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.363      ;
; 1.099 ; divisor:inst9|s_counter[5]  ; divisor:inst9|s_counter[8]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.365      ;
; 1.100 ; divisor:inst9|s_counter[1]  ; divisor:inst9|s_counter[4]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.366      ;
; 1.101 ; divisor:inst9|s_counter[3]  ; divisor:inst9|s_counter[6]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.367      ;
; 1.102 ; divisor:inst9|s_counter[27] ; divisor:inst9|s_counter[30] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.368      ;
; 1.110 ; divisor:inst9|s_counter[2]  ; divisor:inst9|s_counter[5]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.376      ;
; 1.112 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[3]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.378      ;
; 1.112 ; divisor:inst9|s_counter[26] ; divisor:inst9|s_counter[29] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.378      ;
; 1.114 ; divisor:inst9|s_counter[6]  ; divisor:inst9|s_counter[9]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.380      ;
; 1.114 ; divisor:inst9|s_counter[8]  ; divisor:inst9|s_counter[11] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.380      ;
; 1.115 ; divisor:inst9|s_counter[24] ; divisor:inst9|s_counter[27] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.381      ;
; 1.115 ; divisor:inst9|s_counter[4]  ; divisor:inst9|s_counter[8]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.381      ;
; 1.115 ; divisor:inst9|s_counter[2]  ; divisor:inst9|s_counter[6]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.381      ;
; 1.117 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[4]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.383      ;
; 1.117 ; divisor:inst9|s_counter[26] ; divisor:inst9|s_counter[30] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.383      ;
; 1.119 ; divisor:inst9|s_counter[6]  ; divisor:inst9|s_counter[10] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.385      ;
; 1.120 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[16] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.082      ; 1.388      ;
; 1.120 ; divisor:inst9|s_counter[24] ; divisor:inst9|s_counter[28] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.386      ;
; 1.138 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[12] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.404      ;
; 1.146 ; divisor:inst9|s_counter[22] ; divisor:inst9|s_counter[24] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.081      ; 1.413      ;
; 1.183 ; divisor:inst9|s_counter[23] ; divisor:inst9|s_counter[24] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.079      ; 1.448      ;
; 1.184 ; divisor:inst9|s_counter[17] ; divisor:inst9|s_counter[18] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.079      ; 1.449      ;
; 1.184 ; divisor:inst9|s_counter[15] ; divisor:inst9|s_counter[16] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.079      ; 1.449      ;
; 1.191 ; divisor:inst9|s_counter[25] ; divisor:inst9|s_counter[26] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.079      ; 1.456      ;
; 1.207 ; Main:inst1|s_stop3          ; Start_Stop:inst6|s_ver      ; divisor:inst9|clkOut ; CLOCK_50    ; 0.000        ; -0.690     ; 0.733      ;
; 1.220 ; divisor:inst9|s_counter[5]  ; divisor:inst9|s_counter[9]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.486      ;
; 1.221 ; divisor:inst9|s_counter[1]  ; divisor:inst9|s_counter[5]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.487      ;
; 1.225 ; divisor:inst9|s_counter[5]  ; divisor:inst9|s_counter[10] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.491      ;
; 1.225 ; divisor:inst9|s_counter[11] ; divisor:inst9|s_counter[16] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.082      ; 1.493      ;
; 1.226 ; divisor:inst9|s_counter[1]  ; divisor:inst9|s_counter[6]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.492      ;
; 1.227 ; divisor:inst9|s_counter[3]  ; divisor:inst9|s_counter[8]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.493      ;
; 1.236 ; divisor:inst9|s_counter[4]  ; divisor:inst9|s_counter[9]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.502      ;
; 1.238 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[5]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.504      ;
; 1.240 ; divisor:inst9|s_counter[6]  ; divisor:inst9|s_counter[11] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.506      ;
; 1.240 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[16] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.082      ; 1.508      ;
; 1.241 ; divisor:inst9|s_counter[24] ; divisor:inst9|s_counter[29] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.507      ;
; 1.241 ; divisor:inst9|s_counter[4]  ; divisor:inst9|s_counter[10] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.507      ;
; 1.241 ; divisor:inst9|s_counter[2]  ; divisor:inst9|s_counter[8]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.507      ;
; 1.242 ; divisor:inst9|s_counter[18] ; divisor:inst9|s_counter[24] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.508      ;
; 1.243 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[6]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.509      ;
; 1.246 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[18] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.082      ; 1.514      ;
; 1.246 ; divisor:inst9|s_counter[24] ; divisor:inst9|s_counter[30] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.512      ;
; 1.265 ; divisor:inst9|s_counter[21] ; divisor:inst9|s_counter[24] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.081      ; 1.532      ;
; 1.272 ; divisor:inst9|s_counter[22] ; divisor:inst9|s_counter[26] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.081      ; 1.539      ;
; 1.279 ; divisor:inst9|s_counter[20] ; divisor:inst9|s_counter[24] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.081      ; 1.546      ;
; 1.293 ; divisor:inst9|s_counter[25] ; divisor:inst9|s_counter[27] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.079      ; 1.558      ;
; 1.309 ; divisor:inst9|s_counter[23] ; divisor:inst9|s_counter[26] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.079      ; 1.574      ;
; 1.310 ; divisor:inst9|s_counter[15] ; divisor:inst9|s_counter[18] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.079      ; 1.575      ;
; 1.317 ; divisor:inst9|s_counter[25] ; divisor:inst9|s_counter[28] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.079      ; 1.582      ;
; 1.346 ; divisor:inst9|s_counter[5]  ; divisor:inst9|s_counter[11] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.612      ;
; 1.348 ; divisor:inst9|s_counter[3]  ; divisor:inst9|s_counter[9]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.080      ; 1.614      ;
+-------+-----------------------------+-----------------------------+----------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor:inst9|clkOut'                                                                                              ;
+-------+-------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.559 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[6]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.977      ; 1.752      ;
; 0.561 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[11] ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.977      ; 1.754      ;
; 0.594 ; Start_Stop:inst6|s_stop ; Main:inst1|s_stop3     ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.978      ; 1.788      ;
; 0.604 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[2]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.976      ; 1.796      ;
; 0.607 ; Start_Stop:inst6|s_stop ; Main:inst1|s_luz       ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.977      ; 1.800      ;
; 0.609 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[0]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.976      ; 1.801      ;
; 0.646 ; Reset:inst7|s_reset     ; Main:inst1|s_stop3     ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.978      ; 1.840      ;
; 0.704 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[1]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.976      ; 1.896      ;
; 0.735 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[9]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.977      ; 1.928      ;
; 0.736 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[4]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.977      ; 1.929      ;
; 0.737 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[7]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.977      ; 1.930      ;
; 0.740 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[10] ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.977      ; 1.933      ;
; 0.741 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[5]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.977      ; 1.934      ;
; 0.742 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[8]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.977      ; 1.935      ;
; 0.742 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[3]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.977      ; 1.935      ;
; 0.838 ; Main:inst1|s_cont3[6]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.102      ;
; 0.856 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[11] ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.977      ; 2.049      ;
; 0.856 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[10] ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.977      ; 2.049      ;
; 0.856 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[9]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.977      ; 2.049      ;
; 0.856 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[8]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.977      ; 2.049      ;
; 0.856 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[7]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.977      ; 2.049      ;
; 0.856 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[5]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.977      ; 2.049      ;
; 0.856 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[4]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.977      ; 2.049      ;
; 0.856 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[3]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.977      ; 2.049      ;
; 0.856 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[6]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.977      ; 2.049      ;
; 0.936 ; Main:inst1|s_cont3[7]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.200      ;
; 0.985 ; Reset:inst7|s_reset     ; Main:inst1|s_luz       ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.977      ; 2.178      ;
; 1.011 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.275      ;
; 1.039 ; Main:inst1|s_cont3[10]  ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.303      ;
; 1.049 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[2]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.976      ; 2.241      ;
; 1.049 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[1]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.976      ; 2.241      ;
; 1.049 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[0]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.976      ; 2.241      ;
; 1.087 ; Main:inst1|s_luz        ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.351      ;
; 1.132 ; Main:inst1|s_cont3[4]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.396      ;
; 1.135 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.399      ;
; 1.157 ; Main:inst1|s_cont3[5]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.421      ;
; 1.205 ; Main:inst1|s_cont3[8]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.469      ;
; 1.245 ; Main:inst1|s_stop3      ; Main:inst1|s_stop3     ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.509      ;
; 1.246 ; Main:inst1|s_cont3[9]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.510      ;
; 1.248 ; Main:inst1|s_cont3[11]  ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.512      ;
; 1.258 ; Main:inst1|s_cont3[11]  ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.522      ;
; 1.299 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.563      ;
; 1.332 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.596      ;
; 1.350 ; Main:inst1|s_cont3[5]   ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.614      ;
; 1.363 ; Main:inst1|s_cont3[4]   ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.627      ;
; 1.364 ; Main:inst1|s_cont3[9]   ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.628      ;
; 1.378 ; Main:inst1|s_cont3[3]   ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.642      ;
; 1.381 ; Main:inst1|s_cont3[7]   ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.645      ;
; 1.401 ; Main:inst1|s_cont3[10]  ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.665      ;
; 1.401 ; Main:inst1|s_cont3[8]   ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.665      ;
; 1.406 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.079      ; 1.671      ;
; 1.451 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.715      ;
; 1.467 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.731      ;
; 1.490 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.079      ; 1.755      ;
; 1.512 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.079      ; 1.777      ;
; 1.525 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.079      ; 1.790      ;
; 1.551 ; Main:inst1|s_cont3[6]   ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.815      ;
; 1.552 ; Main:inst1|s_cont3[3]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.816      ;
; 1.589 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.079      ; 1.854      ;
; 1.597 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.079      ; 1.862      ;
; 1.613 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.079      ; 1.878      ;
; 1.619 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.079      ; 1.884      ;
; 1.635 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.079      ; 1.900      ;
; 1.663 ; Main:inst1|s_cont3[4]   ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.927      ;
; 1.670 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.079      ; 1.935      ;
; 1.684 ; Main:inst1|s_cont3[3]   ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.948      ;
; 1.694 ; Main:inst1|s_cont3[6]   ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.958      ;
; 1.696 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.079      ; 1.961      ;
; 1.700 ; Main:inst1|s_cont3[8]   ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.964      ;
; 1.712 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.079      ; 1.977      ;
; 1.717 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.079      ; 1.982      ;
; 1.722 ; Main:inst1|s_cont3[9]   ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.986      ;
; 1.724 ; Main:inst1|s_cont3[7]   ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.988      ;
; 1.734 ; Main:inst1|s_cont3[8]   ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 1.998      ;
; 1.753 ; Main:inst1|s_cont3[6]   ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 2.017      ;
; 1.761 ; Main:inst1|s_cont3[3]   ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 2.025      ;
; 1.761 ; Main:inst1|s_cont3[5]   ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 2.025      ;
; 1.776 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.079      ; 2.041      ;
; 1.783 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.079      ; 2.048      ;
; 1.790 ; Main:inst1|s_cont3[4]   ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 2.054      ;
; 1.791 ; Main:inst1|s_cont3[7]   ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 2.055      ;
; 1.820 ; Main:inst1|s_cont3[5]   ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 2.084      ;
; 1.824 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.079      ; 2.089      ;
; 1.827 ; Main:inst1|s_cont3[5]   ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 2.091      ;
; 1.830 ; Main:inst1|s_cont3[6]   ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 2.094      ;
; 1.840 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.079      ; 2.105      ;
; 1.842 ; Main:inst1|s_cont3[7]   ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 2.106      ;
; 1.847 ; Main:inst1|s_cont3[10]  ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 2.111      ;
; 1.860 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.079      ; 2.125      ;
; 1.860 ; Main:inst1|s_cont3[9]   ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 2.124      ;
; 1.871 ; Main:inst1|s_cont3[6]   ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 2.135      ;
; 1.883 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.079      ; 2.148      ;
; 1.889 ; Main:inst1|s_cont3[3]   ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 2.153      ;
; 1.890 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.079      ; 2.155      ;
; 1.894 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.079      ; 2.159      ;
; 1.899 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.079      ; 2.164      ;
; 1.900 ; Main:inst1|s_cont3[5]   ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 2.164      ;
; 1.906 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.079      ; 2.171      ;
; 1.906 ; Main:inst1|s_cont3[4]   ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 2.170      ;
; 1.910 ; Main:inst1|s_cont3[4]   ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.078      ; 2.174      ;
+-------+-------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                          ;
+------------+-----------------+----------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name           ; Note ;
+------------+-----------------+----------------------+------+
; 218.1 MHz  ; 218.1 MHz       ; CLOCK_50             ;      ;
; 313.97 MHz ; 313.97 MHz      ; divisor:inst9|clkOut ;      ;
+------------+-----------------+----------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary            ;
+----------------------+--------+---------------+
; Clock                ; Slack  ; End Point TNS ;
+----------------------+--------+---------------+
; CLOCK_50             ; -3.585 ; -61.728       ;
; divisor:inst9|clkOut ; -2.185 ; -27.263       ;
+----------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Hold Summary            ;
+----------------------+-------+---------------+
; Clock                ; Slack ; End Point TNS ;
+----------------------+-------+---------------+
; CLOCK_50             ; 0.355 ; 0.000         ;
; divisor:inst9|clkOut ; 0.505 ; 0.000         ;
+----------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------------------+--------+------------------+
; Clock                ; Slack  ; End Point TNS    ;
+----------------------+--------+------------------+
; CLOCK_50             ; -3.000 ; -49.260          ;
; divisor:inst9|clkOut ; -1.285 ; -17.990          ;
+----------------------+--------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                   ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -3.585 ; divisor:inst9|s_counter[12] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.518      ;
; -3.561 ; divisor:inst9|s_counter[10] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.494      ;
; -3.506 ; divisor:inst9|s_counter[9]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.439      ;
; -3.476 ; divisor:inst9|s_counter[30] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.405      ;
; -3.453 ; divisor:inst9|s_counter[28] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.382      ;
; -3.442 ; divisor:inst9|s_counter[29] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.371      ;
; -3.287 ; divisor:inst9|s_counter[8]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.220      ;
; -3.275 ; divisor:inst9|s_counter[22] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.204      ;
; -3.265 ; divisor:inst9|s_counter[5]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.198      ;
; -3.259 ; divisor:inst9|s_counter[21] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.188      ;
; -3.205 ; divisor:inst9|s_counter[26] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.134      ;
; -3.198 ; divisor:inst9|s_counter[27] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.127      ;
; -3.185 ; divisor:inst9|s_counter[13] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.114      ;
; -3.155 ; divisor:inst9|s_counter[11] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.088      ;
; -3.141 ; divisor:inst9|s_counter[19] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.070      ;
; -3.129 ; divisor:inst9|s_counter[20] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.058      ;
; -3.128 ; divisor:inst9|s_counter[14] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.057      ;
; -3.116 ; divisor:inst9|s_counter[7]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.045      ;
; -3.101 ; divisor:inst9|s_counter[4]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.034      ;
; -3.070 ; divisor:inst9|s_counter[2]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.003      ;
; -3.036 ; divisor:inst9|s_counter[18] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.965      ;
; -2.884 ; divisor:inst9|s_counter[23] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.812      ;
; -2.858 ; divisor:inst9|s_counter[3]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.791      ;
; -2.827 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.758      ;
; -2.826 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.757      ;
; -2.824 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.755      ;
; -2.822 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.753      ;
; -2.803 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.734      ;
; -2.802 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.733      ;
; -2.800 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.731      ;
; -2.798 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.729      ;
; -2.772 ; divisor:inst9|s_counter[25] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.700      ;
; -2.748 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.679      ;
; -2.747 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.678      ;
; -2.745 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.676      ;
; -2.743 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.674      ;
; -2.731 ; divisor:inst9|s_counter[0]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.664      ;
; -2.730 ; divisor:inst9|s_counter[24] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.659      ;
; -2.718 ; divisor:inst9|s_counter[30] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.645      ;
; -2.717 ; divisor:inst9|s_counter[30] ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.644      ;
; -2.715 ; divisor:inst9|s_counter[30] ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.642      ;
; -2.713 ; divisor:inst9|s_counter[30] ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.640      ;
; -2.695 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.622      ;
; -2.694 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.621      ;
; -2.692 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.619      ;
; -2.690 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.617      ;
; -2.688 ; divisor:inst9|s_counter[17] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.616      ;
; -2.684 ; divisor:inst9|s_counter[6]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.617      ;
; -2.684 ; divisor:inst9|s_counter[29] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.611      ;
; -2.683 ; divisor:inst9|s_counter[15] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.611      ;
; -2.683 ; divisor:inst9|s_counter[29] ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.610      ;
; -2.681 ; divisor:inst9|s_counter[29] ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.608      ;
; -2.679 ; divisor:inst9|s_counter[29] ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.606      ;
; -2.638 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.569      ;
; -2.633 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.564      ;
; -2.633 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.564      ;
; -2.614 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.545      ;
; -2.609 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.540      ;
; -2.609 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.540      ;
; -2.559 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.490      ;
; -2.554 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.485      ;
; -2.554 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.485      ;
; -2.529 ; divisor:inst9|s_counter[8]  ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.460      ;
; -2.529 ; divisor:inst9|s_counter[30] ; divisor:inst9|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.456      ;
; -2.528 ; divisor:inst9|s_counter[8]  ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.459      ;
; -2.526 ; divisor:inst9|s_counter[8]  ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.457      ;
; -2.524 ; divisor:inst9|s_counter[8]  ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.455      ;
; -2.524 ; divisor:inst9|s_counter[30] ; divisor:inst9|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.451      ;
; -2.524 ; divisor:inst9|s_counter[30] ; divisor:inst9|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.451      ;
; -2.509 ; divisor:inst9|s_counter[16] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.438      ;
; -2.508 ; divisor:inst9|s_counter[7]  ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.435      ;
; -2.506 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.433      ;
; -2.501 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.428      ;
; -2.501 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.428      ;
; -2.498 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.425      ;
; -2.495 ; divisor:inst9|s_counter[29] ; divisor:inst9|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.422      ;
; -2.490 ; divisor:inst9|s_counter[29] ; divisor:inst9|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.417      ;
; -2.490 ; divisor:inst9|s_counter[29] ; divisor:inst9|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.417      ;
; -2.479 ; divisor:inst9|s_counter[21] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.406      ;
; -2.478 ; divisor:inst9|s_counter[21] ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.405      ;
; -2.478 ; divisor:inst9|s_counter[22] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.405      ;
; -2.477 ; divisor:inst9|s_counter[22] ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.404      ;
; -2.476 ; divisor:inst9|s_counter[21] ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.403      ;
; -2.475 ; divisor:inst9|s_counter[22] ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.402      ;
; -2.474 ; divisor:inst9|s_counter[21] ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.401      ;
; -2.474 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.401      ;
; -2.473 ; divisor:inst9|s_counter[22] ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.400      ;
; -2.458 ; divisor:inst9|s_counter[1]  ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.389      ;
; -2.450 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.383      ;
; -2.447 ; divisor:inst9|s_counter[5]  ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.378      ;
; -2.447 ; divisor:inst9|s_counter[26] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.374      ;
; -2.446 ; divisor:inst9|s_counter[5]  ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.377      ;
; -2.446 ; divisor:inst9|s_counter[26] ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.373      ;
; -2.444 ; divisor:inst9|s_counter[5]  ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.375      ;
; -2.444 ; divisor:inst9|s_counter[26] ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.371      ;
; -2.442 ; divisor:inst9|s_counter[5]  ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.373      ;
; -2.442 ; divisor:inst9|s_counter[26] ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.369      ;
; -2.441 ; divisor:inst9|s_counter[1]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.374      ;
; -2.440 ; divisor:inst9|s_counter[27] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.367      ;
; -2.439 ; divisor:inst9|s_counter[27] ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.366      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor:inst9|clkOut'                                                                                              ;
+--------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; -2.185 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 3.111      ;
; -2.185 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 3.111      ;
; -2.185 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 3.111      ;
; -2.179 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 3.105      ;
; -2.179 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 3.105      ;
; -2.179 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 3.105      ;
; -2.095 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 3.021      ;
; -2.095 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 3.021      ;
; -2.095 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 3.021      ;
; -2.083 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 3.009      ;
; -2.083 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 3.009      ;
; -2.083 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 3.009      ;
; -2.006 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 2.932      ;
; -2.006 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 2.932      ;
; -2.006 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 2.932      ;
; -1.999 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.926      ;
; -1.999 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.926      ;
; -1.999 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.926      ;
; -1.989 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.916      ;
; -1.989 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.916      ;
; -1.989 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.916      ;
; -1.989 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.916      ;
; -1.989 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.916      ;
; -1.989 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.916      ;
; -1.989 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.916      ;
; -1.989 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.916      ;
; -1.989 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.916      ;
; -1.983 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.910      ;
; -1.983 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.910      ;
; -1.983 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.910      ;
; -1.983 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.910      ;
; -1.983 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.910      ;
; -1.983 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.910      ;
; -1.983 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.910      ;
; -1.983 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.910      ;
; -1.983 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.910      ;
; -1.936 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 2.862      ;
; -1.936 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 2.862      ;
; -1.936 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 2.862      ;
; -1.931 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.858      ;
; -1.931 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.858      ;
; -1.931 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.858      ;
; -1.931 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.858      ;
; -1.931 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.858      ;
; -1.931 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.858      ;
; -1.931 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.858      ;
; -1.931 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.858      ;
; -1.931 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.858      ;
; -1.899 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.826      ;
; -1.899 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.826      ;
; -1.899 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.826      ;
; -1.899 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.826      ;
; -1.899 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.826      ;
; -1.899 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.826      ;
; -1.899 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.826      ;
; -1.899 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.826      ;
; -1.899 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.826      ;
; -1.879 ; Main:inst1|s_cont3[7]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 2.805      ;
; -1.879 ; Main:inst1|s_cont3[7]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 2.805      ;
; -1.879 ; Main:inst1|s_cont3[7]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 2.805      ;
; -1.873 ; Main:inst1|s_cont3[3]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 2.799      ;
; -1.873 ; Main:inst1|s_cont3[3]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 2.799      ;
; -1.873 ; Main:inst1|s_cont3[3]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 2.799      ;
; -1.871 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_stop3     ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.071     ; 2.799      ;
; -1.850 ; Main:inst1|s_cont3[0]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.777      ;
; -1.850 ; Main:inst1|s_cont3[0]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.777      ;
; -1.850 ; Main:inst1|s_cont3[0]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.777      ;
; -1.842 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.769      ;
; -1.842 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.769      ;
; -1.842 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.769      ;
; -1.842 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.769      ;
; -1.842 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.769      ;
; -1.842 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.769      ;
; -1.842 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.769      ;
; -1.842 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.769      ;
; -1.842 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.769      ;
; -1.818 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.071     ; 2.746      ;
; -1.818 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.071     ; 2.746      ;
; -1.818 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.071     ; 2.746      ;
; -1.818 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.071     ; 2.746      ;
; -1.818 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.071     ; 2.746      ;
; -1.818 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.071     ; 2.746      ;
; -1.818 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.071     ; 2.746      ;
; -1.818 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.071     ; 2.746      ;
; -1.818 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.071     ; 2.746      ;
; -1.792 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_stop3     ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.071     ; 2.720      ;
; -1.791 ; Main:inst1|s_cont3[6]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 2.717      ;
; -1.791 ; Main:inst1|s_cont3[6]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 2.717      ;
; -1.791 ; Main:inst1|s_cont3[6]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.073     ; 2.717      ;
; -1.764 ; Main:inst1|s_cont3[0]  ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.071     ; 2.692      ;
; -1.740 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.667      ;
; -1.740 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.667      ;
; -1.740 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.667      ;
; -1.740 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.667      ;
; -1.740 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.667      ;
; -1.740 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.667      ;
; -1.740 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.667      ;
; -1.740 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.667      ;
; -1.740 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.667      ;
; -1.729 ; Main:inst1|s_cont3[2]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.072     ; 2.656      ;
+--------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                           ;
+-------+-----------------------------+-----------------------------+----------------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+----------------------+-------------+--------------+------------+------------+
; 0.355 ; Start_Stop:inst6|s_stop     ; Start_Stop:inst6|s_stop     ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.599 ; divisor:inst9|s_counter[5]  ; divisor:inst9|s_counter[5]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; divisor:inst9|s_counter[4]  ; divisor:inst9|s_counter[4]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; divisor:inst9|s_counter[2]  ; divisor:inst9|s_counter[2]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[10] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[28] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; divisor:inst9|s_counter[18] ; divisor:inst9|s_counter[18] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; divisor:inst9|s_counter[1]  ; divisor:inst9|s_counter[1]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; divisor:inst9|s_counter[30] ; divisor:inst9|s_counter[30] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; divisor:inst9|s_counter[26] ; divisor:inst9|s_counter[26] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; divisor:inst9|s_counter[11] ; divisor:inst9|s_counter[11] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[9]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; divisor:inst9|s_counter[3]  ; divisor:inst9|s_counter[3]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; divisor:inst9|s_counter[29] ; divisor:inst9|s_counter[29] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; divisor:inst9|s_counter[27] ; divisor:inst9|s_counter[27] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; divisor:inst9|s_counter[16] ; divisor:inst9|s_counter[16] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; divisor:inst9|s_counter[8]  ; divisor:inst9|s_counter[8]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; divisor:inst9|s_counter[6]  ; divisor:inst9|s_counter[6]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; Start_Stop:inst6|s_cont     ; Start_Stop:inst6|s_stop     ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.606 ; divisor:inst9|s_counter[24] ; divisor:inst9|s_counter[24] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 0.848      ;
; 0.624 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[0]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 0.867      ;
; 0.831 ; Start_Stop:inst6|s_ver      ; Start_Stop:inst6|s_stop     ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 1.073      ;
; 0.885 ; divisor:inst9|s_counter[5]  ; divisor:inst9|s_counter[6]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.887 ; divisor:inst9|s_counter[4]  ; divisor:inst9|s_counter[5]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.130      ;
; 0.887 ; divisor:inst9|s_counter[2]  ; divisor:inst9|s_counter[3]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.130      ;
; 0.888 ; divisor:inst9|s_counter[1]  ; divisor:inst9|s_counter[2]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[11] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; divisor:inst9|s_counter[3]  ; divisor:inst9|s_counter[4]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[10] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[29] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 1.131      ;
; 0.890 ; divisor:inst9|s_counter[29] ; divisor:inst9|s_counter[30] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; divisor:inst9|s_counter[26] ; divisor:inst9|s_counter[27] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 1.132      ;
; 0.891 ; divisor:inst9|s_counter[27] ; divisor:inst9|s_counter[28] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 1.133      ;
; 0.891 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[1]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; divisor:inst9|s_counter[8]  ; divisor:inst9|s_counter[9]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.898 ; divisor:inst9|s_counter[4]  ; divisor:inst9|s_counter[6]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.141      ;
; 0.898 ; divisor:inst9|s_counter[2]  ; divisor:inst9|s_counter[4]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.141      ;
; 0.900 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[30] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 1.142      ;
; 0.901 ; divisor:inst9|s_counter[26] ; divisor:inst9|s_counter[28] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 1.143      ;
; 0.902 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[2]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.145      ;
; 0.903 ; divisor:inst9|s_counter[16] ; divisor:inst9|s_counter[18] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 1.145      ;
; 0.903 ; divisor:inst9|s_counter[6]  ; divisor:inst9|s_counter[8]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.146      ;
; 0.903 ; divisor:inst9|s_counter[8]  ; divisor:inst9|s_counter[10] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.146      ;
; 0.905 ; divisor:inst9|s_counter[24] ; divisor:inst9|s_counter[26] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 1.147      ;
; 0.984 ; Reset:inst7|s_reset         ; Reset:inst7|s_reset         ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 1.226      ;
; 0.987 ; divisor:inst9|s_counter[1]  ; divisor:inst9|s_counter[3]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.230      ;
; 0.988 ; divisor:inst9|s_counter[3]  ; divisor:inst9|s_counter[5]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.231      ;
; 0.988 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[11] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.231      ;
; 0.990 ; divisor:inst9|s_counter[27] ; divisor:inst9|s_counter[29] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 1.232      ;
; 0.995 ; divisor:inst9|s_counter[5]  ; divisor:inst9|s_counter[8]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.238      ;
; 0.997 ; divisor:inst9|s_counter[2]  ; divisor:inst9|s_counter[5]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.240      ;
; 0.998 ; divisor:inst9|s_counter[1]  ; divisor:inst9|s_counter[4]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.241      ;
; 0.999 ; divisor:inst9|s_counter[3]  ; divisor:inst9|s_counter[6]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.242      ;
; 1.000 ; divisor:inst9|s_counter[26] ; divisor:inst9|s_counter[29] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 1.242      ;
; 1.001 ; divisor:inst9|s_counter[27] ; divisor:inst9|s_counter[30] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 1.243      ;
; 1.001 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[3]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.244      ;
; 1.002 ; divisor:inst9|s_counter[6]  ; divisor:inst9|s_counter[9]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.245      ;
; 1.002 ; divisor:inst9|s_counter[8]  ; divisor:inst9|s_counter[11] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.245      ;
; 1.004 ; divisor:inst9|s_counter[24] ; divisor:inst9|s_counter[27] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 1.246      ;
; 1.008 ; divisor:inst9|s_counter[4]  ; divisor:inst9|s_counter[8]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.251      ;
; 1.008 ; divisor:inst9|s_counter[2]  ; divisor:inst9|s_counter[6]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.251      ;
; 1.011 ; divisor:inst9|s_counter[26] ; divisor:inst9|s_counter[30] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 1.253      ;
; 1.012 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[16] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.076      ; 1.259      ;
; 1.012 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[4]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.255      ;
; 1.013 ; divisor:inst9|s_counter[6]  ; divisor:inst9|s_counter[10] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.256      ;
; 1.015 ; divisor:inst9|s_counter[24] ; divisor:inst9|s_counter[28] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 1.257      ;
; 1.043 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[12] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.286      ;
; 1.054 ; divisor:inst9|s_counter[22] ; divisor:inst9|s_counter[24] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.297      ;
; 1.059 ; divisor:inst9|clkOut        ; divisor:inst9|clkOut        ; divisor:inst9|clkOut ; CLOCK_50    ; 0.000        ; 2.776      ; 4.249      ;
; 1.094 ; divisor:inst9|s_counter[5]  ; divisor:inst9|s_counter[9]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.337      ;
; 1.094 ; divisor:inst9|s_counter[23] ; divisor:inst9|s_counter[24] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.070      ; 1.335      ;
; 1.095 ; divisor:inst9|s_counter[17] ; divisor:inst9|s_counter[18] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.070      ; 1.336      ;
; 1.095 ; divisor:inst9|s_counter[15] ; divisor:inst9|s_counter[16] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.070      ; 1.336      ;
; 1.097 ; divisor:inst9|s_counter[1]  ; divisor:inst9|s_counter[5]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.340      ;
; 1.099 ; divisor:inst9|s_counter[25] ; divisor:inst9|s_counter[26] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.070      ; 1.340      ;
; 1.105 ; divisor:inst9|s_counter[11] ; divisor:inst9|s_counter[16] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.076      ; 1.352      ;
; 1.105 ; divisor:inst9|s_counter[5]  ; divisor:inst9|s_counter[10] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.348      ;
; 1.107 ; divisor:inst9|s_counter[4]  ; divisor:inst9|s_counter[9]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.350      ;
; 1.108 ; divisor:inst9|s_counter[1]  ; divisor:inst9|s_counter[6]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.351      ;
; 1.109 ; divisor:inst9|s_counter[3]  ; divisor:inst9|s_counter[8]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.352      ;
; 1.111 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[5]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.354      ;
; 1.112 ; divisor:inst9|s_counter[6]  ; divisor:inst9|s_counter[11] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.355      ;
; 1.113 ; Main:inst1|s_stop3          ; Start_Stop:inst6|s_ver      ; divisor:inst9|clkOut ; CLOCK_50    ; 0.000        ; -0.641     ; 0.673      ;
; 1.114 ; divisor:inst9|s_counter[24] ; divisor:inst9|s_counter[29] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 1.356      ;
; 1.115 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[16] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.076      ; 1.362      ;
; 1.118 ; divisor:inst9|s_counter[4]  ; divisor:inst9|s_counter[10] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.361      ;
; 1.118 ; divisor:inst9|s_counter[2]  ; divisor:inst9|s_counter[8]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.361      ;
; 1.120 ; divisor:inst9|s_counter[18] ; divisor:inst9|s_counter[24] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 1.362      ;
; 1.122 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[18] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.076      ; 1.369      ;
; 1.122 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[6]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.365      ;
; 1.125 ; divisor:inst9|s_counter[24] ; divisor:inst9|s_counter[30] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.071      ; 1.367      ;
; 1.153 ; divisor:inst9|s_counter[25] ; divisor:inst9|s_counter[27] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.070      ; 1.394      ;
; 1.158 ; divisor:inst9|s_counter[21] ; divisor:inst9|s_counter[24] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.401      ;
; 1.164 ; divisor:inst9|s_counter[22] ; divisor:inst9|s_counter[26] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.407      ;
; 1.171 ; divisor:inst9|s_counter[20] ; divisor:inst9|s_counter[24] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.414      ;
; 1.204 ; divisor:inst9|s_counter[5]  ; divisor:inst9|s_counter[11] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.447      ;
; 1.204 ; divisor:inst9|s_counter[23] ; divisor:inst9|s_counter[26] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.070      ; 1.445      ;
; 1.205 ; divisor:inst9|s_counter[15] ; divisor:inst9|s_counter[18] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.070      ; 1.446      ;
; 1.208 ; divisor:inst9|s_counter[3]  ; divisor:inst9|s_counter[9]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.072      ; 1.451      ;
; 1.209 ; divisor:inst9|s_counter[25] ; divisor:inst9|s_counter[28] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.070      ; 1.450      ;
+-------+-----------------------------+-----------------------------+----------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor:inst9|clkOut'                                                                                               ;
+-------+-------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.505 ; Start_Stop:inst6|s_stop ; Main:inst1|s_stop3     ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.900      ; 1.606      ;
; 0.508 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[6]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.899      ; 1.608      ;
; 0.510 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[11] ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.899      ; 1.610      ;
; 0.544 ; Start_Stop:inst6|s_stop ; Main:inst1|s_luz       ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.899      ; 1.644      ;
; 0.549 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[2]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.898      ; 1.648      ;
; 0.555 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[0]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.898      ; 1.654      ;
; 0.589 ; Reset:inst7|s_reset     ; Main:inst1|s_stop3     ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.900      ; 1.690      ;
; 0.616 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[1]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.898      ; 1.715      ;
; 0.659 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[7]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.899      ; 1.759      ;
; 0.662 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[9]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.899      ; 1.762      ;
; 0.662 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[4]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.899      ; 1.762      ;
; 0.664 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[5]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.899      ; 1.764      ;
; 0.664 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[3]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.899      ; 1.764      ;
; 0.665 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[8]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.899      ; 1.765      ;
; 0.666 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[10] ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.899      ; 1.766      ;
; 0.753 ; Main:inst1|s_cont3[6]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 0.996      ;
; 0.796 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[11] ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.899      ; 1.896      ;
; 0.796 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[10] ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.899      ; 1.896      ;
; 0.796 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[9]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.899      ; 1.896      ;
; 0.796 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[8]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.899      ; 1.896      ;
; 0.796 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[7]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.899      ; 1.896      ;
; 0.796 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[5]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.899      ; 1.896      ;
; 0.796 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[4]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.899      ; 1.896      ;
; 0.796 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[3]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.899      ; 1.896      ;
; 0.796 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[6]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.899      ; 1.896      ;
; 0.844 ; Main:inst1|s_cont3[7]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.087      ;
; 0.890 ; Reset:inst7|s_reset     ; Main:inst1|s_luz       ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.899      ; 1.990      ;
; 0.925 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.168      ;
; 0.948 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[2]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.898      ; 2.047      ;
; 0.948 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[1]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.898      ; 2.047      ;
; 0.948 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[0]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.898      ; 2.047      ;
; 0.952 ; Main:inst1|s_cont3[10]  ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.195      ;
; 1.010 ; Main:inst1|s_luz        ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.253      ;
; 1.037 ; Main:inst1|s_cont3[4]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.280      ;
; 1.039 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.282      ;
; 1.043 ; Main:inst1|s_cont3[5]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.286      ;
; 1.082 ; Main:inst1|s_cont3[8]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.325      ;
; 1.127 ; Main:inst1|s_stop3      ; Main:inst1|s_stop3     ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.370      ;
; 1.137 ; Main:inst1|s_cont3[9]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.380      ;
; 1.140 ; Main:inst1|s_cont3[11]  ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.383      ;
; 1.150 ; Main:inst1|s_cont3[11]  ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.393      ;
; 1.176 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.419      ;
; 1.199 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.442      ;
; 1.212 ; Main:inst1|s_cont3[5]   ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.455      ;
; 1.239 ; Main:inst1|s_cont3[7]   ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.482      ;
; 1.245 ; Main:inst1|s_cont3[3]   ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.488      ;
; 1.255 ; Main:inst1|s_cont3[9]   ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.498      ;
; 1.258 ; Main:inst1|s_cont3[4]   ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.501      ;
; 1.270 ; Main:inst1|s_cont3[8]   ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.513      ;
; 1.270 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.073      ; 1.514      ;
; 1.277 ; Main:inst1|s_cont3[10]  ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.520      ;
; 1.322 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.565      ;
; 1.336 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.073      ; 1.580      ;
; 1.337 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.580      ;
; 1.382 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.073      ; 1.626      ;
; 1.390 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.073      ; 1.634      ;
; 1.397 ; Main:inst1|s_cont3[3]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.640      ;
; 1.410 ; Main:inst1|s_cont3[6]   ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.653      ;
; 1.423 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.073      ; 1.667      ;
; 1.428 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.073      ; 1.672      ;
; 1.443 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.073      ; 1.687      ;
; 1.474 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.073      ; 1.718      ;
; 1.489 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.073      ; 1.733      ;
; 1.502 ; Main:inst1|s_cont3[4]   ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.745      ;
; 1.515 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.073      ; 1.759      ;
; 1.516 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.073      ; 1.760      ;
; 1.519 ; Main:inst1|s_cont3[6]   ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.762      ;
; 1.530 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.073      ; 1.774      ;
; 1.536 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.073      ; 1.780      ;
; 1.545 ; Main:inst1|s_cont3[8]   ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.788      ;
; 1.547 ; Main:inst1|s_cont3[3]   ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.790      ;
; 1.552 ; Main:inst1|s_cont3[9]   ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.795      ;
; 1.564 ; Main:inst1|s_cont3[7]   ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.807      ;
; 1.579 ; Main:inst1|s_cont3[3]   ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.822      ;
; 1.582 ; Main:inst1|s_cont3[5]   ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.825      ;
; 1.587 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.073      ; 1.831      ;
; 1.588 ; Main:inst1|s_cont3[6]   ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.831      ;
; 1.598 ; Main:inst1|s_cont3[8]   ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.841      ;
; 1.612 ; Main:inst1|s_cont3[7]   ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.855      ;
; 1.615 ; Main:inst1|s_cont3[4]   ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.858      ;
; 1.621 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.073      ; 1.865      ;
; 1.628 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.073      ; 1.872      ;
; 1.643 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.073      ; 1.887      ;
; 1.644 ; Main:inst1|s_cont3[5]   ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.887      ;
; 1.645 ; Main:inst1|s_cont3[6]   ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.888      ;
; 1.667 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.073      ; 1.911      ;
; 1.678 ; Main:inst1|s_cont3[5]   ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.921      ;
; 1.679 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.073      ; 1.923      ;
; 1.692 ; Main:inst1|s_cont3[3]   ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.935      ;
; 1.693 ; Main:inst1|s_cont3[7]   ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.936      ;
; 1.694 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.073      ; 1.938      ;
; 1.696 ; Main:inst1|s_cont3[10]  ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.939      ;
; 1.706 ; Main:inst1|s_cont3[9]   ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.949      ;
; 1.708 ; Main:inst1|s_cont3[5]   ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.951      ;
; 1.710 ; Main:inst1|s_cont3[4]   ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.953      ;
; 1.713 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.073      ; 1.957      ;
; 1.716 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.073      ; 1.960      ;
; 1.717 ; Main:inst1|s_cont3[6]   ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.960      ;
; 1.728 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.073      ; 1.972      ;
; 1.741 ; Main:inst1|s_cont3[4]   ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.072      ; 1.984      ;
+-------+-------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary            ;
+----------------------+--------+---------------+
; Clock                ; Slack  ; End Point TNS ;
+----------------------+--------+---------------+
; CLOCK_50             ; -1.513 ; -19.024       ;
; divisor:inst9|clkOut ; -0.675 ; -7.877        ;
+----------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Hold Summary            ;
+----------------------+-------+---------------+
; Clock                ; Slack ; End Point TNS ;
+----------------------+-------+---------------+
; CLOCK_50             ; 0.182 ; 0.000         ;
; divisor:inst9|clkOut ; 0.266 ; 0.000         ;
+----------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------------------+--------+------------------+
; Clock                ; Slack  ; End Point TNS    ;
+----------------------+--------+------------------+
; CLOCK_50             ; -3.000 ; -41.224          ;
; divisor:inst9|clkOut ; -1.000 ; -14.000          ;
+----------------------+--------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                   ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -1.513 ; divisor:inst9|s_counter[12] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.465      ;
; -1.460 ; divisor:inst9|s_counter[10] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.412      ;
; -1.432 ; divisor:inst9|s_counter[9]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.384      ;
; -1.429 ; divisor:inst9|s_counter[30] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.376      ;
; -1.419 ; divisor:inst9|s_counter[28] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.366      ;
; -1.410 ; divisor:inst9|s_counter[29] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.357      ;
; -1.387 ; divisor:inst9|s_counter[22] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.335      ;
; -1.380 ; divisor:inst9|s_counter[21] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.328      ;
; -1.365 ; divisor:inst9|s_counter[5]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.317      ;
; -1.311 ; divisor:inst9|s_counter[13] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.259      ;
; -1.309 ; divisor:inst9|s_counter[8]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.261      ;
; -1.303 ; divisor:inst9|s_counter[19] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.251      ;
; -1.302 ; divisor:inst9|s_counter[11] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.254      ;
; -1.299 ; divisor:inst9|s_counter[20] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.247      ;
; -1.298 ; divisor:inst9|s_counter[14] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.246      ;
; -1.296 ; divisor:inst9|s_counter[4]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.248      ;
; -1.282 ; divisor:inst9|s_counter[2]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.234      ;
; -1.275 ; divisor:inst9|s_counter[27] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.222      ;
; -1.275 ; divisor:inst9|s_counter[26] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.222      ;
; -1.199 ; divisor:inst9|s_counter[7]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.147      ;
; -1.191 ; divisor:inst9|s_counter[18] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.138      ;
; -1.143 ; divisor:inst9|s_counter[3]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.095      ;
; -1.126 ; divisor:inst9|s_counter[0]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.078      ;
; -1.061 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.011      ;
; -1.059 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.009      ;
; -1.057 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.007      ;
; -1.056 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.006      ;
; -1.048 ; divisor:inst9|s_counter[23] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.994      ;
; -1.028 ; divisor:inst9|s_counter[24] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.975      ;
; -1.017 ; divisor:inst9|s_counter[25] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.963      ;
; -0.999 ; divisor:inst9|s_counter[6]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.951      ;
; -0.993 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.943      ;
; -0.991 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.941      ;
; -0.989 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.939      ;
; -0.988 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.938      ;
; -0.977 ; divisor:inst9|s_counter[30] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.922      ;
; -0.975 ; divisor:inst9|s_counter[30] ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.920      ;
; -0.973 ; divisor:inst9|s_counter[30] ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.918      ;
; -0.972 ; divisor:inst9|s_counter[30] ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.917      ;
; -0.967 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.912      ;
; -0.965 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.910      ;
; -0.963 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.908      ;
; -0.962 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.907      ;
; -0.958 ; divisor:inst9|s_counter[29] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.903      ;
; -0.956 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.906      ;
; -0.956 ; divisor:inst9|s_counter[29] ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.901      ;
; -0.954 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.904      ;
; -0.954 ; divisor:inst9|s_counter[29] ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.899      ;
; -0.953 ; divisor:inst9|s_counter[29] ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.898      ;
; -0.952 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.902      ;
; -0.952 ; divisor:inst9|s_counter[7]  ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.898      ;
; -0.951 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.901      ;
; -0.944 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.894      ;
; -0.941 ; divisor:inst9|s_counter[1]  ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.893      ;
; -0.941 ; divisor:inst9|s_counter[16] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.888      ;
; -0.940 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.890      ;
; -0.940 ; divisor:inst9|s_counter[15] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.886      ;
; -0.938 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.888      ;
; -0.938 ; divisor:inst9|s_counter[7]  ; divisor:inst9|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.886      ;
; -0.938 ; divisor:inst9|s_counter[17] ; divisor:inst9|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.884      ;
; -0.935 ; divisor:inst9|s_counter[22] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.881      ;
; -0.933 ; divisor:inst9|s_counter[22] ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.879      ;
; -0.932 ; divisor:inst9|s_counter[7]  ; divisor:inst9|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.880      ;
; -0.931 ; divisor:inst9|s_counter[22] ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.877      ;
; -0.930 ; divisor:inst9|s_counter[22] ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.876      ;
; -0.928 ; divisor:inst9|s_counter[21] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.874      ;
; -0.926 ; divisor:inst9|s_counter[21] ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.872      ;
; -0.924 ; divisor:inst9|s_counter[21] ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.870      ;
; -0.923 ; divisor:inst9|s_counter[21] ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.869      ;
; -0.909 ; divisor:inst9|s_counter[1]  ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.859      ;
; -0.895 ; divisor:inst9|s_counter[5]  ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.845      ;
; -0.895 ; divisor:inst9|s_counter[1]  ; divisor:inst9|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.847      ;
; -0.893 ; divisor:inst9|s_counter[5]  ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.843      ;
; -0.891 ; divisor:inst9|s_counter[5]  ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.841      ;
; -0.890 ; divisor:inst9|s_counter[5]  ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.840      ;
; -0.889 ; divisor:inst9|s_counter[1]  ; divisor:inst9|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.841      ;
; -0.888 ; divisor:inst9|s_counter[7]  ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.834      ;
; -0.880 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.832      ;
; -0.879 ; divisor:inst9|s_counter[7]  ; divisor:inst9|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.826      ;
; -0.876 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.826      ;
; -0.874 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.826      ;
; -0.872 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.822      ;
; -0.871 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.817      ;
; -0.870 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.820      ;
; -0.868 ; divisor:inst9|s_counter[7]  ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.814      ;
; -0.860 ; divisor:inst9|s_counter[30] ; divisor:inst9|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.805      ;
; -0.860 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.810      ;
; -0.859 ; divisor:inst9|s_counter[13] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.805      ;
; -0.857 ; divisor:inst9|s_counter[13] ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.803      ;
; -0.856 ; divisor:inst9|s_counter[30] ; divisor:inst9|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.801      ;
; -0.855 ; divisor:inst9|s_counter[13] ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.801      ;
; -0.854 ; divisor:inst9|s_counter[13] ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.800      ;
; -0.854 ; divisor:inst9|s_counter[30] ; divisor:inst9|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.799      ;
; -0.851 ; divisor:inst9|s_counter[19] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.797      ;
; -0.850 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.795      ;
; -0.849 ; divisor:inst9|s_counter[19] ; divisor:inst9|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.795      ;
; -0.847 ; divisor:inst9|s_counter[19] ; divisor:inst9|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.793      ;
; -0.847 ; divisor:inst9|s_counter[20] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.793      ;
; -0.846 ; divisor:inst9|s_counter[14] ; divisor:inst9|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.792      ;
; -0.846 ; divisor:inst9|s_counter[19] ; divisor:inst9|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.792      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor:inst9|clkOut'                                                                                              ;
+--------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; -0.675 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.620      ;
; -0.675 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.620      ;
; -0.675 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.620      ;
; -0.675 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.620      ;
; -0.675 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.620      ;
; -0.675 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.620      ;
; -0.632 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.577      ;
; -0.632 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.577      ;
; -0.632 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.577      ;
; -0.630 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.575      ;
; -0.630 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.575      ;
; -0.630 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.575      ;
; -0.591 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.537      ;
; -0.591 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.537      ;
; -0.591 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.537      ;
; -0.591 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.537      ;
; -0.591 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.537      ;
; -0.591 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.537      ;
; -0.591 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.537      ;
; -0.591 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.537      ;
; -0.591 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.537      ;
; -0.591 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.537      ;
; -0.591 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.537      ;
; -0.591 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.537      ;
; -0.591 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.537      ;
; -0.591 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.537      ;
; -0.591 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.537      ;
; -0.591 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.537      ;
; -0.591 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.537      ;
; -0.591 ; Main:inst1|s_cont3[11] ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.537      ;
; -0.575 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.521      ;
; -0.575 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.521      ;
; -0.575 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.521      ;
; -0.562 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.507      ;
; -0.562 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.507      ;
; -0.562 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.507      ;
; -0.546 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.492      ;
; -0.546 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.492      ;
; -0.546 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.492      ;
; -0.546 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.492      ;
; -0.546 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.492      ;
; -0.546 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.492      ;
; -0.546 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.492      ;
; -0.546 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.492      ;
; -0.546 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.492      ;
; -0.539 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.485      ;
; -0.539 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.485      ;
; -0.539 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.485      ;
; -0.539 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.485      ;
; -0.539 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.485      ;
; -0.539 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.485      ;
; -0.539 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.485      ;
; -0.539 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.485      ;
; -0.539 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.485      ;
; -0.539 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.484      ;
; -0.539 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.484      ;
; -0.539 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.484      ;
; -0.518 ; Main:inst1|s_cont3[3]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.463      ;
; -0.518 ; Main:inst1|s_cont3[3]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.463      ;
; -0.518 ; Main:inst1|s_cont3[3]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.463      ;
; -0.510 ; Main:inst1|s_cont3[4]  ; Main:inst1|s_stop3     ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.456      ;
; -0.504 ; Main:inst1|s_cont3[3]  ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.450      ;
; -0.501 ; Main:inst1|s_cont3[7]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.446      ;
; -0.501 ; Main:inst1|s_cont3[7]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.446      ;
; -0.501 ; Main:inst1|s_cont3[7]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.446      ;
; -0.495 ; Main:inst1|s_cont3[0]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.441      ;
; -0.495 ; Main:inst1|s_cont3[0]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.441      ;
; -0.495 ; Main:inst1|s_cont3[0]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.441      ;
; -0.482 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.040     ; 1.429      ;
; -0.482 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.040     ; 1.429      ;
; -0.482 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.040     ; 1.429      ;
; -0.482 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.040     ; 1.429      ;
; -0.482 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.040     ; 1.429      ;
; -0.482 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.040     ; 1.429      ;
; -0.482 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.040     ; 1.429      ;
; -0.482 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.040     ; 1.429      ;
; -0.482 ; Main:inst1|s_cont3[1]  ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.040     ; 1.429      ;
; -0.480 ; Main:inst1|s_cont3[5]  ; Main:inst1|s_stop3     ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.426      ;
; -0.478 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.424      ;
; -0.478 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.424      ;
; -0.478 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.424      ;
; -0.478 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.424      ;
; -0.478 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.424      ;
; -0.478 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.424      ;
; -0.478 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.424      ;
; -0.478 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.424      ;
; -0.478 ; Main:inst1|s_cont3[8]  ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.424      ;
; -0.475 ; Main:inst1|s_cont3[9]  ; Main:inst1|s_stop3     ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.421      ;
; -0.475 ; Main:inst1|s_cont3[11] ; Main:inst1|s_stop3     ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.421      ;
; -0.465 ; Main:inst1|s_cont3[0]  ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.040     ; 1.412      ;
; -0.463 ; Main:inst1|s_cont3[6]  ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.408      ;
; -0.463 ; Main:inst1|s_cont3[6]  ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.408      ;
; -0.463 ; Main:inst1|s_cont3[6]  ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.042     ; 1.408      ;
; -0.455 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.401      ;
; -0.455 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.401      ;
; -0.455 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.401      ;
; -0.455 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.401      ;
; -0.455 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.401      ;
; -0.455 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.401      ;
; -0.455 ; Main:inst1|s_cont3[10] ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 1.000        ; -0.041     ; 1.401      ;
+--------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                           ;
+-------+-----------------------------+-----------------------------+----------------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+----------------------+-------------+--------------+------------+------------+
; 0.182 ; Start_Stop:inst6|s_stop     ; Start_Stop:inst6|s_stop     ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.297 ; Start_Stop:inst6|s_cont     ; Start_Stop:inst6|s_stop     ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.422      ;
; 0.299 ; divisor:inst9|s_counter[5]  ; divisor:inst9|s_counter[5]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; divisor:inst9|s_counter[30] ; divisor:inst9|s_counter[30] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; divisor:inst9|s_counter[4]  ; divisor:inst9|s_counter[4]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; divisor:inst9|s_counter[2]  ; divisor:inst9|s_counter[2]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; divisor:inst9|s_counter[1]  ; divisor:inst9|s_counter[1]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; divisor:inst9|s_counter[29] ; divisor:inst9|s_counter[29] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[28] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; divisor:inst9|s_counter[26] ; divisor:inst9|s_counter[26] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; divisor:inst9|s_counter[16] ; divisor:inst9|s_counter[16] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; divisor:inst9|s_counter[18] ; divisor:inst9|s_counter[18] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; divisor:inst9|s_counter[11] ; divisor:inst9|s_counter[11] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[10] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[9]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; divisor:inst9|s_counter[6]  ; divisor:inst9|s_counter[6]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; divisor:inst9|s_counter[3]  ; divisor:inst9|s_counter[3]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; divisor:inst9|s_counter[27] ; divisor:inst9|s_counter[27] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; divisor:inst9|s_counter[24] ; divisor:inst9|s_counter[24] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; divisor:inst9|s_counter[8]  ; divisor:inst9|s_counter[8]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.312 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[0]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.437      ;
; 0.314 ; divisor:inst9|clkOut        ; divisor:inst9|clkOut        ; divisor:inst9|clkOut ; CLOCK_50    ; 0.000        ; 1.629      ; 2.162      ;
; 0.401 ; Start_Stop:inst6|s_ver      ; Start_Stop:inst6|s_stop     ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.526      ;
; 0.448 ; divisor:inst9|s_counter[5]  ; divisor:inst9|s_counter[6]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.573      ;
; 0.449 ; divisor:inst9|s_counter[1]  ; divisor:inst9|s_counter[2]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; divisor:inst9|s_counter[29] ; divisor:inst9|s_counter[30] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; divisor:inst9|s_counter[3]  ; divisor:inst9|s_counter[4]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[10] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.451 ; divisor:inst9|s_counter[27] ; divisor:inst9|s_counter[28] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.576      ;
; 0.458 ; divisor:inst9|s_counter[4]  ; divisor:inst9|s_counter[5]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.583      ;
; 0.458 ; divisor:inst9|s_counter[2]  ; divisor:inst9|s_counter[3]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.583      ;
; 0.459 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[1]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[29] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[11] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; divisor:inst9|s_counter[26] ; divisor:inst9|s_counter[27] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; divisor:inst9|s_counter[8]  ; divisor:inst9|s_counter[9]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.461 ; divisor:inst9|s_counter[4]  ; divisor:inst9|s_counter[6]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; divisor:inst9|s_counter[2]  ; divisor:inst9|s_counter[4]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.462 ; divisor:inst9|s_counter[16] ; divisor:inst9|s_counter[18] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; divisor:inst9|s_counter[6]  ; divisor:inst9|s_counter[8]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[2]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; divisor:inst9|s_counter[28] ; divisor:inst9|s_counter[30] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; divisor:inst9|s_counter[26] ; divisor:inst9|s_counter[28] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.463 ; divisor:inst9|s_counter[24] ; divisor:inst9|s_counter[26] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; divisor:inst9|s_counter[8]  ; divisor:inst9|s_counter[10] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
; 0.486 ; Reset:inst7|s_reset         ; Reset:inst7|s_reset         ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.611      ;
; 0.512 ; divisor:inst9|s_counter[1]  ; divisor:inst9|s_counter[3]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.637      ;
; 0.513 ; divisor:inst9|s_counter[3]  ; divisor:inst9|s_counter[5]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.638      ;
; 0.513 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[11] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.638      ;
; 0.514 ; divisor:inst9|s_counter[27] ; divisor:inst9|s_counter[29] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.639      ;
; 0.514 ; divisor:inst9|s_counter[5]  ; divisor:inst9|s_counter[8]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.639      ;
; 0.515 ; divisor:inst9|s_counter[1]  ; divisor:inst9|s_counter[4]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.640      ;
; 0.516 ; divisor:inst9|s_counter[3]  ; divisor:inst9|s_counter[6]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.641      ;
; 0.517 ; divisor:inst9|s_counter[27] ; divisor:inst9|s_counter[30] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.642      ;
; 0.518 ; Main:inst1|s_stop3          ; Start_Stop:inst6|s_ver      ; divisor:inst9|clkOut ; CLOCK_50    ; 0.000        ; -0.298     ; 0.334      ;
; 0.519 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[12] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.644      ;
; 0.524 ; divisor:inst9|s_counter[2]  ; divisor:inst9|s_counter[5]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.649      ;
; 0.525 ; divisor:inst9|s_counter[6]  ; divisor:inst9|s_counter[9]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.650      ;
; 0.525 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[3]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.650      ;
; 0.525 ; divisor:inst9|s_counter[26] ; divisor:inst9|s_counter[29] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.650      ;
; 0.526 ; divisor:inst9|s_counter[22] ; divisor:inst9|s_counter[24] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.042      ; 0.652      ;
; 0.526 ; divisor:inst9|s_counter[24] ; divisor:inst9|s_counter[27] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.651      ;
; 0.526 ; divisor:inst9|s_counter[8]  ; divisor:inst9|s_counter[11] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.651      ;
; 0.527 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[16] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.046      ; 0.657      ;
; 0.527 ; divisor:inst9|s_counter[4]  ; divisor:inst9|s_counter[8]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.652      ;
; 0.527 ; divisor:inst9|s_counter[2]  ; divisor:inst9|s_counter[6]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.652      ;
; 0.528 ; divisor:inst9|s_counter[6]  ; divisor:inst9|s_counter[10] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.653      ;
; 0.528 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[4]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.653      ;
; 0.528 ; divisor:inst9|s_counter[26] ; divisor:inst9|s_counter[30] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.653      ;
; 0.529 ; divisor:inst9|s_counter[24] ; divisor:inst9|s_counter[28] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.654      ;
; 0.534 ; divisor:inst9|s_counter[23] ; divisor:inst9|s_counter[24] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.040      ; 0.658      ;
; 0.535 ; divisor:inst9|s_counter[15] ; divisor:inst9|s_counter[16] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.040      ; 0.659      ;
; 0.536 ; divisor:inst9|s_counter[17] ; divisor:inst9|s_counter[18] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.040      ; 0.660      ;
; 0.538 ; divisor:inst9|s_counter[25] ; divisor:inst9|s_counter[26] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.040      ; 0.662      ;
; 0.577 ; divisor:inst9|s_counter[5]  ; divisor:inst9|s_counter[9]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.702      ;
; 0.577 ; divisor:inst9|s_counter[11] ; divisor:inst9|s_counter[16] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.046      ; 0.707      ;
; 0.578 ; divisor:inst9|s_counter[1]  ; divisor:inst9|s_counter[5]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.703      ;
; 0.580 ; divisor:inst9|s_counter[5]  ; divisor:inst9|s_counter[10] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.705      ;
; 0.581 ; divisor:inst9|s_counter[1]  ; divisor:inst9|s_counter[6]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.706      ;
; 0.582 ; divisor:inst9|s_counter[21] ; divisor:inst9|s_counter[24] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.042      ; 0.708      ;
; 0.582 ; divisor:inst9|s_counter[3]  ; divisor:inst9|s_counter[8]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.707      ;
; 0.589 ; divisor:inst9|s_counter[10] ; divisor:inst9|s_counter[16] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.046      ; 0.719      ;
; 0.590 ; divisor:inst9|s_counter[4]  ; divisor:inst9|s_counter[9]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.715      ;
; 0.591 ; divisor:inst9|s_counter[6]  ; divisor:inst9|s_counter[11] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.716      ;
; 0.591 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[5]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.716      ;
; 0.592 ; divisor:inst9|s_counter[22] ; divisor:inst9|s_counter[26] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.042      ; 0.718      ;
; 0.592 ; divisor:inst9|s_counter[24] ; divisor:inst9|s_counter[29] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.717      ;
; 0.593 ; divisor:inst9|s_counter[12] ; divisor:inst9|s_counter[18] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.046      ; 0.723      ;
; 0.593 ; divisor:inst9|s_counter[4]  ; divisor:inst9|s_counter[10] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.718      ;
; 0.593 ; divisor:inst9|s_counter[2]  ; divisor:inst9|s_counter[8]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.718      ;
; 0.594 ; divisor:inst9|s_counter[0]  ; divisor:inst9|s_counter[6]  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.719      ;
; 0.594 ; divisor:inst9|s_counter[20] ; divisor:inst9|s_counter[24] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.042      ; 0.720      ;
; 0.594 ; divisor:inst9|s_counter[18] ; divisor:inst9|s_counter[24] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.719      ;
; 0.595 ; divisor:inst9|s_counter[24] ; divisor:inst9|s_counter[30] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.720      ;
; 0.600 ; divisor:inst9|s_counter[23] ; divisor:inst9|s_counter[26] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.040      ; 0.724      ;
; 0.601 ; divisor:inst9|s_counter[25] ; divisor:inst9|s_counter[27] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.040      ; 0.725      ;
; 0.601 ; divisor:inst9|s_counter[15] ; divisor:inst9|s_counter[18] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.040      ; 0.725      ;
; 0.604 ; divisor:inst9|s_counter[25] ; divisor:inst9|s_counter[28] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.040      ; 0.728      ;
; 0.614 ; divisor:inst9|s_counter[25] ; divisor:inst9|s_counter[25] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.041      ; 0.739      ;
; 0.643 ; divisor:inst9|s_counter[9]  ; divisor:inst9|s_counter[16] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.046      ; 0.773      ;
+-------+-----------------------------+-----------------------------+----------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor:inst9|clkOut'                                                                                               ;
+-------+-------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.266 ; Reset:inst7|s_reset     ; Main:inst1|s_stop3     ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.450      ; 0.830      ;
; 0.270 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[6]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.450      ; 0.834      ;
; 0.272 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[11] ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.450      ; 0.836      ;
; 0.275 ; Start_Stop:inst6|s_stop ; Main:inst1|s_luz       ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.450      ; 0.839      ;
; 0.287 ; Start_Stop:inst6|s_stop ; Main:inst1|s_stop3     ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.450      ; 0.851      ;
; 0.288 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[2]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.449      ; 0.851      ;
; 0.293 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[0]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.449      ; 0.856      ;
; 0.323 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[10] ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.450      ; 0.887      ;
; 0.323 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[9]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.450      ; 0.887      ;
; 0.323 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[8]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.450      ; 0.887      ;
; 0.323 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[7]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.450      ; 0.887      ;
; 0.323 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[5]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.450      ; 0.887      ;
; 0.323 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[4]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.450      ; 0.887      ;
; 0.323 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[3]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.450      ; 0.887      ;
; 0.331 ; Reset:inst7|s_reset     ; Main:inst1|s_cont3[1]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.449      ; 0.894      ;
; 0.374 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[11] ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.450      ; 0.938      ;
; 0.374 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[10] ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.450      ; 0.938      ;
; 0.374 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[9]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.450      ; 0.938      ;
; 0.374 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[8]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.450      ; 0.938      ;
; 0.374 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[7]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.450      ; 0.938      ;
; 0.374 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[5]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.450      ; 0.938      ;
; 0.374 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[4]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.450      ; 0.938      ;
; 0.374 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[3]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.450      ; 0.938      ;
; 0.374 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[6]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.450      ; 0.938      ;
; 0.399 ; Main:inst1|s_cont3[6]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.524      ;
; 0.441 ; Main:inst1|s_cont3[7]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.566      ;
; 0.455 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[2]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.449      ; 1.018      ;
; 0.455 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[1]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.449      ; 1.018      ;
; 0.455 ; Start_Stop:inst6|s_stop ; Main:inst1|s_cont3[0]  ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.449      ; 1.018      ;
; 0.456 ; Reset:inst7|s_reset     ; Main:inst1|s_luz       ; CLOCK_50             ; divisor:inst9|clkOut ; 0.000        ; 0.450      ; 1.020      ;
; 0.458 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.583      ;
; 0.471 ; Main:inst1|s_cont3[10]  ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.596      ;
; 0.482 ; Main:inst1|s_luz        ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.607      ;
; 0.516 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.641      ;
; 0.516 ; Main:inst1|s_cont3[4]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.641      ;
; 0.546 ; Main:inst1|s_stop3      ; Main:inst1|s_stop3     ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.671      ;
; 0.547 ; Main:inst1|s_cont3[5]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.672      ;
; 0.558 ; Main:inst1|s_cont3[8]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.683      ;
; 0.567 ; Main:inst1|s_cont3[11]  ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.692      ;
; 0.570 ; Main:inst1|s_cont3[9]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.695      ;
; 0.572 ; Main:inst1|s_cont3[11]  ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.697      ;
; 0.595 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_cont3[0]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.720      ;
; 0.602 ; Main:inst1|s_cont3[5]   ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.727      ;
; 0.609 ; Main:inst1|s_cont3[7]   ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.734      ;
; 0.609 ; Main:inst1|s_cont3[9]   ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.734      ;
; 0.611 ; Main:inst1|s_cont3[3]   ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.736      ;
; 0.612 ; Main:inst1|s_cont3[4]   ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.737      ;
; 0.614 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_cont3[1]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.739      ;
; 0.620 ; Main:inst1|s_cont3[8]   ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.745      ;
; 0.625 ; Main:inst1|s_cont3[10]  ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.750      ;
; 0.657 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.042      ; 0.783      ;
; 0.664 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.789      ;
; 0.675 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_cont3[2]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.800      ;
; 0.685 ; Main:inst1|s_cont3[6]   ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.810      ;
; 0.689 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.042      ; 0.815      ;
; 0.695 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.042      ; 0.821      ;
; 0.709 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.042      ; 0.835      ;
; 0.731 ; Main:inst1|s_cont3[3]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.856      ;
; 0.741 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.042      ; 0.867      ;
; 0.747 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.042      ; 0.873      ;
; 0.747 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.042      ; 0.873      ;
; 0.749 ; Main:inst1|s_cont3[4]   ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.874      ;
; 0.752 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_cont3[3]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.042      ; 0.878      ;
; 0.758 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.042      ; 0.884      ;
; 0.762 ; Main:inst1|s_cont3[3]   ; Main:inst1|s_cont3[4]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.887      ;
; 0.768 ; Main:inst1|s_cont3[7]   ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.893      ;
; 0.771 ; Main:inst1|s_cont3[6]   ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.896      ;
; 0.772 ; Main:inst1|s_cont3[8]   ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.897      ;
; 0.780 ; Main:inst1|s_cont3[9]   ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.905      ;
; 0.785 ; Main:inst1|s_cont3[6]   ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.910      ;
; 0.787 ; Main:inst1|s_cont3[8]   ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.912      ;
; 0.787 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_luz       ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.042      ; 0.913      ;
; 0.799 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.042      ; 0.925      ;
; 0.810 ; Main:inst1|s_cont3[5]   ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.935      ;
; 0.810 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.042      ; 0.936      ;
; 0.810 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.042      ; 0.936      ;
; 0.812 ; Main:inst1|s_cont3[4]   ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.937      ;
; 0.814 ; Main:inst1|s_cont3[3]   ; Main:inst1|s_cont3[5]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.939      ;
; 0.820 ; Main:inst1|s_cont3[5]   ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.945      ;
; 0.820 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.042      ; 0.946      ;
; 0.824 ; Main:inst1|s_cont3[7]   ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.949      ;
; 0.824 ; Main:inst1|s_cont3[5]   ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.949      ;
; 0.824 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.042      ; 0.950      ;
; 0.831 ; Main:inst1|s_cont3[10]  ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.956      ;
; 0.839 ; Main:inst1|s_cont3[7]   ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.964      ;
; 0.841 ; Main:inst1|s_cont3[6]   ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.966      ;
; 0.841 ; Main:inst1|s_cont3[9]   ; Main:inst1|s_cont3[11] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.966      ;
; 0.856 ; Main:inst1|s_cont3[6]   ; Main:inst1|s_cont3[10] ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 0.981      ;
; 0.862 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.042      ; 0.988      ;
; 0.872 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.042      ; 0.998      ;
; 0.873 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.042      ; 0.999      ;
; 0.876 ; Main:inst1|s_cont3[1]   ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.042      ; 1.002      ;
; 0.877 ; Main:inst1|s_cont3[3]   ; Main:inst1|s_cont3[7]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 1.002      ;
; 0.880 ; Main:inst1|s_cont3[5]   ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 1.005      ;
; 0.880 ; Main:inst1|s_cont3[2]   ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.042      ; 1.006      ;
; 0.882 ; Main:inst1|s_cont3[4]   ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 1.007      ;
; 0.882 ; Main:inst1|s_cont3[4]   ; Main:inst1|s_cont3[9]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 1.007      ;
; 0.883 ; Main:inst1|s_cont3[0]   ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.042      ; 1.009      ;
; 0.886 ; Main:inst1|s_cont3[4]   ; Main:inst1|s_cont3[8]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 1.011      ;
; 0.887 ; Main:inst1|s_cont3[3]   ; Main:inst1|s_cont3[6]  ; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 0.000        ; 0.041      ; 1.012      ;
+-------+-------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                 ;
+-----------------------+----------+-------+----------+---------+---------------------+
; Clock                 ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack      ; -3.956   ; 0.182 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50             ; -3.956   ; 0.182 ; N/A      ; N/A     ; -3.000              ;
;  divisor:inst9|clkOut ; -2.493   ; 0.266 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS       ; -103.038 ; 0.0   ; 0.0      ; 0.0     ; -67.25              ;
;  CLOCK_50             ; -71.696  ; 0.000 ; N/A      ; N/A     ; -49.260             ;
;  divisor:inst9|clkOut ; -31.342  ; 0.000 ; N/A      ; N/A     ; -17.990             ;
+-----------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------+
; Setup Transfers                                                                         ;
+----------------------+----------------------+----------+----------+----------+----------+
; From Clock           ; To Clock             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------+----------------------+----------+----------+----------+----------+
; CLOCK_50             ; CLOCK_50             ; 912      ; 0        ; 0        ; 0        ;
; divisor:inst9|clkOut ; CLOCK_50             ; 4        ; 1        ; 0        ; 0        ;
; CLOCK_50             ; divisor:inst9|clkOut ; 40       ; 0        ; 0        ; 0        ;
; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 248      ; 0        ; 0        ; 0        ;
+----------------------+----------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Hold Transfers                                                                          ;
+----------------------+----------------------+----------+----------+----------+----------+
; From Clock           ; To Clock             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------+----------------------+----------+----------+----------+----------+
; CLOCK_50             ; CLOCK_50             ; 912      ; 0        ; 0        ; 0        ;
; divisor:inst9|clkOut ; CLOCK_50             ; 4        ; 1        ; 0        ; 0        ;
; CLOCK_50             ; divisor:inst9|clkOut ; 40       ; 0        ; 0        ; 0        ;
; divisor:inst9|clkOut ; divisor:inst9|clkOut ; 248      ; 0        ; 0        ; 0        ;
+----------------------+----------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 13    ; 13   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------+
; Clock Status Summary                                             ;
+----------------------+----------------------+------+-------------+
; Target               ; Clock                ; Type ; Status      ;
+----------------------+----------------------+------+-------------+
; CLOCK_50             ; CLOCK_50             ; Base ; Constrained ;
; divisor:inst9|clkOut ; divisor:inst9|clkOut ; Base ; Constrained ;
+----------------------+----------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Apr 15 12:31:34 2018
Info: Command: quartus_sta Fase1 -c Fase1
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Fase1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divisor:inst9|clkOut divisor:inst9|clkOut
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.956
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.956             -71.696 CLOCK_50 
    Info (332119):    -2.493             -31.342 divisor:inst9|clkOut 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 CLOCK_50 
    Info (332119):     0.559               0.000 divisor:inst9|clkOut 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -49.260 CLOCK_50 
    Info (332119):    -1.285             -17.990 divisor:inst9|clkOut 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.585
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.585             -61.728 CLOCK_50 
    Info (332119):    -2.185             -27.263 divisor:inst9|clkOut 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.355               0.000 CLOCK_50 
    Info (332119):     0.505               0.000 divisor:inst9|clkOut 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -49.260 CLOCK_50 
    Info (332119):    -1.285             -17.990 divisor:inst9|clkOut 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.513             -19.024 CLOCK_50 
    Info (332119):    -0.675              -7.877 divisor:inst9|clkOut 
Info (332146): Worst-case hold slack is 0.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.182               0.000 CLOCK_50 
    Info (332119):     0.266               0.000 divisor:inst9|clkOut 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -41.224 CLOCK_50 
    Info (332119):    -1.000             -14.000 divisor:inst9|clkOut 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 748 megabytes
    Info: Processing ended: Sun Apr 15 12:31:37 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


