module fenpin(rst, clk, clkk);
   input   rst;
	input   clk;
   output  clkk;
   reg clkk;
	
   always @(posedge clk or posedge rst)
      if(!rst)
			begin 
				clkk<=0;
			end
		else 
			begin 
				clkk<=~clkk;
			end
endmodule
