// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_elem_data_0_V_read,
        in_elem_data_1_V_read,
        in_elem_data_2_V_read,
        in_elem_data_3_V_read,
        res_stream_V_data_0_V_din,
        res_stream_V_data_0_V_full_n,
        res_stream_V_data_0_V_write,
        res_stream_V_data_1_V_din,
        res_stream_V_data_1_V_full_n,
        res_stream_V_data_1_V_write,
        res_stream_V_data_2_V_din,
        res_stream_V_data_2_V_full_n,
        res_stream_V_data_2_V_write,
        res_stream_V_data_3_V_din,
        res_stream_V_data_3_V_full_n,
        res_stream_V_data_3_V_write,
        res_stream_V_data_4_V_din,
        res_stream_V_data_4_V_full_n,
        res_stream_V_data_4_V_write,
        res_stream_V_data_5_V_din,
        res_stream_V_data_5_V_full_n,
        res_stream_V_data_5_V_write,
        res_stream_V_data_6_V_din,
        res_stream_V_data_6_V_full_n,
        res_stream_V_data_6_V_write,
        res_stream_V_data_7_V_din,
        res_stream_V_data_7_V_full_n,
        res_stream_V_data_7_V_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] in_elem_data_0_V_read;
input  [15:0] in_elem_data_1_V_read;
input  [15:0] in_elem_data_2_V_read;
input  [15:0] in_elem_data_3_V_read;
output  [15:0] res_stream_V_data_0_V_din;
input   res_stream_V_data_0_V_full_n;
output   res_stream_V_data_0_V_write;
output  [15:0] res_stream_V_data_1_V_din;
input   res_stream_V_data_1_V_full_n;
output   res_stream_V_data_1_V_write;
output  [15:0] res_stream_V_data_2_V_din;
input   res_stream_V_data_2_V_full_n;
output   res_stream_V_data_2_V_write;
output  [15:0] res_stream_V_data_3_V_din;
input   res_stream_V_data_3_V_full_n;
output   res_stream_V_data_3_V_write;
output  [15:0] res_stream_V_data_4_V_din;
input   res_stream_V_data_4_V_full_n;
output   res_stream_V_data_4_V_write;
output  [15:0] res_stream_V_data_5_V_din;
input   res_stream_V_data_5_V_full_n;
output   res_stream_V_data_5_V_write;
output  [15:0] res_stream_V_data_6_V_din;
input   res_stream_V_data_6_V_full_n;
output   res_stream_V_data_6_V_write;
output  [15:0] res_stream_V_data_7_V_din;
input   res_stream_V_data_7_V_full_n;
output   res_stream_V_data_7_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg res_stream_V_data_0_V_write;
reg res_stream_V_data_1_V_write;
reg res_stream_V_data_2_V_write;
reg res_stream_V_data_3_V_write;
reg res_stream_V_data_4_V_write;
reg res_stream_V_data_5_V_write;
reg res_stream_V_data_6_V_write;
reg res_stream_V_data_7_V_write;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] kernel_data_V_3_4;
reg   [15:0] kernel_data_V_3_5;
reg   [15:0] kernel_data_V_3_6;
reg   [15:0] kernel_data_V_3_7;
reg   [15:0] kernel_data_V_3_8;
reg   [15:0] kernel_data_V_3_9;
reg   [15:0] kernel_data_V_3_10;
reg   [15:0] kernel_data_V_3_11;
reg   [15:0] kernel_data_V_3_16;
reg   [15:0] kernel_data_V_3_17;
reg   [15:0] kernel_data_V_3_18;
reg   [15:0] kernel_data_V_3_19;
reg   [15:0] kernel_data_V_3_20;
reg   [15:0] kernel_data_V_3_21;
reg   [15:0] kernel_data_V_3_22;
reg   [15:0] kernel_data_V_3_23;
reg   [15:0] kernel_data_V_3_28;
reg   [15:0] kernel_data_V_3_29;
reg   [15:0] kernel_data_V_3_30;
reg   [15:0] kernel_data_V_3_31;
reg   [15:0] kernel_data_V_3_32;
reg   [15:0] kernel_data_V_3_33;
reg   [15:0] kernel_data_V_3_34;
reg   [15:0] kernel_data_V_3_35;
reg   [15:0] kernel_data_V_3_0;
reg   [15:0] kernel_data_V_3_1;
reg   [15:0] kernel_data_V_3_2;
reg   [15:0] kernel_data_V_3_3;
reg   [15:0] kernel_data_V_3_12;
reg   [15:0] kernel_data_V_3_13;
reg   [15:0] kernel_data_V_3_14;
reg   [15:0] kernel_data_V_3_15;
reg   [15:0] kernel_data_V_3_24;
reg   [15:0] kernel_data_V_3_25;
reg   [15:0] kernel_data_V_3_26;
reg   [15:0] kernel_data_V_3_27;
reg   [31:0] sX_6;
reg   [31:0] sY_6;
reg   [31:0] pY_6;
reg   [31:0] pX_6;
reg    res_stream_V_data_0_V_blk_n;
wire    ap_CS_fsm_state2;
reg   [0:0] and_ln284_2_reg_1064;
reg    res_stream_V_data_1_V_blk_n;
reg    res_stream_V_data_2_V_blk_n;
reg    res_stream_V_data_3_V_blk_n;
reg    res_stream_V_data_4_V_blk_n;
reg    res_stream_V_data_5_V_blk_n;
reg    res_stream_V_data_6_V_blk_n;
reg    res_stream_V_data_7_V_blk_n;
reg   [31:0] sX_6_load_reg_1032;
wire   [0:0] icmp_ln284_fu_833_p2;
reg   [0:0] icmp_ln284_reg_1037;
reg   [31:0] sY_6_load_reg_1042;
wire   [0:0] icmp_ln284_1_fu_843_p2;
reg   [0:0] icmp_ln284_1_reg_1047;
reg   [31:0] pY_6_load_reg_1052;
reg   [31:0] pX_6_load_reg_1058;
wire   [0:0] and_ln284_2_fu_901_p2;
wire   [0:0] icmp_ln303_fu_947_p2;
reg   [0:0] icmp_ln303_reg_1068;
wire    io_acc_block_signal_op137;
reg    ap_block_state2;
wire    grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_ready;
wire    grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_done;
reg    ap_block_state2_on_subcall_done;
wire   [31:0] select_ln318_fu_968_p3;
reg   [31:0] select_ln318_reg_1072;
wire   [0:0] icmp_ln307_fu_987_p2;
reg   [0:0] icmp_ln307_reg_1077;
wire   [31:0] select_ln313_fu_1008_p3;
reg   [31:0] select_ln313_reg_1081;
wire    grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_start;
wire    grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_idle;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_return_0;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_return_1;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_return_2;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_return_3;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_return_4;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_return_5;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_return_6;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_return_7;
reg    call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_start;
wire    call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_done;
wire    call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_idle;
wire    call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_ready;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_0;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_1;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_2;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_3;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_4;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_5;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_6;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_7;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_8;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_9;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_10;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_11;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_12;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_13;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_14;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_15;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_16;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_17;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_18;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_19;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_20;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_21;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_22;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_23;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_24;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_25;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_26;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_27;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_28;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_29;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_30;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_31;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_32;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_33;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_34;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_35;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_210_p4;
reg   [31:0] storemerge_reg_206;
wire    ap_CS_fsm_state3;
reg    grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_start_reg;
wire   [31:0] add_ln311_fu_992_p2;
wire   [31:0] add_ln316_fu_952_p2;
wire   [30:0] tmp_3_fu_853_p4;
wire   [30:0] tmp_4_fu_873_p4;
wire   [0:0] icmp_ln284_2_fu_863_p2;
wire   [0:0] icmp_ln284_3_fu_883_p2;
wire   [0:0] and_ln284_1_fu_895_p2;
wire   [0:0] and_ln284_fu_889_p2;
wire   [31:0] add_ln318_fu_963_p2;
wire   [31:0] add_ln313_fu_1003_p2;
reg   [2:0] ap_NS_fsm;
reg    ap_condition_147;
reg    ap_condition_156;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 kernel_data_V_3_4 = 16'd0;
#0 kernel_data_V_3_5 = 16'd0;
#0 kernel_data_V_3_6 = 16'd0;
#0 kernel_data_V_3_7 = 16'd0;
#0 kernel_data_V_3_8 = 16'd0;
#0 kernel_data_V_3_9 = 16'd0;
#0 kernel_data_V_3_10 = 16'd0;
#0 kernel_data_V_3_11 = 16'd0;
#0 kernel_data_V_3_16 = 16'd0;
#0 kernel_data_V_3_17 = 16'd0;
#0 kernel_data_V_3_18 = 16'd0;
#0 kernel_data_V_3_19 = 16'd0;
#0 kernel_data_V_3_20 = 16'd0;
#0 kernel_data_V_3_21 = 16'd0;
#0 kernel_data_V_3_22 = 16'd0;
#0 kernel_data_V_3_23 = 16'd0;
#0 kernel_data_V_3_28 = 16'd0;
#0 kernel_data_V_3_29 = 16'd0;
#0 kernel_data_V_3_30 = 16'd0;
#0 kernel_data_V_3_31 = 16'd0;
#0 kernel_data_V_3_32 = 16'd0;
#0 kernel_data_V_3_33 = 16'd0;
#0 kernel_data_V_3_34 = 16'd0;
#0 kernel_data_V_3_35 = 16'd0;
#0 kernel_data_V_3_0 = 16'd0;
#0 kernel_data_V_3_1 = 16'd0;
#0 kernel_data_V_3_2 = 16'd0;
#0 kernel_data_V_3_3 = 16'd0;
#0 kernel_data_V_3_12 = 16'd0;
#0 kernel_data_V_3_13 = 16'd0;
#0 kernel_data_V_3_14 = 16'd0;
#0 kernel_data_V_3_15 = 16'd0;
#0 kernel_data_V_3_24 = 16'd0;
#0 kernel_data_V_3_25 = 16'd0;
#0 kernel_data_V_3_26 = 16'd0;
#0 kernel_data_V_3_27 = 16'd0;
#0 sX_6 = 32'd0;
#0 sY_6 = 32'd0;
#0 pY_6 = 32'd0;
#0 pX_6 = 32'd0;
#0 grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_start_reg = 1'b0;
end

dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0 grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_start),
    .ap_done(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_done),
    .ap_idle(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_idle),
    .ap_ready(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_ready),
    .kernel_data_V_3_0(kernel_data_V_3_0),
    .kernel_data_V_3_1(kernel_data_V_3_1),
    .kernel_data_V_3_2(kernel_data_V_3_2),
    .kernel_data_V_3_3(kernel_data_V_3_3),
    .kernel_data_V_3_4(kernel_data_V_3_4),
    .kernel_data_V_3_5(kernel_data_V_3_5),
    .kernel_data_V_3_6(kernel_data_V_3_6),
    .kernel_data_V_3_7(kernel_data_V_3_7),
    .kernel_data_V_3_8(kernel_data_V_3_8),
    .kernel_data_V_3_9(kernel_data_V_3_9),
    .kernel_data_V_3_10(kernel_data_V_3_10),
    .kernel_data_V_3_11(kernel_data_V_3_11),
    .kernel_data_V_3_12(kernel_data_V_3_12),
    .kernel_data_V_3_13(kernel_data_V_3_13),
    .kernel_data_V_3_14(kernel_data_V_3_14),
    .kernel_data_V_3_15(kernel_data_V_3_15),
    .kernel_data_V_3_16(kernel_data_V_3_16),
    .kernel_data_V_3_17(kernel_data_V_3_17),
    .kernel_data_V_3_18(kernel_data_V_3_18),
    .kernel_data_V_3_19(kernel_data_V_3_19),
    .kernel_data_V_3_20(kernel_data_V_3_20),
    .kernel_data_V_3_21(kernel_data_V_3_21),
    .kernel_data_V_3_22(kernel_data_V_3_22),
    .kernel_data_V_3_23(kernel_data_V_3_23),
    .kernel_data_V_3_24(kernel_data_V_3_24),
    .kernel_data_V_3_25(kernel_data_V_3_25),
    .kernel_data_V_3_26(kernel_data_V_3_26),
    .kernel_data_V_3_27(kernel_data_V_3_27),
    .kernel_data_V_3_28(kernel_data_V_3_28),
    .kernel_data_V_3_29(kernel_data_V_3_29),
    .kernel_data_V_3_30(kernel_data_V_3_30),
    .kernel_data_V_3_31(kernel_data_V_3_31),
    .kernel_data_V_3_32(kernel_data_V_3_32),
    .kernel_data_V_3_33(kernel_data_V_3_33),
    .kernel_data_V_3_34(kernel_data_V_3_34),
    .kernel_data_V_3_35(kernel_data_V_3_35),
    .ap_return_0(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_return_0),
    .ap_return_1(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_return_1),
    .ap_return_2(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_return_2),
    .ap_return_3(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_return_3),
    .ap_return_4(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_return_4),
    .ap_return_5(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_return_5),
    .ap_return_6(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_return_6),
    .ap_return_7(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_return_7)
);

shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_start),
    .ap_done(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_done),
    .ap_idle(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_idle),
    .ap_ready(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_ready),
    .in_elem_data_0_V_read(in_elem_data_0_V_read),
    .in_elem_data_1_V_read(in_elem_data_1_V_read),
    .in_elem_data_2_V_read(in_elem_data_2_V_read),
    .in_elem_data_3_V_read(in_elem_data_3_V_read),
    .kernel_window_4_V_read(kernel_data_V_3_4),
    .kernel_window_5_V_read(kernel_data_V_3_5),
    .kernel_window_6_V_read(kernel_data_V_3_6),
    .kernel_window_7_V_read(kernel_data_V_3_7),
    .kernel_window_8_V_read(kernel_data_V_3_8),
    .kernel_window_9_V_read(kernel_data_V_3_9),
    .kernel_window_10_V_read(kernel_data_V_3_10),
    .kernel_window_11_V_read(kernel_data_V_3_11),
    .kernel_window_16_V_read(kernel_data_V_3_16),
    .kernel_window_17_V_read(kernel_data_V_3_17),
    .kernel_window_18_V_read(kernel_data_V_3_18),
    .kernel_window_19_V_read(kernel_data_V_3_19),
    .kernel_window_20_V_read(kernel_data_V_3_20),
    .kernel_window_21_V_read(kernel_data_V_3_21),
    .kernel_window_22_V_read(kernel_data_V_3_22),
    .kernel_window_23_V_read(kernel_data_V_3_23),
    .kernel_window_28_V_read(kernel_data_V_3_28),
    .kernel_window_29_V_read(kernel_data_V_3_29),
    .kernel_window_30_V_read(kernel_data_V_3_30),
    .kernel_window_31_V_read(kernel_data_V_3_31),
    .kernel_window_32_V_read(kernel_data_V_3_32),
    .kernel_window_33_V_read(kernel_data_V_3_33),
    .kernel_window_34_V_read(kernel_data_V_3_34),
    .kernel_window_35_V_read(kernel_data_V_3_35),
    .ap_return_0(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_0),
    .ap_return_1(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_1),
    .ap_return_2(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_2),
    .ap_return_3(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_3),
    .ap_return_4(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_4),
    .ap_return_5(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_5),
    .ap_return_6(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_6),
    .ap_return_7(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_7),
    .ap_return_8(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_8),
    .ap_return_9(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_9),
    .ap_return_10(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_10),
    .ap_return_11(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_11),
    .ap_return_12(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_12),
    .ap_return_13(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_13),
    .ap_return_14(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_14),
    .ap_return_15(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_15),
    .ap_return_16(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_16),
    .ap_return_17(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_17),
    .ap_return_18(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_18),
    .ap_return_19(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_19),
    .ap_return_20(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_20),
    .ap_return_21(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_21),
    .ap_return_22(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_22),
    .ap_return_23(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_23),
    .ap_return_24(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_24),
    .ap_return_25(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_25),
    .ap_return_26(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_26),
    .ap_return_27(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_27),
    .ap_return_28(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_28),
    .ap_return_29(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_29),
    .ap_return_30(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_30),
    .ap_return_31(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_31),
    .ap_return_32(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_32),
    .ap_return_33(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_33),
    .ap_return_34(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_34),
    .ap_return_35(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_35)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (1'd1 == and_ln284_2_fu_901_p2))) begin
            grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_start_reg <= 1'b1;
        end else if ((grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_ready == 1'b1)) begin
            grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_147)) begin
        if ((icmp_ln303_fu_947_p2 == 1'd1)) begin
            pX_6 <= 32'd0;
        end else if ((icmp_ln303_fu_947_p2 == 1'd0)) begin
            pX_6 <= add_ln316_fu_952_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_156)) begin
        if ((icmp_ln307_fu_987_p2 == 1'd1)) begin
            pY_6 <= 32'd0;
        end else if ((icmp_ln307_fu_987_p2 == 1'd0)) begin
            pY_6 <= add_ln311_fu_992_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln303_reg_1068 == 1'd0))) begin
        sX_6 <= select_ln318_reg_1072;
    end else if ((~((1'b1 == ap_block_state2_on_subcall_done) | ((io_acc_block_signal_op137 == 1'b0) & (1'd1 == and_ln284_2_reg_1064))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln303_fu_947_p2 == 1'd1))) begin
        sX_6 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state2_on_subcall_done) | ((io_acc_block_signal_op137 == 1'b0) & (1'd1 == and_ln284_2_reg_1064))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln307_fu_987_p2 == 1'd1) & (icmp_ln303_fu_947_p2 == 1'd1))) begin
        storemerge_reg_206 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln307_reg_1077 == 1'd0) & (icmp_ln303_reg_1068 == 1'd1))) begin
        storemerge_reg_206 <= select_ln313_reg_1081;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        and_ln284_2_reg_1064 <= and_ln284_2_fu_901_p2;
        icmp_ln284_1_reg_1047 <= icmp_ln284_1_fu_843_p2;
        icmp_ln284_reg_1037 <= icmp_ln284_fu_833_p2;
        kernel_data_V_3_0 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_0;
        kernel_data_V_3_1 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_1;
        kernel_data_V_3_10 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_18;
        kernel_data_V_3_11 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_19;
        kernel_data_V_3_12 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_4;
        kernel_data_V_3_13 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_5;
        kernel_data_V_3_14 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_6;
        kernel_data_V_3_15 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_7;
        kernel_data_V_3_16 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_20;
        kernel_data_V_3_17 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_21;
        kernel_data_V_3_18 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_22;
        kernel_data_V_3_19 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_23;
        kernel_data_V_3_2 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_2;
        kernel_data_V_3_20 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_24;
        kernel_data_V_3_21 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_25;
        kernel_data_V_3_22 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_26;
        kernel_data_V_3_23 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_27;
        kernel_data_V_3_24 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_8;
        kernel_data_V_3_25 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_9;
        kernel_data_V_3_26 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_10;
        kernel_data_V_3_27 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_11;
        kernel_data_V_3_28 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_28;
        kernel_data_V_3_29 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_29;
        kernel_data_V_3_3 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_3;
        kernel_data_V_3_30 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_30;
        kernel_data_V_3_31 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_31;
        kernel_data_V_3_32 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_32;
        kernel_data_V_3_33 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_33;
        kernel_data_V_3_34 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_34;
        kernel_data_V_3_35 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_35;
        kernel_data_V_3_4 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_12;
        kernel_data_V_3_5 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_13;
        kernel_data_V_3_6 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_14;
        kernel_data_V_3_7 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_15;
        kernel_data_V_3_8 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_16;
        kernel_data_V_3_9 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_return_17;
        pX_6_load_reg_1058 <= pX_6;
        pY_6_load_reg_1052 <= pY_6;
        sX_6_load_reg_1032 <= sX_6;
        sY_6_load_reg_1042 <= sY_6;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state2_on_subcall_done) | ((io_acc_block_signal_op137 == 1'b0) & (1'd1 == and_ln284_2_reg_1064))) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln303_reg_1068 <= icmp_ln303_fu_947_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state2_on_subcall_done) | ((io_acc_block_signal_op137 == 1'b0) & (1'd1 == and_ln284_2_reg_1064))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln303_fu_947_p2 == 1'd1))) begin
        icmp_ln307_reg_1077 <= icmp_ln307_fu_987_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln303_reg_1068 == 1'd1))) begin
        sY_6 <= ap_phi_mux_storemerge_phi_fu_210_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state2_on_subcall_done) | ((io_acc_block_signal_op137 == 1'b0) & (1'd1 == and_ln284_2_reg_1064))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln307_fu_987_p2 == 1'd0) & (icmp_ln303_fu_947_p2 == 1'd1))) begin
        select_ln313_reg_1081 <= select_ln313_fu_1008_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state2_on_subcall_done) | ((io_acc_block_signal_op137 == 1'b0) & (1'd1 == and_ln284_2_reg_1064))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln303_fu_947_p2 == 1'd0))) begin
        select_ln318_reg_1072 <= select_ln318_fu_968_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln307_reg_1077 == 1'd0) & (icmp_ln303_reg_1068 == 1'd1))) begin
        ap_phi_mux_storemerge_phi_fu_210_p4 = select_ln313_reg_1081;
    end else begin
        ap_phi_mux_storemerge_phi_fu_210_p4 = storemerge_reg_206;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_start = 1'b1;
    end else begin
        call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln284_2_reg_1064))) begin
        res_stream_V_data_0_V_blk_n = res_stream_V_data_0_V_full_n;
    end else begin
        res_stream_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_on_subcall_done) | ((io_acc_block_signal_op137 == 1'b0) & (1'd1 == and_ln284_2_reg_1064))) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln284_2_reg_1064))) begin
        res_stream_V_data_0_V_write = 1'b1;
    end else begin
        res_stream_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln284_2_reg_1064))) begin
        res_stream_V_data_1_V_blk_n = res_stream_V_data_1_V_full_n;
    end else begin
        res_stream_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_on_subcall_done) | ((io_acc_block_signal_op137 == 1'b0) & (1'd1 == and_ln284_2_reg_1064))) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln284_2_reg_1064))) begin
        res_stream_V_data_1_V_write = 1'b1;
    end else begin
        res_stream_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln284_2_reg_1064))) begin
        res_stream_V_data_2_V_blk_n = res_stream_V_data_2_V_full_n;
    end else begin
        res_stream_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_on_subcall_done) | ((io_acc_block_signal_op137 == 1'b0) & (1'd1 == and_ln284_2_reg_1064))) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln284_2_reg_1064))) begin
        res_stream_V_data_2_V_write = 1'b1;
    end else begin
        res_stream_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln284_2_reg_1064))) begin
        res_stream_V_data_3_V_blk_n = res_stream_V_data_3_V_full_n;
    end else begin
        res_stream_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_on_subcall_done) | ((io_acc_block_signal_op137 == 1'b0) & (1'd1 == and_ln284_2_reg_1064))) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln284_2_reg_1064))) begin
        res_stream_V_data_3_V_write = 1'b1;
    end else begin
        res_stream_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln284_2_reg_1064))) begin
        res_stream_V_data_4_V_blk_n = res_stream_V_data_4_V_full_n;
    end else begin
        res_stream_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_on_subcall_done) | ((io_acc_block_signal_op137 == 1'b0) & (1'd1 == and_ln284_2_reg_1064))) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln284_2_reg_1064))) begin
        res_stream_V_data_4_V_write = 1'b1;
    end else begin
        res_stream_V_data_4_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln284_2_reg_1064))) begin
        res_stream_V_data_5_V_blk_n = res_stream_V_data_5_V_full_n;
    end else begin
        res_stream_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_on_subcall_done) | ((io_acc_block_signal_op137 == 1'b0) & (1'd1 == and_ln284_2_reg_1064))) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln284_2_reg_1064))) begin
        res_stream_V_data_5_V_write = 1'b1;
    end else begin
        res_stream_V_data_5_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln284_2_reg_1064))) begin
        res_stream_V_data_6_V_blk_n = res_stream_V_data_6_V_full_n;
    end else begin
        res_stream_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_on_subcall_done) | ((io_acc_block_signal_op137 == 1'b0) & (1'd1 == and_ln284_2_reg_1064))) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln284_2_reg_1064))) begin
        res_stream_V_data_6_V_write = 1'b1;
    end else begin
        res_stream_V_data_6_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln284_2_reg_1064))) begin
        res_stream_V_data_7_V_blk_n = res_stream_V_data_7_V_full_n;
    end else begin
        res_stream_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_on_subcall_done) | ((io_acc_block_signal_op137 == 1'b0) & (1'd1 == and_ln284_2_reg_1064))) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln284_2_reg_1064))) begin
        res_stream_V_data_7_V_write = 1'b1;
    end else begin
        res_stream_V_data_7_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((1'b1 == ap_block_state2_on_subcall_done) | ((io_acc_block_signal_op137 == 1'b0) & (1'd1 == and_ln284_2_reg_1064))) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln311_fu_992_p2 = (pY_6_load_reg_1052 + 32'd1);

assign add_ln313_fu_1003_p2 = (sY_6_load_reg_1042 + 32'd1);

assign add_ln316_fu_952_p2 = (pX_6_load_reg_1058 + 32'd1);

assign add_ln318_fu_963_p2 = (sX_6_load_reg_1032 + 32'd1);

assign and_ln284_1_fu_895_p2 = (icmp_ln284_3_fu_883_p2 & icmp_ln284_2_fu_863_p2);

assign and_ln284_2_fu_901_p2 = (and_ln284_fu_889_p2 & and_ln284_1_fu_895_p2);

assign and_ln284_fu_889_p2 = (icmp_ln284_fu_833_p2 & icmp_ln284_1_fu_843_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state2 = ((io_acc_block_signal_op137 == 1'b0) & (1'd1 == and_ln284_2_reg_1064));
end

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_done == 1'b0) & (1'd1 == and_ln284_2_reg_1064));
end

always @ (*) begin
    ap_condition_147 = (~((1'b1 == ap_block_state2_on_subcall_done) | ((io_acc_block_signal_op137 == 1'b0) & (1'd1 == and_ln284_2_reg_1064))) & (1'b1 == ap_CS_fsm_state2));
end

always @ (*) begin
    ap_condition_156 = (~((1'b1 == ap_block_state2_on_subcall_done) | ((io_acc_block_signal_op137 == 1'b0) & (1'd1 == and_ln284_2_reg_1064))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln303_fu_947_p2 == 1'd1));
end

assign grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_start = grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_start_reg;

assign icmp_ln284_1_fu_843_p2 = ((sY_6 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln284_2_fu_863_p2 = (($signed(tmp_3_fu_853_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln284_3_fu_883_p2 = (($signed(tmp_4_fu_873_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln284_fu_833_p2 = ((sX_6 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln303_fu_947_p2 = ((pX_6_load_reg_1058 == 32'd17) ? 1'b1 : 1'b0);

assign icmp_ln307_fu_987_p2 = ((pY_6_load_reg_1052 == 32'd17) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op137 = (res_stream_V_data_7_V_full_n & res_stream_V_data_6_V_full_n & res_stream_V_data_5_V_full_n & res_stream_V_data_4_V_full_n & res_stream_V_data_3_V_full_n & res_stream_V_data_2_V_full_n & res_stream_V_data_1_V_full_n & res_stream_V_data_0_V_full_n);

assign res_stream_V_data_0_V_din = grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_return_0;

assign res_stream_V_data_1_V_din = grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_return_1;

assign res_stream_V_data_2_V_din = grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_return_2;

assign res_stream_V_data_3_V_din = grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_return_3;

assign res_stream_V_data_4_V_din = grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_return_4;

assign res_stream_V_data_5_V_din = grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_return_5;

assign res_stream_V_data_6_V_din = grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_return_6;

assign res_stream_V_data_7_V_din = grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217_ap_return_7;

assign select_ln313_fu_1008_p3 = ((icmp_ln284_1_reg_1047[0:0] === 1'b1) ? 32'd2 : add_ln313_fu_1003_p2);

assign select_ln318_fu_968_p3 = ((icmp_ln284_reg_1037[0:0] === 1'b1) ? 32'd2 : add_ln318_fu_963_p2);

assign tmp_3_fu_853_p4 = {{pY_6[31:1]}};

assign tmp_4_fu_873_p4 = {{pX_6[31:1]}};

endmodule //compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s
