
create_project {{ project_name }} {{ base_path }}/{{ project_name }} -part xczu3eg-sbva484-1-e

set_property board_part em.avnet.com:ultra96v1:part0:1.2 [current_project]
set_property ip_repo_paths {{ ip_repo_path }} [current_project]
update_ip_catalog

create_bd_design "design_1"
update_compile_order -fileset sources_1

create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 zynq_ultra_ps_e_0

apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]

set_property -dict [list CONFIG.PSU__USE__S_AXI_GP2 {1} CONFIG.PSU__USE__S_AXI_GP3 {1} CONFIG.PSU__USE__S_AXI_GP4 {1} CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {{'{'}}{{ pl_freq }}{{'}'}}] [get_bd_cells zynq_ultra_ps_e_0]


create_bd_cell -type ip -vlnv xilinx.com:hls:{{ ip_name }}:1.0 {{ ip_name }}_0

{% for i in range(num_hp_ports) %}
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/{{ ip_name }}_0/m_axi_{{ bundle[i] }}} Slave {/zynq_ultra_ps_e_0/S_AXI_HP{{ i }}_FPD} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP{{ i }}_FPD]
{%- endfor %}
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/{{ ip_name }}_0/s_axi_CTRL} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins {{ ip_name }}_0/s_axi_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 ({{ pl_freq }} MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 ({{ pl_freq }} MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD} Slave {/{{ ip_name }}_0/s_axi_CTRL} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]


validate_bd_design
save_bd_design

make_wrapper -files [get_files {{ base_path }}/{{ project_name }}/{{ project_name }}.srcs/sources_1/bd/design_1/design_1.bd] -top

add_files -norecurse {{ base_path }}/{{ project_name }}/{{ project_name }}.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 4

wait_on_run impl_1
