<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: RiscvISA Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#nested-classes">Classes</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">RiscvISA Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespaceRiscvISA_1_1Kernel"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA_1_1Kernel.html">Kernel</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1AddressFault.html">AddressFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1AtomicGenericOp.html">AtomicGenericOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A generic atomic op class.  <a href="classRiscvISA_1_1AtomicGenericOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1AtomicMemOp.html">AtomicMemOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1AtomicMemOpMicro.html">AtomicMemOpMicro</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1BreakpointFault.html">BreakpointFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1CompRegOp.html">CompRegOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for compressed operations that work only on registers.  <a href="classRiscvISA_1_1CompRegOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRiscvISA_1_1CSRMetadata.html">CSRMetadata</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1CSROp.html">CSROp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for CSR operations.  <a href="classRiscvISA_1_1CSROp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1Decoder.html">Decoder</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1IllegalFrmFault.html">IllegalFrmFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1IllegalInstFault.html">IllegalInstFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1ImmOp.html">ImmOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for operations with immediates (I is the type of immediate)  <a href="classRiscvISA_1_1ImmOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1InstFault.html">InstFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1InterruptFault.html">InterruptFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1Interrupts.html">Interrupts</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1ISA.html">ISA</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1Load.html">Load</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1LoadReserved.html">LoadReserved</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1LoadReservedMicro.html">LoadReservedMicro</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1MemFenceMicro.html">MemFenceMicro</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1MemInst.html">MemInst</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1PCState.html">PCState</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1ProcessInfo.html">ProcessInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRiscvISA_1_1PTE.html">PTE</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1RegOp.html">RegOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for operations that work only on registers.  <a href="classRiscvISA_1_1RegOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1RemoteGDB.html">RemoteGDB</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1Reset.html">Reset</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1RiscvFault.html">RiscvFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1RiscvMacroInst.html">RiscvMacroInst</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for all RISC-V Macroops.  <a href="classRiscvISA_1_1RiscvMacroInst.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1RiscvMicroInst.html">RiscvMicroInst</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for all RISC-V Microops.  <a href="classRiscvISA_1_1RiscvMicroInst.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1RiscvStaticInst.html">RiscvStaticInst</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for all RISC-V static instructions.  <a href="classRiscvISA_1_1RiscvStaticInst.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1StackTrace.html">StackTrace</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1Store.html">Store</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1StoreCond.html">StoreCond</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1StoreCondMicro.html">StoreCondMicro</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1SyscallFault.html">SyscallFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1SystemOp.html">SystemOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for system operations.  <a href="classRiscvISA_1_1SystemOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1TLB.html">TLB</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRiscvISA_1_1TlbEntry.html">TlbEntry</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1UnimplementedFault.html">UnimplementedFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1Unknown.html">Unknown</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Static instruction class for unknown (illegal) instructions.  <a href="classRiscvISA_1_1Unknown.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1UnknownInstFault.html">UnknownInstFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRiscvISA_1_1VAddr.html">VAddr</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ab439875de2b7b539352ace3fc798eb73"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ab439875de2b7b539352ace3fc798eb73">VecElem</a> = ::<a class="el" href="vec__reg_8hh.html#a4a864715832b98a86fe2f67fffa4329e">DummyVecElem</a></td></tr>
<tr class="separator:ab439875de2b7b539352ace3fc798eb73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b877bf0282bec0237ca3f4ba16ace2f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a4b877bf0282bec0237ca3f4ba16ace2f">VecReg</a> = ::<a class="el" href="vec__reg_8hh.html#a2b64951b4139a4d0153292de4fe1d06d">DummyVecReg</a></td></tr>
<tr class="separator:a4b877bf0282bec0237ca3f4ba16ace2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a647c6d5c6a15b3a4867f620be950100f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a647c6d5c6a15b3a4867f620be950100f">ConstVecReg</a> = ::<a class="el" href="vec__reg_8hh.html#ab9e0c147fc3025ea95f20cb9185757d5">DummyConstVecReg</a></td></tr>
<tr class="separator:a647c6d5c6a15b3a4867f620be950100f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeccd42e450b6ef11e600ac88075e68e2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#aeccd42e450b6ef11e600ac88075e68e2">VecRegContainer</a> = ::<a class="el" href="vec__reg_8hh.html#aee96d42a95810aacea179343d381fb1c">DummyVecRegContainer</a></td></tr>
<tr class="separator:aeccd42e450b6ef11e600ac88075e68e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a352cdce7d630aa8e216f024b56fe622e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a352cdce7d630aa8e216f024b56fe622e">VecPredReg</a> = ::<a class="el" href="vec__pred__reg_8hh.html#ad57c5fb8ed16c91cd61a1ee68f8336da">DummyVecPredReg</a></td></tr>
<tr class="separator:a352cdce7d630aa8e216f024b56fe622e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7621387ec346a9018979f2cb6457466a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a7621387ec346a9018979f2cb6457466a">ConstVecPredReg</a> = ::<a class="el" href="vec__pred__reg_8hh.html#a084db62e003d88ce84defac3d8a19896">DummyConstVecPredReg</a></td></tr>
<tr class="separator:a7621387ec346a9018979f2cb6457466a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43420d4b84b4f51bc1693841d73d8fe7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a43420d4b84b4f51bc1693841d73d8fe7">VecPredRegContainer</a> = ::<a class="el" href="vec__pred__reg_8hh.html#a968beb9f3b8c6c1bcbc0862d18ff0771">DummyVecPredRegContainer</a></td></tr>
<tr class="separator:a43420d4b84b4f51bc1693841d73d8fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1caf064f0a17d7fac1a82085c6782a0f"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a1caf064f0a17d7fac1a82085c6782a0f">MachInst</a></td></tr>
<tr class="separator:a1caf064f0a17d7fac1a82085c6782a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad320475d833ce523b9dd98e892488182"><td class="memItemLeft" align="right" valign="top">typedef uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ad320475d833ce523b9dd98e892488182">ExtMachInst</a></td></tr>
<tr class="separator:ad320475d833ce523b9dd98e892488182"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a984e5e8da8ed5f2e930c68338674bd45"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a984e5e8da8ed5f2e930c68338674bd45">FloatException</a> : uint64_t { <br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a984e5e8da8ed5f2e930c68338674bd45a44e5a5f04a4c286d1cbd7763af932103">FloatInexact</a> = 0x1, 
<a class="el" href="namespaceRiscvISA.html#a984e5e8da8ed5f2e930c68338674bd45a8b8ce0074284a6feb3b3ceb0f019aa94">FloatUnderflow</a> = 0x2, 
<a class="el" href="namespaceRiscvISA.html#a984e5e8da8ed5f2e930c68338674bd45a5d93a851323ef2c8bab851fbcbbdf4f1">FloatOverflow</a> = 0x4, 
<a class="el" href="namespaceRiscvISA.html#a984e5e8da8ed5f2e930c68338674bd45a526b88f422d6900287365e4c0812533a">FloatDivZero</a> = 0x8, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a984e5e8da8ed5f2e930c68338674bd45aa76938fe54aaed774876b729e550ecfb">FloatInvalid</a> = 0x10
<br />
 }</td></tr>
<tr class="separator:a984e5e8da8ed5f2e930c68338674bd45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43b0c6fb6142ef5cffed78b841873938"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938">ExceptionCode</a> : uint64_t { <br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a9ee4b22cfcdf3f397993a3862c880ffb">INST_ADDR_MISALIGNED</a> = 0, 
<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a53d5edbff5fcf436a21fa636f236022d">INST_ACCESS</a> = 1, 
<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a5c8846c92dae706bac61e250c66e7d6e">INST_ILLEGAL</a> = 2, 
<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938afda6b0529d5c000ff4c7e2a68cd16333">BREAKPOINT</a> = 3, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938afbefb5e5e79248d744ad872c598ca1ff">LOAD_ADDR_MISALIGNED</a> = 4, 
<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a7166a6d0262231992bd1b1ddec2cb9c0">LOAD_ACCESS</a> = 5, 
<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a528ea13ed61792d5792fd175174c8bfd">STORE_ADDR_MISALIGNED</a> = 6, 
<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a9474a4b4ace2a34d97a24d60e8d8586f">AMO_ADDR_MISALIGNED</a> = 6, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938adad1049a34590fd7815ae16c8fd38571">STORE_ACCESS</a> = 7, 
<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a8b822a1fed67f476eed400a7c5edce47">AMO_ACCESS</a> = 7, 
<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a5d614f99c295cf52c06b0fdab222c124">ECALL_USER</a> = 8, 
<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938aeebf60a5738dcb16c4a858641bf29b57">ECALL_SUPER</a> = 9, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a669be962c82a8ccf3101ca85ccf7ef42">ECALL_MACHINE</a> = 11, 
<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a4bfdee0bf25467a7e83a40481a00c9ca">INST_PAGE</a> = 12, 
<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a4203376325de60775ab9136f101f0d7f">LOAD_PAGE</a> = 13, 
<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a456e0197c5921912e89757a3e01e8dd9">STORE_PAGE</a> = 15, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a77dca00b7904ededad7c818665507dfb">AMO_PAGE</a> = 15, 
<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a74359723cda62ae0f331887042d30330">INT_SOFTWARE_USER</a> = 0, 
<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a08654b59e9100505e322ff13be43d0a5">INT_SOFTWARE_SUPER</a> = 1, 
<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a55017a112ca387959fd81ee74f1f15dd">INT_SOFTWARE_MACHINE</a> = 3, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938af116c39329ea8b90c83708552f19a1e9">INT_TIMER_USER</a> = 4, 
<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a11c8ff264f6c1383dbe841904035cfb5">INT_TIMER_SUPER</a> = 5, 
<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938aea13a5c5dbfda4a5072e8097e22bbd69">INT_TIMER_MACHINE</a> = 7, 
<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a162a507ca0a07bc7eeff0ecfedba2465">INT_EXT_USER</a> = 8, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a68df617d2b74c308ef23a3cfdec297d7">INT_EXT_SUPER</a> = 9, 
<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938ae95da6a5ba9edc953f96dc02843ccec4">INT_EXT_MACHINE</a> = 11, 
<a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a4ac6e55a9e2a573ad5b402529c4f316e">NumInterruptTypes</a>
<br />
 }</td></tr>
<tr class="separator:a43b0c6fb6142ef5cffed78b841873938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94feb16bef513c2f807dca26f89910b4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4">PrivilegeMode</a> { <a class="el" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a85630e7c085147db0ee7a99797e63b52">PRV_U</a> = 0, 
<a class="el" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a25b6173ef85887acfb4e965331d2d351">PRV_S</a> = 1, 
<a class="el" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a96860d911fe144bbe13a318d21b5f852">PRV_M</a> = 3
 }</td></tr>
<tr class="separator:a94feb16bef513c2f807dca26f89910b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a995a47be2708b28bb70a99cfa25dbbb1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1">MiscRegIndex</a> { <br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a76ae0834c1e7386553bcadf5181bb6b0">MISCREG_PRV</a> = 0, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a68c4eaede8832c596f4a503fa20ae895">MISCREG_ISA</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a1ed453bc600c53bc794d85abfc97854a">MISCREG_VENDORID</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a3275ea221d4dc06e6a647d6ae8125375">MISCREG_ARCHID</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1aaeaa60efcae1c8b0c66c5aaea283a37b">MISCREG_IMPID</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a4ed1267ee0e099c1fb8199f69c586036">MISCREG_HARTID</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ad8d3c0c0d087c1d46590210551579a33">MISCREG_STATUS</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ab034deb4cb92426ec23ef0bd09ab87b5">MISCREG_IP</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a96534f69c4c32e77d3494ef073e49595">MISCREG_IE</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a249c6372ee83191103c46539db4c7db3">MISCREG_CYCLE</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1af0121e6b6680f3cb63adb13a563fa6e5">MISCREG_TIME</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a85e80507d94780c87363a740dedfad79">MISCREG_INSTRET</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a14f008bda0eb4b5791945450d68798cd">MISCREG_HPMCOUNTER03</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1afdc17ddc0bf05167555051d3d17deb3a">MISCREG_HPMCOUNTER04</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ac117c459d19039d5547ea881b343f420">MISCREG_HPMCOUNTER05</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a17c32117d2680e3cf4e62c4c06acdcc1">MISCREG_HPMCOUNTER06</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a1e87e289187b970c26669378a14925f0">MISCREG_HPMCOUNTER07</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1af55748224486f2e1a6924c71d13733cb">MISCREG_HPMCOUNTER08</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a7d78e3421ce64da86c6847d1a95dccfc">MISCREG_HPMCOUNTER09</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a193bf04932a8340af6bd972036e600cd">MISCREG_HPMCOUNTER10</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a4a0f9e4a57f11b582db4202d3d20cf65">MISCREG_HPMCOUNTER11</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a5fea890db6147d089695b8ce92cac02a">MISCREG_HPMCOUNTER12</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a74a1f1ad2159c48d1975ae51419c1f56">MISCREG_HPMCOUNTER13</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ab7ff7959e8c0655d6bcc0b84a8b068ef">MISCREG_HPMCOUNTER14</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a08ef4fc1b6dadfd01b1ffd4681b68664">MISCREG_HPMCOUNTER15</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a9ffb37f294d2139ce4a50698ad22d42a">MISCREG_HPMCOUNTER16</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1aca772c007a941b4c1be6d8accf14fd88">MISCREG_HPMCOUNTER17</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a2b8ab9225a12dc1632397e733679508b">MISCREG_HPMCOUNTER18</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ac47f850795fcd9a80ca180495cea43a8">MISCREG_HPMCOUNTER19</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1acfd47258f27104542569198040dbff5b">MISCREG_HPMCOUNTER20</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ae3e879fba9661de3e32ccc45b84647b1">MISCREG_HPMCOUNTER21</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a5c32b7dd7717b71a332f149e42505f90">MISCREG_HPMCOUNTER22</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1adeb2d6306224180fb23fda3c30c52876">MISCREG_HPMCOUNTER23</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a3bcb3cc68bfd49842c818cb4638278a2">MISCREG_HPMCOUNTER24</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ad1f73a7af851ef6343db6afe77c6f594">MISCREG_HPMCOUNTER25</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a7d472569e6f6341643bf8db33451817c">MISCREG_HPMCOUNTER26</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a37b672bc1cb755cb12365884ca3d22be">MISCREG_HPMCOUNTER27</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a7df5a999bdd6837855b7bb2454abccc4">MISCREG_HPMCOUNTER28</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ac29a32ba4861ef33f7a96f9803065143">MISCREG_HPMCOUNTER29</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a08aae0b4b6969e60c856169c4795fc43">MISCREG_HPMCOUNTER30</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a083e0973d615ea5eae3b686a5bfa79df">MISCREG_HPMCOUNTER31</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1aa9a0d5bf188795f64b7940761da0ec72">MISCREG_HPMEVENT03</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a3cec0957499ba3cf3bd2795c8d68c769">MISCREG_HPMEVENT04</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1aba7a648ecc7f8a4ff6df36ac26ea458d">MISCREG_HPMEVENT05</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a2dd68fbbdcc8bd749ce7a720b032ba97">MISCREG_HPMEVENT06</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1af5642575b8170d39ae52dd3416a69b15">MISCREG_HPMEVENT07</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a009ff66a665369c78f8b8d0b8426ea0b">MISCREG_HPMEVENT08</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a90677373eb7b12d66fb2647222d41b29">MISCREG_HPMEVENT09</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a76c3ed2b049e41f4b0f8e510682f7522">MISCREG_HPMEVENT10</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1aaac1193f9c4b88da5b5c47e525e6bf64">MISCREG_HPMEVENT11</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a73709b466dc1d259a76f68f0e54dea63">MISCREG_HPMEVENT12</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ae84188fe9fbd240261becb62b5710126">MISCREG_HPMEVENT13</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a97cf5996cb81c9279d1fef7692890b86">MISCREG_HPMEVENT14</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a2ad3be3c7b416b226afe486aaf16610e">MISCREG_HPMEVENT15</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a67eed439f7bebf193221d423f7142e4f">MISCREG_HPMEVENT16</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ac47fd797115259ce40f7eaae167d2ed1">MISCREG_HPMEVENT17</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a94a11ba75ef61bcb8839dc8a4d2e84fc">MISCREG_HPMEVENT18</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a1c776a8d56a7f070678fccfd839ab098">MISCREG_HPMEVENT19</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ad41e9d9ca10cd6a6da4eb24d2ae1abdd">MISCREG_HPMEVENT20</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ab72fd8c21e9f8cf7f4a31657aa097cdb">MISCREG_HPMEVENT21</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a9a1f03fa50cebbb7df79ed874c8a0233">MISCREG_HPMEVENT22</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a88ca4840976f9be98099ea84b90b9f67">MISCREG_HPMEVENT23</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a089c6e048b577ac4f9e7d1f8ea2648cc">MISCREG_HPMEVENT24</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a1c333377d381e16f770b9d3c81b797f5">MISCREG_HPMEVENT25</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1aee31617400bbee06d82c5962c53f2618">MISCREG_HPMEVENT26</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a30bcb2ac9427e1981ddc5132126504b0">MISCREG_HPMEVENT27</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1aff48d4c6fbbf8ee3d6771bada978adbf">MISCREG_HPMEVENT28</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a4f8614218d48dee5372b7f0f5570d47a">MISCREG_HPMEVENT29</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a17b44e1f6e01b7b110eee49194847ab5">MISCREG_HPMEVENT30</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ab97c322a0e4b081ecb0d3c8dd35538a9">MISCREG_HPMEVENT31</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1adb40cecba400327c2e248427b758e008">MISCREG_TSELECT</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1aed4cfde4d4c8d780f2ec4c3bdc8415e2">MISCREG_TDATA1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a52eaa29b689706e1bdd75f0e6d44ab54">MISCREG_TDATA2</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a4d089f338b6e5f0102ce090bac68bb90">MISCREG_TDATA3</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1acf837d1490728356d4cfbc42bd4db381">MISCREG_DCSR</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1af6530ea9fff7904f8c6b8b605fa7bf62">MISCREG_DPC</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ac44b49d9e2b743431aa12f9acb41d120">MISCREG_DSCRATCH</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1abdaaa943839947986bb64c2607ca42a4">MISCREG_MEDELEG</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a85a99f4bfc5d26dd678dd39bcdf9c42a">MISCREG_MIDELEG</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a972ebbf87e500b41fb848d3a4cb6b3a5">MISCREG_MTVEC</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a7644e4ea163c6674eadc16fcb830bb63">MISCREG_MCOUNTEREN</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a5b6d6d0ac2be260e07c3c1776df999cb">MISCREG_MSCRATCH</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a26ce9638cb6eb62c2fc73fbd29be7314">MISCREG_MEPC</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a209fcdc2fec781314dedfb4bfd42c236">MISCREG_MCAUSE</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a260c50b305e822c849a07bab8bdc12f4">MISCREG_MTVAL</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a126935feeb51d40201fe6a8080c13f9c">MISCREG_PMPCFG0</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a406fda841c14cfa0418d6b481b1664ba">MISCREG_PMPCFG2</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a74db5f55c2a3495d52f81ddfd68476c3">MISCREG_PMPADDR00</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1aeff18f81fa5bb0c9e1b95b640561f49c">MISCREG_PMPADDR01</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1adabea9610582e1be45a8db120a237b1c">MISCREG_PMPADDR02</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ae0b2961c9f51f86c88d121d0ea172c65">MISCREG_PMPADDR03</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a499ec31115d2fabe8cdab0352b746e55">MISCREG_PMPADDR04</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a237409e3b015d3062e87ef70acb61e41">MISCREG_PMPADDR05</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ad30a0223165b938cdc14045e05242efa">MISCREG_PMPADDR06</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a4bebc0e9b3e3d06ea7423b937a974982">MISCREG_PMPADDR07</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a332ed7e8e9204cf37631bde41f91fb75">MISCREG_PMPADDR08</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a14bfb88458b10e75dcf60ddd69f68345">MISCREG_PMPADDR09</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ab563f340e2d10e0c43d41df64f6700a3">MISCREG_PMPADDR10</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1afb15822c7bf7f564958b656506bdce39">MISCREG_PMPADDR11</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a90a001fc720e1ac3e41bad47721c8509">MISCREG_PMPADDR12</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a0f3215e68f55db22d8c11853d970b558">MISCREG_PMPADDR13</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1af42e55fe8554bdfaf717584d3067b91b">MISCREG_PMPADDR14</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a7bf6a5291ca1a819af7193fd2478b178">MISCREG_PMPADDR15</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a3c25859adb6c3a033a8e015f256faeef">MISCREG_SEDELEG</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1aea8a20495c11aa783fa8583a4cce0bc8">MISCREG_SIDELEG</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1abdb481f7188c01a8ad4e277dcfad2625">MISCREG_STVEC</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a14b162c8e374fc388a8e1ff2bd6e50ba">MISCREG_SCOUNTEREN</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a2cc76695114426f59d7ec2b9b13a2cf5">MISCREG_SSCRATCH</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ac7496e847aebeb5b7f6f0c637a5bfaa8">MISCREG_SEPC</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ab5295c4f75e4b0f4aa90dd7e135b1f1d">MISCREG_SCAUSE</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a0c38d37df0c0a842f96bbd8cf65b5864">MISCREG_STVAL</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ad2a0cb0d948b5754abe74ace61d2d014">MISCREG_SATP</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a5a361db72000e6a6b3dc1eb1fdde2545">MISCREG_UTVEC</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ae3f4ea5f309e1641d54cb602a0ee9b67">MISCREG_USCRATCH</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1aff4b62ab5c528a31fe0ac78721bf88be">MISCREG_UEPC</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1aaaac03acbc84fdfe469fe44a753b6a74">MISCREG_UCAUSE</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a5128eef8df6cddc7574e0b215d40025a">MISCREG_UTVAL</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a721543f503af3e13e9ef681b6adcab4f">MISCREG_FFLAGS</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1af405235acafc08ae0263468afa75a005">MISCREG_FRM</a>, 
<a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a1bc74d0da89e2ad08f4cf57de9b096d8">NUM_MISCREGS</a>
<br />
 }</td></tr>
<tr class="separator:a995a47be2708b28bb70a99cfa25dbbb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7497ec204b0ab9a8668d39828310c580"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580">CSRIndex</a> { <br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580adae671723420548db7eb83c6f1b6177f">CSR_USTATUS</a> = 0x000, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ab1b782bb99a82a8490ca32791a523acd">CSR_UIE</a> = 0x004, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a89811d9545865ca5cb3ef838effa63b8">CSR_UTVEC</a> = 0x005, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ad68b57d18db26415f29495f548509997">CSR_USCRATCH</a> = 0x040, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a76c95955e96237dad35097979b585744">CSR_UEPC</a> = 0x041, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a5d4c60ee04dffa6aa4958d3f38f8ffa0">CSR_UCAUSE</a> = 0x042, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580aa159c3917e316585f74266d1ce0095f3">CSR_UTVAL</a> = 0x043, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ad1b8df111eb6c8e8a7eb71ae35d50551">CSR_UIP</a> = 0x044, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a8200a18b1a013b4462b7a95359b4f488">CSR_FFLAGS</a> = 0x001, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580aacc7daecd98e6a45304a2ccb3f0f8bb8">CSR_FRM</a> = 0x002, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ac852f14623a93259f57bc6ef409a37b0">CSR_FCSR</a> = 0x003, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a5bbb37ba72348ae8fd4a576caf49f55c">CSR_CYCLE</a> = 0xC00, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a839362a3c471190bdf16c3ba45c3c87f">CSR_TIME</a> = 0xC01, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ade2981ea90b31233bcb5e4fa87e36ddb">CSR_INSTRET</a> = 0xC02, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a58cdfb4be339b7448b3de416760d3a25">CSR_HPMCOUNTER03</a> = 0xC03, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a94d1f43dff4ea0f0f262e4ce158e12f4">CSR_HPMCOUNTER04</a> = 0xC04, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ac6f422d6c4da1c554df08876febb07f8">CSR_HPMCOUNTER05</a> = 0xC05, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a344eeaa7aa964b481c8a5d94b10769a3">CSR_HPMCOUNTER06</a> = 0xC06, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a1f0e6faa782962f396deb1ddea1b2ed1">CSR_HPMCOUNTER07</a> = 0xC07, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a6676c1c23531b0012b58c67553b33608">CSR_HPMCOUNTER08</a> = 0xC08, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580aab615d2abf9efc14a8ebc60ce04c7dfa">CSR_HPMCOUNTER09</a> = 0xC09, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a6ee1465a73d2b0807036c584ec632099">CSR_HPMCOUNTER10</a> = 0xC0A, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580aff964f2d3831617d4812ed3a6c984d25">CSR_HPMCOUNTER11</a> = 0xC0B, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ac45d464dc79481b19311b0275e1d95c4">CSR_HPMCOUNTER12</a> = 0xC0C, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ae2a78d7ae3c045ed85fff4666f05e62b">CSR_HPMCOUNTER13</a> = 0xC0D, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580aa603ca19e427463c50c3597a4e57fb2f">CSR_HPMCOUNTER14</a> = 0xC0E, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a702c3f757b70cdd00fb3579482183ee2">CSR_HPMCOUNTER15</a> = 0xC0F, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580afb33755f6764e7d496b277928dbd372e">CSR_HPMCOUNTER16</a> = 0xC10, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580aaf442d773080a09dbda4cd1bac0141f1">CSR_HPMCOUNTER17</a> = 0xC11, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580aca9ed85fc82ec146d882b2c7fd05eb8d">CSR_HPMCOUNTER18</a> = 0xC12, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ab1da5df012723a73bf9d4f26e718bdbf">CSR_HPMCOUNTER19</a> = 0xC13, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a0706bc496e39641ddba2ac6023e2d812">CSR_HPMCOUNTER20</a> = 0xC14, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a006b86ec4a01982a701f21630e5e7835">CSR_HPMCOUNTER21</a> = 0xC15, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a526cb769771a25283f676848cef4745e">CSR_HPMCOUNTER22</a> = 0xC16, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a0d9e5de6fc387c11353bfebe7df8bf52">CSR_HPMCOUNTER23</a> = 0xC17, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a5887d0097dbf6d8b8b9410ed1af96546">CSR_HPMCOUNTER24</a> = 0xC18, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ac9a1748d74c5a35a49164db9605eb233">CSR_HPMCOUNTER25</a> = 0xC19, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ab4c663f4c7dc90fa8f6db3a4f1ce0ad5">CSR_HPMCOUNTER26</a> = 0xC1A, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580acccc7aa8ac58720f5af22d42f95e7cc4">CSR_HPMCOUNTER27</a> = 0xC1B, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a021e9f140ffec0091173813841795a3f">CSR_HPMCOUNTER28</a> = 0xC1C, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a2c75cd1bb8ab698ff0070ae1b8444a31">CSR_HPMCOUNTER29</a> = 0xC1D, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a5d4ba2027a716ef497987c2a7e88c2f2">CSR_HPMCOUNTER30</a> = 0xC1E, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a6eb6b31e700f807fa4cb587021969753">CSR_HPMCOUNTER31</a> = 0xC1F, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a09a923528bd4db6ef90f31fe0dfc6886">CSR_SSTATUS</a> = 0x100, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a1d0237c7a3e6adeffa519226fea02e59">CSR_SEDELEG</a> = 0x102, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580aa6dd770135c199122879e1891912f251">CSR_SIDELEG</a> = 0x103, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a89fc157438ef6605026ed60ab038bce9">CSR_SIE</a> = 0x104, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a3f0a20911431c249f979445b34c6c743">CSR_STVEC</a> = 0x105, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a926381a70170687001e194acd193a4fc">CSR_SCOUNTEREN</a> = 0x106, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ac2f85178d7b4d3ea2739f78595ebe9ca">CSR_SSCRATCH</a> = 0x140, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a9ac1bca3c6eec36f9c9de12ad6dc6aa7">CSR_SEPC</a> = 0x141, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a3a5497394e19baf2b544e62611e34ce0">CSR_SCAUSE</a> = 0x142, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a4e069fcc8a7bf31605e378f62181ecc5">CSR_STVAL</a> = 0x143, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ad48feb071f62580eab6dc7278868c462">CSR_SIP</a> = 0x144, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a4079b772a4a20873c26510aa8d3454c4">CSR_SATP</a> = 0x180, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580abe22b43aadd1b66195a56820b2070e17">CSR_MVENDORID</a> = 0xF11, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580acd75612e1a988ca2564fe5fb220e53cb">CSR_MARCHID</a> = 0xF12, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ad2372ae68744c5e3c01e37f7da2db65f">CSR_MIMPID</a> = 0xF13, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a0a175b0e1c86b50f6a852d3ca86992ba">CSR_MHARTID</a> = 0xF14, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ad0966608b84004735b46e8a5d177b140">CSR_MSTATUS</a> = 0x300, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a417fb37163dd4f4508ad81f04ef0b889">CSR_MISA</a> = 0x301, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580af408139d296b5ce653c545a519205f67">CSR_MEDELEG</a> = 0x302, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a39a7d4a1a24a8bc57d14ba41c254af96">CSR_MIDELEG</a> = 0x303, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a421743ec48641faf9c08b3e3237b2202">CSR_MIE</a> = 0x304, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a91366881f5a6c8922bbe970b6006c741">CSR_MTVEC</a> = 0x305, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580aa7ee233b13825b326b84442c08bdf1a1">CSR_MCOUNTEREN</a> = 0x306, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ab8926ee48b3d123fa00cd3f955449566">CSR_MSCRATCH</a> = 0x340, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580aea3d287e93f51206797cf0033169f232">CSR_MEPC</a> = 0x341, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a5e317ab637d256562b62848317926f3a">CSR_MCAUSE</a> = 0x342, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580afb605d430494824864b7e41c3cf80826">CSR_MTVAL</a> = 0x343, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a5ec6036ef1efd083d44cf2d88af4e3b3">CSR_MIP</a> = 0x344, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a919f5c8dd3acaacb777d9755a7cd0d1c">CSR_PMPCFG0</a> = 0x3A0, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a718655c72e891fab9880991f53f60709">CSR_PMPCFG2</a> = 0x3A2, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a99d289b3a13c29692587112998faaff9">CSR_PMPADDR00</a> = 0x3B0, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580abcd4faea5dac1beb5dca498dc29b31d6">CSR_PMPADDR01</a> = 0x3B1, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ad3d67af1765252dba1a728a9ac0cde68">CSR_PMPADDR02</a> = 0x3B2, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a376b9f8d090b9c52a946042f0e6cff27">CSR_PMPADDR03</a> = 0x3B3, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580aabfe19e3761867b9ca8eae4de44ac2d0">CSR_PMPADDR04</a> = 0x3B4, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a17b2e831b52a54423ba880b8670d36f8">CSR_PMPADDR05</a> = 0x3B5, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a77bf5088a08317037cca118f539fca84">CSR_PMPADDR06</a> = 0x3B6, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a362eaa5490351bcf1eccd8ff7c2d4657">CSR_PMPADDR07</a> = 0x3B7, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a3c66b1362c048cdd0029ec39c6c3d56d">CSR_PMPADDR08</a> = 0x3B8, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580aec382d6d60594fabad7aaa9377045818">CSR_PMPADDR09</a> = 0x3B9, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a073b4965924c7342739656dd73ae6d38">CSR_PMPADDR10</a> = 0x3BA, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a67583612cffb2bc42df6a603bc4263ee">CSR_PMPADDR11</a> = 0x3BB, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580aa0a4d530116c2885425cf7dde57da12e">CSR_PMPADDR12</a> = 0x3BC, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ad13b4e74848106eac3f52289b1ad1557">CSR_PMPADDR13</a> = 0x3BD, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a83e9bec30ced547391d9543e51d07591">CSR_PMPADDR14</a> = 0x3BE, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a0ec12cad99e07fa6fb57ace0582366aa">CSR_PMPADDR15</a> = 0x3BF, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580afd2465b2c30aaf79729d44488fbcdd2e">CSR_MCYCLE</a> = 0xB00, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a9cb981ab2493b752c8725d3bbff122c8">CSR_MINSTRET</a> = 0xB02, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ad60268223cbc4f6f4e828988628a1b47">CSR_MHPMCOUNTER03</a> = 0xC03, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a1eea817d9217830aac9b05ea4709bbd2">CSR_MHPMCOUNTER04</a> = 0xC04, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ad5f3a67d9dd369a2f7577113f2caaec7">CSR_MHPMCOUNTER05</a> = 0xC05, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a6c69ca6175f3ce6758cb9c586c0c7c2d">CSR_MHPMCOUNTER06</a> = 0xC06, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a983232065f3151cdd46096008545a343">CSR_MHPMCOUNTER07</a> = 0xC07, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a8a44051c2aee8e62cd33f909eb097819">CSR_MHPMCOUNTER08</a> = 0xC08, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ae700988a7c30fcda317fa6eb6b933247">CSR_MHPMCOUNTER09</a> = 0xC09, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ac1580ba6947c9eb5b11a4525bb5c40db">CSR_MHPMCOUNTER10</a> = 0xC0A, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a2c0ed2c8d254fd1988f54e6d2d5e88a7">CSR_MHPMCOUNTER11</a> = 0xC0B, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a4d96bc97f64d8e14a63b0f86d7e90214">CSR_MHPMCOUNTER12</a> = 0xC0C, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a0505465dac77c2b8271911e1e105b2d8">CSR_MHPMCOUNTER13</a> = 0xC0D, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a763f313e3aa534abcfd0a92b4878d574">CSR_MHPMCOUNTER14</a> = 0xC0E, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a8baac8b9954c3052d2ec110707e6f564">CSR_MHPMCOUNTER15</a> = 0xC0F, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a5f65469a45f02479987dc28c75166545">CSR_MHPMCOUNTER16</a> = 0xC10, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580aeae286d7f4c1e786785cf7b7d1830a0a">CSR_MHPMCOUNTER17</a> = 0xC11, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a0a8a0a53b3c28bdaf483c16059943e33">CSR_MHPMCOUNTER18</a> = 0xC12, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a427e1b0aad67c95230cb6471fe8a6bb0">CSR_MHPMCOUNTER19</a> = 0xC13, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580abf79699f7200acb261d5089e4bf6783a">CSR_MHPMCOUNTER20</a> = 0xC14, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a28852a90153108fd776623ef3de50d51">CSR_MHPMCOUNTER21</a> = 0xC15, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580aff4a78395c002facdc60d9f9098947ad">CSR_MHPMCOUNTER22</a> = 0xC16, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ab64f5a974263fef8b5f0b5c66058082b">CSR_MHPMCOUNTER23</a> = 0xC17, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a38fd404f6cb79f76728dd83dea280b9e">CSR_MHPMCOUNTER24</a> = 0xC18, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a3cade558cb29058947a8249f1c64ed93">CSR_MHPMCOUNTER25</a> = 0xC19, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a5fd9510c2251969dd94453c2a1e9f9ee">CSR_MHPMCOUNTER26</a> = 0xC1A, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580afd5aed823961eee65dca8122a73b2b40">CSR_MHPMCOUNTER27</a> = 0xC1B, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a26e1303675c372d3b080aa649a371b15">CSR_MHPMCOUNTER28</a> = 0xC1C, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ac6d95a71840ba16a701190249af6c094">CSR_MHPMCOUNTER29</a> = 0xC1D, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a0729bb5c66a5fb32068e46b5a0238bfd">CSR_MHPMCOUNTER30</a> = 0xC1E, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ad27985d0ff5afa0cc12f9780010c61b9">CSR_MHPMCOUNTER31</a> = 0xC1F, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580aaa3e388886a60497a07162a92424ddd2">CSR_MHPMEVENT03</a> = 0x323, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ab3e9def7864240049ab64116f32d640b">CSR_MHPMEVENT04</a> = 0x324, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a3f158dde0008e7a73fdaae5edab2fb20">CSR_MHPMEVENT05</a> = 0x325, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a882056dec414a92e63716ff6991caf05">CSR_MHPMEVENT06</a> = 0x326, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a28e60e41975ce50e0c413ffff9820811">CSR_MHPMEVENT07</a> = 0x327, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a91a99c87d2a106549a1365f8b708a0f4">CSR_MHPMEVENT08</a> = 0x328, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580aa84065295a5c6895038a6094d4c72300">CSR_MHPMEVENT09</a> = 0x329, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a2a8744a9a873069c8ee7c4040bf4381c">CSR_MHPMEVENT10</a> = 0x32A, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a3986d3b603560c2994f97b6c5c7b1266">CSR_MHPMEVENT11</a> = 0x32B, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a1a234eab9ac601ef2b3af9d4b8458a22">CSR_MHPMEVENT12</a> = 0x32C, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a78b424ae9001099aa5399e8f9686e899">CSR_MHPMEVENT13</a> = 0x32D, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a72700719b77c96c6a38650a4874fd85b">CSR_MHPMEVENT14</a> = 0x32E, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a7660158d913ddfdae93fe9d8e03e0e3c">CSR_MHPMEVENT15</a> = 0x32F, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580aab311dc9a0ac902c375d55ed9074c7c6">CSR_MHPMEVENT16</a> = 0x330, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ad0344aa27e18ba4ffdaa5507806019c9">CSR_MHPMEVENT17</a> = 0x331, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580abe8b717f14151dcc15f28a20c66bf384">CSR_MHPMEVENT18</a> = 0x332, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ad8fc50c0b059bcdef81128fe337c87f8">CSR_MHPMEVENT19</a> = 0x333, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a847c255b977c95a4a029818a17068221">CSR_MHPMEVENT20</a> = 0x334, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a8b5d816126ab6cd0838a0053de9d2a96">CSR_MHPMEVENT21</a> = 0x335, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a6f1b9293c6db25baf68cc458cd524f20">CSR_MHPMEVENT22</a> = 0x336, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580afea2e303cf9b792565a1211ec3bcff47">CSR_MHPMEVENT23</a> = 0x337, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ad2947484773a8affc425fd85f26d3a38">CSR_MHPMEVENT24</a> = 0x338, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a331ab202c0cf23eff951a5c6f70a7fde">CSR_MHPMEVENT25</a> = 0x339, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a079453401da23e8e30cc1d94fdd744c8">CSR_MHPMEVENT26</a> = 0x33A, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580aa810c755f656067142994f30bbb480ee">CSR_MHPMEVENT27</a> = 0x33B, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a25d758a624ce0be230ccdde3c7303fe9">CSR_MHPMEVENT28</a> = 0x33C, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a735a45f92bc4975db8f037c367b3face">CSR_MHPMEVENT29</a> = 0x33D, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a08f94642c38139ddb6621773e659fde9">CSR_MHPMEVENT30</a> = 0x33E, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a7834c8c8c7de10ebab5be2d647060558">CSR_MHPMEVENT31</a> = 0x33F, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580aa3307a3f07da921cb42b3698b13d64a6">CSR_TSELECT</a> = 0x7A0, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a24f720e902b6f6694a8be5bfca26e500">CSR_TDATA1</a> = 0x7A1, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a82c05fc1259d7fdd427483fbb5c4b8ff">CSR_TDATA2</a> = 0x7A2, 
<br />
&#160;&#160;<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580afea245df1e23b50e47fa4012e3469857">CSR_TDATA3</a> = 0x7A3, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a6fb4bec57d21ad7b3c99b7413cf69986">CSR_DCSR</a> = 0x7B0, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580aba0c82e1b7bd7f7c92cbe8957bd70899">CSR_DPC</a> = 0x7B1, 
<a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a56125ba0971de5549294af5d11c919f6">CSR_DSCRATCH</a> = 0x7B2
<br />
 }</td></tr>
<tr class="separator:a7497ec204b0ab9a8668d39828310c580"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aa3e2d8f8b9640bd767eba460547af544"><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr class="memitem:aa3e2d8f8b9640bd767eba460547af544"><td class="memTemplItemLeft" align="right" valign="top">void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#aa3e2d8f8b9640bd767eba460547af544">handleLockedSnoop</a> (XC *xc, <a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a> pkt, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> cacheBlockMask)</td></tr>
<tr class="separator:aa3e2d8f8b9640bd767eba460547af544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45db97a8d7a88a01fee6aa8905b04440"><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr class="memitem:a45db97a8d7a88a01fee6aa8905b04440"><td class="memTemplItemLeft" align="right" valign="top">void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a45db97a8d7a88a01fee6aa8905b04440">handleLockedRead</a> (XC *xc, const <a class="el" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req)</td></tr>
<tr class="separator:a45db97a8d7a88a01fee6aa8905b04440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9b5d3141f13a1b3927de2e0d7b7909e"><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr class="memitem:ab9b5d3141f13a1b3927de2e0d7b7909e"><td class="memTemplItemLeft" align="right" valign="top">void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ab9b5d3141f13a1b3927de2e0d7b7909e">handleLockedSnoopHit</a> (XC *xc)</td></tr>
<tr class="separator:ab9b5d3141f13a1b3927de2e0d7b7909e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28c983fa2adb1441d7ba26da968e0d67"><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr class="memitem:a28c983fa2adb1441d7ba26da968e0d67"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a28c983fa2adb1441d7ba26da968e0d67">handleLockedWrite</a> (XC *xc, const <a class="el" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> cacheBlockMask)</td></tr>
<tr class="separator:a28c983fa2adb1441d7ba26da968e0d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad45e4130aa92875430c6f6e46824a974"><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr class="memitem:ad45e4130aa92875430c6f6e46824a974"><td class="memTemplItemLeft" align="right" valign="top">void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ad45e4130aa92875430c6f6e46824a974">globalClearExclusive</a> (XC *xc)</td></tr>
<tr class="separator:ad45e4130aa92875430c6f6e46824a974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22f1834dd60d12dc2a49639b5d764995"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a> (IndexReg) Bitfield&lt; 31 &gt; <a class="el" href="namespaceRiscvISA.html#ae13e44bce796f1fd5777a4bfc54a66a3">p</a></td></tr>
<tr class="separator:a22f1834dd60d12dc2a49639b5d764995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a672a36afe4a4647e4647569b706f94af"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">EndBitUnion</a> (IndexReg) <a class="el" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(RandomReg) Bitfield&lt; 30</td></tr>
<tr class="separator:a672a36afe4a4647e4647569b706f94af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9978348d07e89e6db602a401cc620ebd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a9978348d07e89e6db602a401cc620ebd">EndBitUnion</a> (RandomReg) <a class="el" href="namespaceRiscvISA.html#aef38466c519e6ac9514b36e72c01b2cf">BitUnion64</a>(EntryLoReg) Bitfield&lt; 63</td></tr>
<tr class="separator:a9978348d07e89e6db602a401cc620ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6123c8b7476ee49a500d204a5196440"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ae6123c8b7476ee49a500d204a5196440">EndBitUnion</a> (EntryLoReg) <a class="el" href="namespaceRiscvISA.html#aef38466c519e6ac9514b36e72c01b2cf">BitUnion64</a>(ContextReg) Bitfield&lt; 63</td></tr>
<tr class="separator:ae6123c8b7476ee49a500d204a5196440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7231e0c42a37f172e288d6791f896b1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ad7231e0c42a37f172e288d6791f896b1">EndBitUnion</a> (ContextReg) <a class="el" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(PageMaskReg) Bitfield&lt; 28</td></tr>
<tr class="separator:ad7231e0c42a37f172e288d6791f896b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17f6d3e10abbf41e4db949a445e37351"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a17f6d3e10abbf41e4db949a445e37351">EndBitUnion</a> (PageMaskReg) <a class="el" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(PageGrainReg) Bitfield&lt; 31</td></tr>
<tr class="separator:a17f6d3e10abbf41e4db949a445e37351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae975aae62b75123ae3c3cd5393b4d833"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ae975aae62b75123ae3c3cd5393b4d833">EndBitUnion</a> (PageGrainReg) <a class="el" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(WiredReg) Bitfield&lt; 30</td></tr>
<tr class="separator:ae975aae62b75123ae3c3cd5393b4d833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23364efcf491a229c0d6ad0d78098759"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a23364efcf491a229c0d6ad0d78098759">EndBitUnion</a> (WiredReg) <a class="el" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(HWREnaReg) Bitfield&lt; 31</td></tr>
<tr class="separator:a23364efcf491a229c0d6ad0d78098759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84743590b55ad4376a032677a0f3f6b5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a84743590b55ad4376a032677a0f3f6b5">EndBitUnion</a> (HWREnaReg) <a class="el" href="namespaceRiscvISA.html#aef38466c519e6ac9514b36e72c01b2cf">BitUnion64</a>(EntryHiReg) Bitfield&lt; 63</td></tr>
<tr class="separator:a84743590b55ad4376a032677a0f3f6b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b05d48ef367375a6d9b3ea073abe336"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a2b05d48ef367375a6d9b3ea073abe336">EndBitUnion</a> (EntryHiReg) <a class="el" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(StatusReg) <a class="el" href="namespaceRiscvISA.html#a3f01f2371ca895fd5eb246031998587a">SubBitUnion</a>(cu</td></tr>
<tr class="separator:a2b05d48ef367375a6d9b3ea073abe336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11f36bd766054ee2f2cb62cf4caf3ecb"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a11f36bd766054ee2f2cb62cf4caf3ecb">EndSubBitUnion</a> (cu) Bitfield&lt; 27 &gt; rp</td></tr>
<tr class="separator:a11f36bd766054ee2f2cb62cf4caf3ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f01f2371ca895fd5eb246031998587a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a3f01f2371ca895fd5eb246031998587a">SubBitUnion</a> (im, 15, 8) Bitfield&lt; 15 &gt; im7</td></tr>
<tr class="separator:a3f01f2371ca895fd5eb246031998587a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad3e945623be58b8b13b80ce41008d24"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#aad3e945623be58b8b13b80ce41008d24">EndSubBitUnion</a> (im) Bitfield&lt; 7 &gt; kx</td></tr>
<tr class="separator:aad3e945623be58b8b13b80ce41008d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d28891884b969e4ed98d8a6c4ac0935"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a8d28891884b969e4ed98d8a6c4ac0935">EndBitUnion</a> (StatusReg) <a class="el" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(IntCtlReg) Bitfield&lt; 31</td></tr>
<tr class="separator:a8d28891884b969e4ed98d8a6c4ac0935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e60a2e5b295a7f9a8fd8454fc4146ff"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a7e60a2e5b295a7f9a8fd8454fc4146ff">EndBitUnion</a> (IntCtlReg) <a class="el" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(SRSCtlReg) Bitfield&lt; 29</td></tr>
<tr class="separator:a7e60a2e5b295a7f9a8fd8454fc4146ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33de326cf4d30327be9525afba825ef6"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a33de326cf4d30327be9525afba825ef6">EndBitUnion</a> (SRSCtlReg) <a class="el" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(SRSMapReg) Bitfield&lt; 31</td></tr>
<tr class="separator:a33de326cf4d30327be9525afba825ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2553b50bac4cb7cc228a252f0466c6a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#aa2553b50bac4cb7cc228a252f0466c6a">EndBitUnion</a> (SRSMapReg) <a class="el" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(CauseReg) Bitfield&lt; 31 &gt; bd</td></tr>
<tr class="separator:aa2553b50bac4cb7cc228a252f0466c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11a6022fa309e6599434e961b54089c7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a11a6022fa309e6599434e961b54089c7">SubBitUnion</a> (ip, 15, 8) Bitfield&lt; 15 &gt; ip7</td></tr>
<tr class="separator:a11a6022fa309e6599434e961b54089c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cc4e0436f5a8632448cb516d7b686f1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a1cc4e0436f5a8632448cb516d7b686f1">EndSubBitUnion</a> (ip)</td></tr>
<tr class="separator:a1cc4e0436f5a8632448cb516d7b686f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2598e7170509055664fcad7aa85648ac"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a2598e7170509055664fcad7aa85648ac">EndBitUnion</a> (CauseReg) <a class="el" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(PRIdReg) Bitfield&lt; 31</td></tr>
<tr class="separator:a2598e7170509055664fcad7aa85648ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab42c18f003ac998149162abf4d1167ef"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ab42c18f003ac998149162abf4d1167ef">EndBitUnion</a> (PRIdReg) <a class="el" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(EBaseReg) Bitfield&lt; 29</td></tr>
<tr class="separator:ab42c18f003ac998149162abf4d1167ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a948311c17b817431c42bf3b1344830b8"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a948311c17b817431c42bf3b1344830b8">EndBitUnion</a> (EBaseReg) <a class="el" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(ConfigReg) Bitfield&lt; 31 &gt; m</td></tr>
<tr class="separator:a948311c17b817431c42bf3b1344830b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e1a5b92fefbe5f6a6ced6625b8c487b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a2e1a5b92fefbe5f6a6ced6625b8c487b">EndBitUnion</a> (ConfigReg) <a class="el" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(Config1Reg) Bitfield&lt; 31 &gt; m</td></tr>
<tr class="separator:a2e1a5b92fefbe5f6a6ced6625b8c487b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a063d830e25ae3458b5a710abb30509ba"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a063d830e25ae3458b5a710abb30509ba">EndBitUnion</a> (Config1Reg) <a class="el" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(Config2Reg) Bitfield&lt; 31 &gt; m</td></tr>
<tr class="separator:a063d830e25ae3458b5a710abb30509ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f7a86dd82bbfe5cb3f9640436428100"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a2f7a86dd82bbfe5cb3f9640436428100">EndBitUnion</a> (Config2Reg) <a class="el" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(Config3Reg) Bitfield&lt; 31 &gt; m</td></tr>
<tr class="separator:a2f7a86dd82bbfe5cb3f9640436428100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec00599069ffada17617392f7f50f8ce"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#aec00599069ffada17617392f7f50f8ce">EndBitUnion</a> (Config3Reg) <a class="el" href="namespaceRiscvISA.html#aef38466c519e6ac9514b36e72c01b2cf">BitUnion64</a>(WatchLoReg) Bitfield&lt; 63</td></tr>
<tr class="separator:aec00599069ffada17617392f7f50f8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29c0f267aec6192637d52e8cfcf813f2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a29c0f267aec6192637d52e8cfcf813f2">EndBitUnion</a> (WatchLoReg) <a class="el" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(WatchHiReg) Bitfield&lt; 31 &gt; m</td></tr>
<tr class="separator:a29c0f267aec6192637d52e8cfcf813f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a920b64835fbd8314d0d33508befd775e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a920b64835fbd8314d0d33508befd775e">EndBitUnion</a> (WatchHiReg) <a class="el" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(PerfCntCtlReg) Bitfield&lt; 31 &gt; m</td></tr>
<tr class="separator:a920b64835fbd8314d0d33508befd775e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c90be86b75a4bf415703be2520e1504"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a6c90be86b75a4bf415703be2520e1504">EndBitUnion</a> (PerfCntCtlReg) <a class="el" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(CacheErrReg) Bitfield&lt; 31 &gt; er</td></tr>
<tr class="separator:a6c90be86b75a4bf415703be2520e1504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab324d53127a0ee11b53e96ff03a442a0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ab324d53127a0ee11b53e96ff03a442a0">EndBitUnion</a> (CacheErrReg) <a class="el" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(TagLoReg) Bitfield&lt; 31</td></tr>
<tr class="separator:ab324d53127a0ee11b53e96ff03a442a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef38466c519e6ac9514b36e72c01b2cf"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#aef38466c519e6ac9514b36e72c01b2cf">BitUnion64</a> (STATUS) Bitfield&lt; 63 &gt; sd</td></tr>
<tr class="memdesc:aef38466c519e6ac9514b36e72c01b2cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">These fields are specified in the RISC-V Instruction <a class="el" href="classSet.html">Set</a> Manual, Volume II, v1.10, accessible at www.riscv.org.  <a href="#aef38466c519e6ac9514b36e72c01b2cf">More...</a><br /></td></tr>
<tr class="separator:aef38466c519e6ac9514b36e72c01b2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a3c1bb85eb7fac85494893a52887152"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a7a3c1bb85eb7fac85494893a52887152">EndBitUnion</a> (STATUS) <a class="el" href="namespaceRiscvISA.html#aef38466c519e6ac9514b36e72c01b2cf">BitUnion64</a>(INTERRUPT) Bitfield&lt; 11 &gt; mei</td></tr>
<tr class="memdesc:a7a3c1bb85eb7fac85494893a52887152"><td class="mdescLeft">&#160;</td><td class="mdescRight">These fields are specified in the RISC-V Instruction <a class="el" href="classSet.html">Set</a> Manual, Volume II, v1.10 in Figures 3.11 and 3.12, accessible at www.riscv.org.  <a href="#a7a3c1bb85eb7fac85494893a52887152">More...</a><br /></td></tr>
<tr class="separator:a7a3c1bb85eb7fac85494893a52887152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada3ac44e790622d9a2cfab14152d3dd5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ada3ac44e790622d9a2cfab14152d3dd5">EndBitUnion</a> (INTERRUPT) const off_t MXL_OFFSET</td></tr>
<tr class="separator:ada3ac44e790622d9a2cfab14152d3dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05f605752a15a44289fe47b8ded19a48"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a05f605752a15a44289fe47b8ded19a48">initCPU</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, int cpuId)</td></tr>
<tr class="memdesc:a05f605752a15a44289fe47b8ded19a48"><td class="mdescLeft">&#160;</td><td class="mdescRight">init Cpu function  <a href="#a05f605752a15a44289fe47b8ded19a48">More...</a><br /></td></tr>
<tr class="separator:a05f605752a15a44289fe47b8ded19a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a540b28af295b647288ad9cf705f9250b"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a540b28af295b647288ad9cf705f9250b"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a540b28af295b647288ad9cf705f9250b">isquietnan</a> (T val)</td></tr>
<tr class="separator:a540b28af295b647288ad9cf705f9250b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5771b0a6eb0d485bee79a2efa63c92db"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a5771b0a6eb0d485bee79a2efa63c92db"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a5771b0a6eb0d485bee79a2efa63c92db">isquietnan&lt; float &gt;</a> (float val)</td></tr>
<tr class="separator:a5771b0a6eb0d485bee79a2efa63c92db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51508a8d24eedd1a052c85004914ff50"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a51508a8d24eedd1a052c85004914ff50"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a51508a8d24eedd1a052c85004914ff50">isquietnan&lt; double &gt;</a> (double val)</td></tr>
<tr class="separator:a51508a8d24eedd1a052c85004914ff50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2db5be53951ddbc71f02104e1773f13"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:ac2db5be53951ddbc71f02104e1773f13"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ac2db5be53951ddbc71f02104e1773f13">issignalingnan</a> (T val)</td></tr>
<tr class="separator:ac2db5be53951ddbc71f02104e1773f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ebe3f5840c142c36d8c6c2754da2107"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a3ebe3f5840c142c36d8c6c2754da2107"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a3ebe3f5840c142c36d8c6c2754da2107">issignalingnan&lt; float &gt;</a> (float val)</td></tr>
<tr class="separator:a3ebe3f5840c142c36d8c6c2754da2107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47b1082e2c7bae7eb9cd3fd9ead00d1b"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a47b1082e2c7bae7eb9cd3fd9ead00d1b"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a47b1082e2c7bae7eb9cd3fd9ead00d1b">issignalingnan&lt; double &gt;</a> (double val)</td></tr>
<tr class="separator:a47b1082e2c7bae7eb9cd3fd9ead00d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fe196a710182f56dbda8f12c5f45e34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRiscvISA_1_1PCState.html">PCState</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a9fe196a710182f56dbda8f12c5f45e34">buildRetPC</a> (const <a class="el" href="classRiscvISA_1_1PCState.html">PCState</a> &amp;curPC, const <a class="el" href="classRiscvISA_1_1PCState.html">PCState</a> &amp;callPC)</td></tr>
<tr class="separator:a9fe196a710182f56dbda8f12c5f45e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2996aa85804ae20fffbab19b0b1996d7"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a2996aa85804ae20fffbab19b0b1996d7">getArgument</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, int &amp;number, uint16_t size, bool <a class="el" href="namespaceRiscvISA.html#a7e7991fe048a06e2afea62fef1c0dc7d">fp</a>)</td></tr>
<tr class="separator:a2996aa85804ae20fffbab19b0b1996d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a853934f4035508c9158202c00697c9b4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a853934f4035508c9158202c00697c9b4">startupCPU</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, int cpuId)</td></tr>
<tr class="separator:a853934f4035508c9158202c00697c9b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf1e35b945f78dd9844dd37caaf36b5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a9cf1e35b945f78dd9844dd37caaf36b5">copyRegs</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *src, <a class="el" href="classThreadContext.html">ThreadContext</a> *dest)</td></tr>
<tr class="separator:a9cf1e35b945f78dd9844dd37caaf36b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3532219168d743bf380a5a9cbb7b19db"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a3532219168d743bf380a5a9cbb7b19db">registerName</a> (<a class="el" href="classRegId.html">RegId</a> reg)</td></tr>
<tr class="separator:a3532219168d743bf380a5a9cbb7b19db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a303559ec135ba0cd1bac6aeb981c966f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a303559ec135ba0cd1bac6aeb981c966f">skipFunction</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a303559ec135ba0cd1bac6aeb981c966f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52458450e387b1255f74d50c41d17990"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a52458450e387b1255f74d50c41d17990">advancePC</a> (<a class="el" href="classRiscvISA_1_1PCState.html">PCState</a> &amp;<a class="el" href="namespaceRiscvISA.html#a5d01d3308f5a6ce118bfe0e7701a57fb">pc</a>, const <a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a> &amp;inst)</td></tr>
<tr class="separator:a52458450e387b1255f74d50c41d17990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8db33afe934c0e55887aadb16d027d18"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a8db33afe934c0e55887aadb16d027d18">inUserMode</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a8db33afe934c0e55887aadb16d027d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a684f20da4d7ad43fd7ae048c3f4b7203"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a684f20da4d7ad43fd7ae048c3f4b7203">getExecutingAsid</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a684f20da4d7ad43fd7ae048c3f4b7203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa312b658811b8d4a0055304a389f811c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#aa312b658811b8d4a0055304a389f811c">vtophys</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceRiscvISA.html#a66dfc3654c923021c946931c0fad0dc6">vaddr</a>)</td></tr>
<tr class="separator:aa312b658811b8d4a0055304a389f811c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dbf96607b99956506bbb73dd29a4818"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a9dbf96607b99956506bbb73dd29a4818">vtophys</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceRiscvISA.html#a66dfc3654c923021c946931c0fad0dc6">vaddr</a>)</td></tr>
<tr class="separator:a9dbf96607b99956506bbb73dd29a4818"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:af0e0fca9eab0ad07304f1db6846ecb23"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="namespaceRiscvISA.html#a1caf064f0a17d7fac1a82085c6782a0f">MachInst</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#af0e0fca9eab0ad07304f1db6846ecb23">LowerBitMask</a> = (1 &lt;&lt; sizeof(<a class="el" href="namespaceRiscvISA.html#a1caf064f0a17d7fac1a82085c6782a0f">MachInst</a>) * 4) - 1</td></tr>
<tr class="separator:af0e0fca9eab0ad07304f1db6846ecb23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a268fcf99a9268f654c600445e9c143f1"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="namespaceRiscvISA.html#a1caf064f0a17d7fac1a82085c6782a0f">MachInst</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a268fcf99a9268f654c600445e9c143f1">UpperBitMask</a> = <a class="el" href="namespaceRiscvISA.html#af0e0fca9eab0ad07304f1db6846ecb23">LowerBitMask</a> &lt;&lt; sizeof(<a class="el" href="namespaceRiscvISA.html#a1caf064f0a17d7fac1a82085c6782a0f">MachInst</a>) * 4</td></tr>
<tr class="separator:a268fcf99a9268f654c600445e9c143f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb22927e3ce3e62c351fc0268e291f32"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142b">ByteOrder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#abb22927e3ce3e62c351fc0268e291f32">GuestByteOrder</a> = <a class="el" href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142ba27cb938a9a54fedfe5c69b927994bbef">LittleEndianByteOrder</a></td></tr>
<tr class="separator:abb22927e3ce3e62c351fc0268e291f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74a003e8d3e5b85bedc2603053219d57"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a74a003e8d3e5b85bedc2603053219d57">PageShift</a> = 12</td></tr>
<tr class="separator:a74a003e8d3e5b85bedc2603053219d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a765c0e45050c6a0fb9e604a77b9a9dcb"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a765c0e45050c6a0fb9e604a77b9a9dcb">PageBytes</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="el" href="namespaceRiscvISA.html#a74a003e8d3e5b85bedc2603053219d57">PageShift</a></td></tr>
<tr class="separator:a765c0e45050c6a0fb9e604a77b9a9dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8026b29de449b0f9b03143761505d55f"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a8026b29de449b0f9b03143761505d55f">HasUnalignedMemAcc</a> = true</td></tr>
<tr class="separator:a8026b29de449b0f9b03143761505d55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b48fafee6d74e17bb3a46906ffa61b"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ab2b48fafee6d74e17bb3a46906ffa61b">CurThreadInfoImplemented</a> = false</td></tr>
<tr class="separator:ab2b48fafee6d74e17bb3a46906ffa61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa56654eeb15fba81239098d28c7fcd8a"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#aa56654eeb15fba81239098d28c7fcd8a">CurThreadInfoReg</a> = -1</td></tr>
<tr class="separator:aa56654eeb15fba81239098d28c7fcd8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aecf427c57dfe24f549d92fa93755fd"><td class="memItemLeft" align="right" valign="top">std::unordered_map&lt; int, std::stack&lt; <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a4aecf427c57dfe24f549d92fa93755fd">locked_addrs</a></td></tr>
<tr class="separator:a4aecf427c57dfe24f549d92fa93755fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9d10bfa9d3cd2bb1cc3b9e0d53a7ae5"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ac9d10bfa9d3cd2bb1cc3b9e0d53a7ae5">WARN_FAILURE</a> = 10000</td></tr>
<tr class="separator:ac9d10bfa9d3cd2bb1cc3b9e0d53a7ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a502734e7eb954ff40119a684777c681c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 30, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a502734e7eb954ff40119a684777c681c">index</a></td></tr>
<tr class="separator:a502734e7eb954ff40119a684777c681c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab97f3e105a21692ad5f341cabc253b03"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ab97f3e105a21692ad5f341cabc253b03">random</a></td></tr>
<tr class="separator:ab97f3e105a21692ad5f341cabc253b03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2c41b078e50a05dfa4287d82d31b846"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ae2c41b078e50a05dfa4287d82d31b846">fill</a></td></tr>
<tr class="separator:ae2c41b078e50a05dfa4287d82d31b846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af924033a67cd79a40ce45f43e94cb7ac"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29, 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#af924033a67cd79a40ce45f43e94cb7ac">pfn</a></td></tr>
<tr class="separator:af924033a67cd79a40ce45f43e94cb7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c932ac2f8a0d6a52bdb6abc72a2a883"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5, 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a6c932ac2f8a0d6a52bdb6abc72a2a883">c</a></td></tr>
<tr class="separator:a6c932ac2f8a0d6a52bdb6abc72a2a883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9491b03f5530dfef910777ec7958cf2"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ab9491b03f5530dfef910777ec7958cf2">d</a></td></tr>
<tr class="separator:ab9491b03f5530dfef910777ec7958cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c9365abade9858897e89b37f5ff2f29"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a0c9365abade9858897e89b37f5ff2f29">v</a></td></tr>
<tr class="separator:a0c9365abade9858897e89b37f5ff2f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3340d8e73edab7906e2ced636332ac16"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a3340d8e73edab7906e2ced636332ac16">g</a></td></tr>
<tr class="separator:a3340d8e73edab7906e2ced636332ac16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f710e970bb5e186ab4c02e287feadef"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a6f710e970bb5e186ab4c02e287feadef">pteBase</a></td></tr>
<tr class="separator:a6f710e970bb5e186ab4c02e287feadef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af42bb262de6d357cbc069d5c9c2b2020"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 22, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#af42bb262de6d357cbc069d5c9c2b2020">badVPN2</a></td></tr>
<tr class="separator:af42bb262de6d357cbc069d5c9c2b2020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07ec933991e7ae857acaf2d366069536"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a07ec933991e7ae857acaf2d366069536">mask</a></td></tr>
<tr class="separator:a07ec933991e7ae857acaf2d366069536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb77f281bf3f50dee8711e2696c38098"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12, 11 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#aeb77f281bf3f50dee8711e2696c38098">maskx</a></td></tr>
<tr class="separator:aeb77f281bf3f50dee8711e2696c38098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76198a24daddf7aabbb072587fc8cd82"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a76198a24daddf7aabbb072587fc8cd82">aseUp</a></td></tr>
<tr class="separator:a76198a24daddf7aabbb072587fc8cd82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf2d082ad2fb98db722d4404a5332ec5"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#abf2d082ad2fb98db722d4404a5332ec5">elpa</a></td></tr>
<tr class="separator:abf2d082ad2fb98db722d4404a5332ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e1f0f26cd79357f729b603a41c32b0c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 28 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a4e1f0f26cd79357f729b603a41c32b0c">esp</a></td></tr>
<tr class="separator:a4e1f0f26cd79357f729b603a41c32b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d939f952c08b09aa262c37ffa6d6a5"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ad3d939f952c08b09aa262c37ffa6d6a5">aseDn</a></td></tr>
<tr class="separator:ad3d939f952c08b09aa262c37ffa6d6a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa97bc40347d965553af21d33a87fbec4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#aa97bc40347d965553af21d33a87fbec4">wired</a></td></tr>
<tr class="separator:aa97bc40347d965553af21d33a87fbec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5282ad869086ccac71667e5537ec4480"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a5282ad869086ccac71667e5537ec4480">impl</a></td></tr>
<tr class="separator:a5282ad869086ccac71667e5537ec4480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5631cb4101c8b8e4f6587ebb60d38ec4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a5631cb4101c8b8e4f6587ebb60d38ec4">r</a></td></tr>
<tr class="separator:a5631cb4101c8b8e4f6587ebb60d38ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ed74c050abab4ef188c45d0e240b2a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 39, 13 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ae1ed74c050abab4ef188c45d0e240b2a">vpn2</a></td></tr>
<tr class="separator:ae1ed74c050abab4ef188c45d0e240b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae8cfbf8050207362d2a52e0f78ba767"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12, 11 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#aae8cfbf8050207362d2a52e0f78ba767">vpn2x</a></td></tr>
<tr class="separator:aae8cfbf8050207362d2a52e0f78ba767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8570d66036aeaa587f494f53cff203f0"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a8570d66036aeaa587f494f53cff203f0">asid</a></td></tr>
<tr class="separator:a8570d66036aeaa587f494f53cff203f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a430d8f63d7e19a90c9807a7fcfedc967"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a430d8f63d7e19a90c9807a7fcfedc967">cu3</a></td></tr>
<tr class="separator:a430d8f63d7e19a90c9807a7fcfedc967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acecf7775e3f1995038869f4246835e7f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 30 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#acecf7775e3f1995038869f4246835e7f">cu2</a></td></tr>
<tr class="separator:acecf7775e3f1995038869f4246835e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac84683c92c38c4dd4de26035c9abe3ef"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ac84683c92c38c4dd4de26035c9abe3ef">cu1</a></td></tr>
<tr class="separator:ac84683c92c38c4dd4de26035c9abe3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6a065e933202cd5f21817bf43a15357"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 28 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ad6a065e933202cd5f21817bf43a15357">cu0</a></td></tr>
<tr class="separator:ad6a065e933202cd5f21817bf43a15357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1af402b57324a475a93421ec73965a05"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 26 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a1af402b57324a475a93421ec73965a05">fr</a></td></tr>
<tr class="separator:a1af402b57324a475a93421ec73965a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5f7a09b1c88569624e89558bdd26cca"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#aa5f7a09b1c88569624e89558bdd26cca">re</a></td></tr>
<tr class="separator:aa5f7a09b1c88569624e89558bdd26cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0459ef16cc38db0e095763344437822"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#af0459ef16cc38db0e095763344437822">mx</a></td></tr>
<tr class="separator:af0459ef16cc38db0e095763344437822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4c103b2ddaef486bf21dce9e40603d6"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ab4c103b2ddaef486bf21dce9e40603d6">px</a></td></tr>
<tr class="separator:ab4c103b2ddaef486bf21dce9e40603d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab77ea2e34ab3741023633248f372890"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 22 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#aab77ea2e34ab3741023633248f372890">bev</a></td></tr>
<tr class="separator:aab77ea2e34ab3741023633248f372890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe5f7c8e9cb64eea801781b44f087b1b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#afe5f7c8e9cb64eea801781b44f087b1b">ts</a></td></tr>
<tr class="separator:afe5f7c8e9cb64eea801781b44f087b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acac9a164b25d26f7fedc130f9fac91c4"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#acac9a164b25d26f7fedc130f9fac91c4">sr</a></td></tr>
<tr class="separator:acac9a164b25d26f7fedc130f9fac91c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab56f2379ded06cb6b2321c8b0e2a9b64"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ab56f2379ded06cb6b2321c8b0e2a9b64">nmi</a></td></tr>
<tr class="separator:ab56f2379ded06cb6b2321c8b0e2a9b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7e793a286c391fb3c52df6bbdf50828"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ad7e793a286c391fb3c52df6bbdf50828">ipl</a></td></tr>
<tr class="separator:ad7e793a286c391fb3c52df6bbdf50828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e62e1482f61afa1d2f6db5e5629ea4d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 14 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a5e62e1482f61afa1d2f6db5e5629ea4d">im6</a></td></tr>
<tr class="separator:a5e62e1482f61afa1d2f6db5e5629ea4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afab71f834b4e5a78f0dfda60fc4651a0"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#afab71f834b4e5a78f0dfda60fc4651a0">im5</a></td></tr>
<tr class="separator:afab71f834b4e5a78f0dfda60fc4651a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10cca4b4393252303ff48c3ea11dd1ff"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a10cca4b4393252303ff48c3ea11dd1ff">im4</a></td></tr>
<tr class="separator:a10cca4b4393252303ff48c3ea11dd1ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ee116b6bd92008b02eff135952911d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#af9ee116b6bd92008b02eff135952911d">im3</a></td></tr>
<tr class="separator:af9ee116b6bd92008b02eff135952911d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1b2c6c52e8c59956b1da4d5d42301ac"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ae1b2c6c52e8c59956b1da4d5d42301ac">im2</a></td></tr>
<tr class="separator:ae1b2c6c52e8c59956b1da4d5d42301ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aca9a7608168e128add832dbaada39a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a3aca9a7608168e128add832dbaada39a">im1</a></td></tr>
<tr class="separator:a3aca9a7608168e128add832dbaada39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a41b4efc7ff582d41e2d9c755fe2b7b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a6a41b4efc7ff582d41e2d9c755fe2b7b">im0</a></td></tr>
<tr class="separator:a6a41b4efc7ff582d41e2d9c755fe2b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af781a9b91ead9b5b637db0f7268e8a66"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#af781a9b91ead9b5b637db0f7268e8a66">sx</a></td></tr>
<tr class="separator:af781a9b91ead9b5b637db0f7268e8a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a058bd55b47aeb26d59ce5b9db7945dec"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a058bd55b47aeb26d59ce5b9db7945dec">ux</a></td></tr>
<tr class="separator:a058bd55b47aeb26d59ce5b9db7945dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbc2755fbe661759e53e96988ec230a4"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4, 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#abbc2755fbe661759e53e96988ec230a4">ksu</a></td></tr>
<tr class="separator:abbc2755fbe661759e53e96988ec230a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79af964838a5b78932e01d5a47c0bbbb"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a79af964838a5b78932e01d5a47c0bbbb">um</a></td></tr>
<tr class="separator:a79af964838a5b78932e01d5a47c0bbbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4631182137041f04925b322a4f599eb"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ad4631182137041f04925b322a4f599eb">r0</a></td></tr>
<tr class="separator:ad4631182137041f04925b322a4f599eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a087eb9d328fd17dd38d88f9979976a37"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a087eb9d328fd17dd38d88f9979976a37">erl</a></td></tr>
<tr class="separator:a087eb9d328fd17dd38d88f9979976a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa84e1c4a9a8912b6195f03bf119a8e77"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#aa84e1c4a9a8912b6195f03bf119a8e77">exl</a></td></tr>
<tr class="separator:aa84e1c4a9a8912b6195f03bf119a8e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a860075c626b110f6170786b089a73e85"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a860075c626b110f6170786b089a73e85">ie</a></td></tr>
<tr class="separator:a860075c626b110f6170786b089a73e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a357f84c591a31335659761bee003a52b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a357f84c591a31335659761bee003a52b">ipti</a></td></tr>
<tr class="separator:a357f84c591a31335659761bee003a52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad78c878b707f267cf1880d09c81c4f3e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 28, 26 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ad78c878b707f267cf1880d09c81c4f3e">ippci</a></td></tr>
<tr class="separator:ad78c878b707f267cf1880d09c81c4f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ed1dfe8b64fdf0e36bfd3a001f70309"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9, 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a3ed1dfe8b64fdf0e36bfd3a001f70309">vs</a></td></tr>
<tr class="separator:a3ed1dfe8b64fdf0e36bfd3a001f70309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93e16753ef4098f14b1859b99f0874d3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a93e16753ef4098f14b1859b99f0874d3">hss</a></td></tr>
<tr class="separator:a93e16753ef4098f14b1859b99f0874d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e25e3006d04c91f5d1d82e46a37457d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21, 18 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a0e25e3006d04c91f5d1d82e46a37457d">eicss</a></td></tr>
<tr class="separator:a0e25e3006d04c91f5d1d82e46a37457d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaad15e7c94f1c7d4a5abb5c99be5809d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#aaad15e7c94f1c7d4a5abb5c99be5809d">ess</a></td></tr>
<tr class="separator:aaad15e7c94f1c7d4a5abb5c99be5809d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74ddef81eee435187a3ea28dfc96ec77"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9, 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a74ddef81eee435187a3ea28dfc96ec77">pss</a></td></tr>
<tr class="separator:a74ddef81eee435187a3ea28dfc96ec77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d9a7c54a94bbaae549d00556d2c9056"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a9d9a7c54a94bbaae549d00556d2c9056">css</a></td></tr>
<tr class="separator:a9d9a7c54a94bbaae549d00556d2c9056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6046f6ddca7f64ea0e80085e389f9111"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a6046f6ddca7f64ea0e80085e389f9111">ssv7</a></td></tr>
<tr class="separator:a6046f6ddca7f64ea0e80085e389f9111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abec913d625b22eb987b970590d65791f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27, 24 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#abec913d625b22eb987b970590d65791f">ssv6</a></td></tr>
<tr class="separator:abec913d625b22eb987b970590d65791f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e4c8069ebf94f93df56d4edc95583f0"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a7e4c8069ebf94f93df56d4edc95583f0">ssv5</a></td></tr>
<tr class="separator:a7e4c8069ebf94f93df56d4edc95583f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b8cfa44ef1764e0aab8ce1898a107e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a31b8cfa44ef1764e0aab8ce1898a107e">ssv4</a></td></tr>
<tr class="separator:a31b8cfa44ef1764e0aab8ce1898a107e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4a931efe952b93b5e165d11213f63fb"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ac4a931efe952b93b5e165d11213f63fb">ssv3</a></td></tr>
<tr class="separator:ac4a931efe952b93b5e165d11213f63fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc87f227186b3b41b6b1ba7df1b732df"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#acc87f227186b3b41b6b1ba7df1b732df">ssv2</a></td></tr>
<tr class="separator:acc87f227186b3b41b6b1ba7df1b732df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94557829689261c75be10e714f76dbef"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a94557829689261c75be10e714f76dbef">ssv1</a></td></tr>
<tr class="separator:a94557829689261c75be10e714f76dbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acebd002e523f3b3576f2194fc8b5d010"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#acebd002e523f3b3576f2194fc8b5d010">ssv0</a></td></tr>
<tr class="separator:acebd002e523f3b3576f2194fc8b5d010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd51b8eecadba74bf5694f61641469d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 30 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#aadd51b8eecadba74bf5694f61641469d">ti</a></td></tr>
<tr class="separator:aadd51b8eecadba74bf5694f61641469d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afffccc54f9b9f5cc58b713c09de187d4"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29, 28 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#afffccc54f9b9f5cc58b713c09de187d4">ce</a></td></tr>
<tr class="separator:afffccc54f9b9f5cc58b713c09de187d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a295f3362acdd82c3b8d65c2825d23cc3"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a295f3362acdd82c3b8d65c2825d23cc3">dc</a></td></tr>
<tr class="separator:a295f3362acdd82c3b8d65c2825d23cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ebd55a2fe0e3cb825f70a549f599f98"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 26 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a0ebd55a2fe0e3cb825f70a549f599f98">pci</a></td></tr>
<tr class="separator:a0ebd55a2fe0e3cb825f70a549f599f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d6e5f074d6e5092f2381dcd3d49a60"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#af2d6e5f074d6e5092f2381dcd3d49a60">iv</a></td></tr>
<tr class="separator:af2d6e5f074d6e5092f2381dcd3d49a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae06b592e2ab5dff851ec8015a396eb2d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 22 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ae06b592e2ab5dff851ec8015a396eb2d">wp</a></td></tr>
<tr class="separator:ae06b592e2ab5dff851ec8015a396eb2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad68699e2e3bbd1acdd2540ed46db9c51"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ad68699e2e3bbd1acdd2540ed46db9c51">ripl</a></td></tr>
<tr class="separator:ad68699e2e3bbd1acdd2540ed46db9c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9323b9e75c163fe07e4d86cf2b9e024"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 14 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ad9323b9e75c163fe07e4d86cf2b9e024">ip6</a></td></tr>
<tr class="separator:ad9323b9e75c163fe07e4d86cf2b9e024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418f6a9d24347501d1420480ec490d21"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a418f6a9d24347501d1420480ec490d21">ip5</a></td></tr>
<tr class="separator:a418f6a9d24347501d1420480ec490d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18359ec12201d0268902e13a819a31fd"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a18359ec12201d0268902e13a819a31fd">ip4</a></td></tr>
<tr class="separator:a18359ec12201d0268902e13a819a31fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e392376164e87a97340abc8719345af"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a2e392376164e87a97340abc8719345af">ip3</a></td></tr>
<tr class="separator:a2e392376164e87a97340abc8719345af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab90fd41b000c34d2bdb7d5b313d563f3"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ab90fd41b000c34d2bdb7d5b313d563f3">ip2</a></td></tr>
<tr class="separator:ab90fd41b000c34d2bdb7d5b313d563f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae83fdc24d432d7b8c6dfe4b2b15989fd"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ae83fdc24d432d7b8c6dfe4b2b15989fd">ip1</a></td></tr>
<tr class="separator:ae83fdc24d432d7b8c6dfe4b2b15989fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9de78c9a39bc08745a9c9f73705c76cc"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a9de78c9a39bc08745a9c9f73705c76cc">ip0</a></td></tr>
<tr class="separator:a9de78c9a39bc08745a9c9f73705c76cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affdb946a0a2536cc86ae8c3b08aa15d5"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6, 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#affdb946a0a2536cc86ae8c3b08aa15d5">excCode</a></td></tr>
<tr class="separator:affdb946a0a2536cc86ae8c3b08aa15d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8e8c03e6ef1bdfeb25c76545e3e4ae5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#aa8e8c03e6ef1bdfeb25c76545e3e4ae5">coOp</a></td></tr>
<tr class="separator:aa8e8c03e6ef1bdfeb25c76545e3e4ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3716f37698ab45df14e7aa0c11dcf486"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a3716f37698ab45df14e7aa0c11dcf486">coId</a></td></tr>
<tr class="separator:a3716f37698ab45df14e7aa0c11dcf486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20dce32266a1d7bfe7d9f08d41ba2a0d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a20dce32266a1d7bfe7d9f08d41ba2a0d">procId</a></td></tr>
<tr class="separator:a20dce32266a1d7bfe7d9f08d41ba2a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a943225fac37ab007f0e700acb43433e2"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a943225fac37ab007f0e700acb43433e2">rev</a></td></tr>
<tr class="separator:a943225fac37ab007f0e700acb43433e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af00bbd8ddaf5301da166d2c977da7960"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#af00bbd8ddaf5301da166d2c977da7960">exceptionBase</a></td></tr>
<tr class="separator:af00bbd8ddaf5301da166d2c977da7960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4189276fbb9e7eca69f676ce9fc998ae"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9, 9 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a4189276fbb9e7eca69f676ce9fc998ae">cpuNum</a></td></tr>
<tr class="separator:a4189276fbb9e7eca69f676ce9fc998ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4f7d5c5359b6ea5417999cdaddb353d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 30, 28 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#aa4f7d5c5359b6ea5417999cdaddb353d">k23</a></td></tr>
<tr class="separator:aa4f7d5c5359b6ea5417999cdaddb353d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75790b44088aec0aab7270b829cf0ad7"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27, 25 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a75790b44088aec0aab7270b829cf0ad7">ku</a></td></tr>
<tr class="separator:a75790b44088aec0aab7270b829cf0ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a965de6e8eb1c5fc9110ed2ebc6c7f3e7"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a965de6e8eb1c5fc9110ed2ebc6c7f3e7">be</a></td></tr>
<tr class="separator:a965de6e8eb1c5fc9110ed2ebc6c7f3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0048403987fbff477df66ea6c3d810ae"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 14, 13 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a0048403987fbff477df66ea6c3d810ae">at</a></td></tr>
<tr class="separator:a0048403987fbff477df66ea6c3d810ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b2de7ec80df0ca6f32fc1d7b7fb31f8"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12, 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a9b2de7ec80df0ca6f32fc1d7b7fb31f8">ar</a></td></tr>
<tr class="separator:a9b2de7ec80df0ca6f32fc1d7b7fb31f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9484dde4baae44740fdd20ccb48dfcc4"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9, 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a9484dde4baae44740fdd20ccb48dfcc4">mt</a></td></tr>
<tr class="separator:a9484dde4baae44740fdd20ccb48dfcc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d02fb5a608227533af4066247fd5b3b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a0d02fb5a608227533af4066247fd5b3b">vi</a></td></tr>
<tr class="separator:a0d02fb5a608227533af4066247fd5b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67c9c0a87974f0a759aaf37fcd2d982d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a67c9c0a87974f0a759aaf37fcd2d982d">k0</a></td></tr>
<tr class="separator:a67c9c0a87974f0a759aaf37fcd2d982d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac297f4a5148f5a642965bd07cd6b02eb"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 30, 25 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ac297f4a5148f5a642965bd07cd6b02eb">mmuSize</a></td></tr>
<tr class="separator:ac297f4a5148f5a642965bd07cd6b02eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5917c79c817f67c071615c7d41c4b691"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24, 22 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a5917c79c817f67c071615c7d41c4b691">is</a></td></tr>
<tr class="separator:a5917c79c817f67c071615c7d41c4b691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4769a60fde9bcdea7ac3438da9407f48"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21, 19 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a4769a60fde9bcdea7ac3438da9407f48">il</a></td></tr>
<tr class="separator:a4769a60fde9bcdea7ac3438da9407f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99d3af09d84c8275e146bfe6793c181f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 18, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a99d3af09d84c8275e146bfe6793c181f">ia</a></td></tr>
<tr class="separator:a99d3af09d84c8275e146bfe6793c181f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd39441182c1beeadf0016221341f423"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 13 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#abd39441182c1beeadf0016221341f423">ds</a></td></tr>
<tr class="separator:abd39441182c1beeadf0016221341f423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae58149d931ac3a0239478e993920224a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12, 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ae58149d931ac3a0239478e993920224a">dl</a></td></tr>
<tr class="separator:ae58149d931ac3a0239478e993920224a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af80f493d4396d2207ef0952b7c8e4162"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9, 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#af80f493d4396d2207ef0952b7c8e4162">da</a></td></tr>
<tr class="separator:af80f493d4396d2207ef0952b7c8e4162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff36ad6756998b0d047c9abfc9a255d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a9ff36ad6756998b0d047c9abfc9a255d">c2</a></td></tr>
<tr class="separator:a9ff36ad6756998b0d047c9abfc9a255d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad74300ba9bdd20e6ddc20efb9273bf73"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ad74300ba9bdd20e6ddc20efb9273bf73">md</a></td></tr>
<tr class="separator:ad74300ba9bdd20e6ddc20efb9273bf73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d01d3308f5a6ce118bfe0e7701a57fb"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a5d01d3308f5a6ce118bfe0e7701a57fb">pc</a></td></tr>
<tr class="separator:a5d01d3308f5a6ce118bfe0e7701a57fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c310ae9d346bb059b8232c2bb7bbd2a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a7c310ae9d346bb059b8232c2bb7bbd2a">wr</a></td></tr>
<tr class="separator:a7c310ae9d346bb059b8232c2bb7bbd2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a245a870d275394deaebb7030608b2fd9"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a245a870d275394deaebb7030608b2fd9">ca</a></td></tr>
<tr class="separator:a245a870d275394deaebb7030608b2fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ac6562df919175f5be35982ccdad7f1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a5ac6562df919175f5be35982ccdad7f1">ep</a></td></tr>
<tr class="separator:a5ac6562df919175f5be35982ccdad7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e7991fe048a06e2afea62fef1c0dc7d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a7e7991fe048a06e2afea62fef1c0dc7d">fp</a></td></tr>
<tr class="separator:a7e7991fe048a06e2afea62fef1c0dc7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6876029c165c2a57593b2427ab96e975"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 30, 28 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a6876029c165c2a57593b2427ab96e975">tu</a></td></tr>
<tr class="separator:a6876029c165c2a57593b2427ab96e975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87d700890dd897cbbe17de0b5e0e3274"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a87d700890dd897cbbe17de0b5e0e3274">tl</a></td></tr>
<tr class="separator:a87d700890dd897cbbe17de0b5e0e3274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d4adc846a54d7dbe271926e9966897"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a53d4adc846a54d7dbe271926e9966897">ta</a></td></tr>
<tr class="separator:a53d4adc846a54d7dbe271926e9966897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a804527fb566aeba125f327e247b8b79a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a804527fb566aeba125f327e247b8b79a">su</a></td></tr>
<tr class="separator:a804527fb566aeba125f327e247b8b79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac285b39d2ab5c6ce4c6acda8959e65b5"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ac285b39d2ab5c6ce4c6acda8959e65b5">ss</a></td></tr>
<tr class="separator:ac285b39d2ab5c6ce4c6acda8959e65b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe0ee07d8ff7931a5d3310d73afc9219"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#afe0ee07d8ff7931a5d3310d73afc9219">sl</a></td></tr>
<tr class="separator:afe0ee07d8ff7931a5d3310d73afc9219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1f17453bef1ae05a0089866fdb809b1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ad1f17453bef1ae05a0089866fdb809b1">sa</a></td></tr>
<tr class="separator:ad1f17453bef1ae05a0089866fdb809b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc93ed1979f6a3ca316af9dd68ab891"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a0cc93ed1979f6a3ca316af9dd68ab891">dspp</a></td></tr>
<tr class="separator:a0cc93ed1979f6a3ca316af9dd68ab891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47557c6c310a977b4ec8460b6a5fb4af"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a47557c6c310a977b4ec8460b6a5fb4af">lpa</a></td></tr>
<tr class="separator:a47557c6c310a977b4ec8460b6a5fb4af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc6463f453e1a45889655581921a04de"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#afc6463f453e1a45889655581921a04de">veic</a></td></tr>
<tr class="separator:afc6463f453e1a45889655581921a04de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77de7ca256deb48d7a9f4b0d1d561436"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a77de7ca256deb48d7a9f4b0d1d561436">vint</a></td></tr>
<tr class="separator:a77de7ca256deb48d7a9f4b0d1d561436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a475c87c4f125bcf55d8b2b2b351490"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a8a475c87c4f125bcf55d8b2b2b351490">sp</a></td></tr>
<tr class="separator:a8a475c87c4f125bcf55d8b2b2b351490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0f8f48c87dabc77e062671b360b7984"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ad0f8f48c87dabc77e062671b360b7984">sm</a></td></tr>
<tr class="separator:ad0f8f48c87dabc77e062671b360b7984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66dfc3654c923021c946931c0fad0dc6"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a66dfc3654c923021c946931c0fad0dc6">vaddr</a></td></tr>
<tr class="separator:a66dfc3654c923021c946931c0fad0dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27a1be6737c34c800fd7ea4ca2a189d6"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a27a1be6737c34c800fd7ea4ca2a189d6">i</a></td></tr>
<tr class="separator:a27a1be6737c34c800fd7ea4ca2a189d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf2004d06baba0803e707671fb37ce50"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#abf2004d06baba0803e707671fb37ce50">w</a></td></tr>
<tr class="separator:abf2004d06baba0803e707671fb37ce50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84bff861d06b9a54638c991c5dfdc9ec"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10, 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a84bff861d06b9a54638c991c5dfdc9ec">event</a></td></tr>
<tr class="separator:a84bff861d06b9a54638c991c5dfdc9ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab58c94f3bf5d03e8b74cd03993df0a9e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ab58c94f3bf5d03e8b74cd03993df0a9e">u</a></td></tr>
<tr class="separator:ab58c94f3bf5d03e8b74cd03993df0a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfac3fee96a6e8b77b94dfcd30207b94"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#acfac3fee96a6e8b77b94dfcd30207b94">s</a></td></tr>
<tr class="separator:acfac3fee96a6e8b77b94dfcd30207b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d2ebaf4799cee89ff2312de6631943"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#af3d2ebaf4799cee89ff2312de6631943">k</a></td></tr>
<tr class="separator:af3d2ebaf4799cee89ff2312de6631943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e69ea827d7ea5a59b94552253dc78c1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 30 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a6e69ea827d7ea5a59b94552253dc78c1">ec</a></td></tr>
<tr class="separator:a6e69ea827d7ea5a59b94552253dc78c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29dc059599487f82ed47de303edbe80b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a29dc059599487f82ed47de303edbe80b">ed</a></td></tr>
<tr class="separator:a29dc059599487f82ed47de303edbe80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07b8b00be09cda3dd98b563e2dec254c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 28 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a07b8b00be09cda3dd98b563e2dec254c">et</a></td></tr>
<tr class="separator:a07b8b00be09cda3dd98b563e2dec254c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3ef7f43590c4dee6dad4825a89acbd5"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#af3ef7f43590c4dee6dad4825a89acbd5">es</a></td></tr>
<tr class="separator:af3ef7f43590c4dee6dad4825a89acbd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a241f9391c99249233ee989a6968b24cb"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 26 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a241f9391c99249233ee989a6968b24cb">ee</a></td></tr>
<tr class="separator:a241f9391c99249233ee989a6968b24cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85c61d01ec7eb6c0333a4ad9d421242e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a85c61d01ec7eb6c0333a4ad9d421242e">eb</a></td></tr>
<tr class="separator:a85c61d01ec7eb6c0333a4ad9d421242e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5f0bd241f4b8138e1e64a68b6a37444"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ab5f0bd241f4b8138e1e64a68b6a37444">pTagLo</a></td></tr>
<tr class="separator:ab5f0bd241f4b8138e1e64a68b6a37444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8208d768c04050da3b714fb04f8f0da"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ad8208d768c04050da3b714fb04f8f0da">pState</a></td></tr>
<tr class="separator:ad8208d768c04050da3b714fb04f8f0da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd5bcfc031af0d2d8379dd61857d4834"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#afd5bcfc031af0d2d8379dd61857d4834">l</a></td></tr>
<tr class="separator:afd5bcfc031af0d2d8379dd61857d4834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae13e44bce796f1fd5777a4bfc54a66a3"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ae13e44bce796f1fd5777a4bfc54a66a3">p</a></td></tr>
<tr class="separator:ae13e44bce796f1fd5777a4bfc54a66a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9d6df864a1d85573498334b9e861ff2"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ae9d6df864a1d85573498334b9e861ff2">MaxMiscDestRegs</a> = 1</td></tr>
<tr class="separator:ae9d6df864a1d85573498334b9e861ff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa58dcc8d958edc28e77e653e434a22e4"><td class="memItemLeft" align="right" valign="top">constexpr unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#aa58dcc8d958edc28e77e653e434a22e4">NumVecElemPerVecReg</a> = ::<a class="el" href="vec__reg_8hh.html#a51c2786589cab4a7fc37c1621de58717">DummyNumVecElemPerVecReg</a></td></tr>
<tr class="separator:aa58dcc8d958edc28e77e653e434a22e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa522904107c6e995ec302d470a9f3902"><td class="memItemLeft" align="right" valign="top">constexpr size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#aa522904107c6e995ec302d470a9f3902">VecRegSizeBytes</a> = ::<a class="el" href="vec__reg_8hh.html#a1a9594d94b3efdcebe1734e2eda00c18">DummyVecRegSizeBytes</a></td></tr>
<tr class="separator:aa522904107c6e995ec302d470a9f3902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cc7a1db7a9e7576f00377a95e0afb4d"><td class="memItemLeft" align="right" valign="top">constexpr size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a1cc7a1db7a9e7576f00377a95e0afb4d">VecPredRegSizeBits</a> = ::<a class="el" href="vec__pred__reg_8hh.html#aae698686138f7546a7a6b236de71b339">DummyVecPredRegSizeBits</a></td></tr>
<tr class="separator:a1cc7a1db7a9e7576f00377a95e0afb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8039f4fa9e555a26766658cff65efb90"><td class="memItemLeft" align="right" valign="top">constexpr bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a8039f4fa9e555a26766658cff65efb90">VecPredRegHasPackedRepr</a> = ::<a class="el" href="vec__pred__reg_8hh.html#a902eaf18580bec510e4f375e28648b31">DummyVecPredRegHasPackedRepr</a></td></tr>
<tr class="separator:a8039f4fa9e555a26766658cff65efb90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a317cf38c7fb4dfc79c254184d22a22f7"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a317cf38c7fb4dfc79c254184d22a22f7">NumIntArchRegs</a> = 32</td></tr>
<tr class="separator:a317cf38c7fb4dfc79c254184d22a22f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a100624ac29d55b39472b855fca768f1c"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a100624ac29d55b39472b855fca768f1c">NumMicroIntRegs</a> = 1</td></tr>
<tr class="separator:a100624ac29d55b39472b855fca768f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8256465e161d32fa3f775d9e482cad78"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a8256465e161d32fa3f775d9e482cad78">NumIntRegs</a> = <a class="el" href="namespaceRiscvISA.html#a317cf38c7fb4dfc79c254184d22a22f7">NumIntArchRegs</a> + <a class="el" href="namespaceRiscvISA.html#a100624ac29d55b39472b855fca768f1c">NumMicroIntRegs</a></td></tr>
<tr class="separator:a8256465e161d32fa3f775d9e482cad78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38b92c5adfd14b7e8f097adea56c4e6f"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a38b92c5adfd14b7e8f097adea56c4e6f">NumFloatRegs</a> = 32</td></tr>
<tr class="separator:a38b92c5adfd14b7e8f097adea56c4e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a387d6f705f3210a8c7b9105ad0ee2b6e"><td class="memItemLeft" align="right" valign="top">const unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a387d6f705f3210a8c7b9105ad0ee2b6e">NumVecRegs</a> = 1</td></tr>
<tr class="separator:a387d6f705f3210a8c7b9105ad0ee2b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abba3d2ba882b0667e179fd5f4e49129e"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#abba3d2ba882b0667e179fd5f4e49129e">NumVecPredRegs</a> = 1</td></tr>
<tr class="separator:abba3d2ba882b0667e179fd5f4e49129e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a4eb4d65715d4c173356d07ccf5c150"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a5a4eb4d65715d4c173356d07ccf5c150">NumCCRegs</a> = 0</td></tr>
<tr class="separator:a5a4eb4d65715d4c173356d07ccf5c150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3982c11c7485bcc725bf0c177b9bb7e2"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a3982c11c7485bcc725bf0c177b9bb7e2">ZeroReg</a> = 0</td></tr>
<tr class="separator:a3982c11c7485bcc725bf0c177b9bb7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1bff38973881636778fa188da2f0a54"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ac1bff38973881636778fa188da2f0a54">ReturnAddrReg</a> = 1</td></tr>
<tr class="separator:ac1bff38973881636778fa188da2f0a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fd564411667375d3362f14688af06ea"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a9fd564411667375d3362f14688af06ea">StackPointerReg</a> = 2</td></tr>
<tr class="separator:a9fd564411667375d3362f14688af06ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb9d3666e0a628738d1e1423dd3abca4"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#adb9d3666e0a628738d1e1423dd3abca4">GlobalPointerReg</a> = 3</td></tr>
<tr class="separator:adb9d3666e0a628738d1e1423dd3abca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67f4a683aad6ca20fe4b5670e28e2d73"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a67f4a683aad6ca20fe4b5670e28e2d73">ThreadPointerReg</a> = 4</td></tr>
<tr class="separator:a67f4a683aad6ca20fe4b5670e28e2d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58d6987b74350171e1f74b8150f35514"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a58d6987b74350171e1f74b8150f35514">FramePointerReg</a> = 8</td></tr>
<tr class="separator:a58d6987b74350171e1f74b8150f35514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13ce4a448952c46cff0a26fa0c0724b6"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a13ce4a448952c46cff0a26fa0c0724b6">ReturnValueReg</a> = 10</td></tr>
<tr class="separator:a13ce4a448952c46cff0a26fa0c0724b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d1213584c8128442af8cf776f31033e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a9d1213584c8128442af8cf776f31033e">ReturnValueRegs</a> = {10, 11}</td></tr>
<tr class="separator:a9d1213584c8128442af8cf776f31033e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e409ac5f530bf7779dfdbe34eaf625a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a7e409ac5f530bf7779dfdbe34eaf625a">ArgumentRegs</a> = {10, 11, 12, 13, 14, 15, 16, 17}</td></tr>
<tr class="separator:a7e409ac5f530bf7779dfdbe34eaf625a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ed507ad9fd9c341fd8d1f1c5a62ab52"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a2ed507ad9fd9c341fd8d1f1c5a62ab52">AMOTempReg</a> = 32</td></tr>
<tr class="separator:a2ed507ad9fd9c341fd8d1f1c5a62ab52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1726323bd417f4b45ff04579c036bea0"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a1726323bd417f4b45ff04579c036bea0">SyscallPseudoReturnReg</a> = 10</td></tr>
<tr class="separator:a1726323bd417f4b45ff04579c036bea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5e14c204bc27fb31a0af91251198738"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ae5e14c204bc27fb31a0af91251198738">SyscallArgumentRegs</a> = {10, 11, 12, 13, 14, 15, 16}</td></tr>
<tr class="separator:ae5e14c204bc27fb31a0af91251198738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1296b506b374c5cbe247725768c5a38"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ae1296b506b374c5cbe247725768c5a38">SyscallNumReg</a> = 17</td></tr>
<tr class="separator:ae1296b506b374c5cbe247725768c5a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d092fb740cf1087598a30e5a3087159"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a5d092fb740cf1087598a30e5a3087159">IntRegNames</a></td></tr>
<tr class="separator:a5d092fb740cf1087598a30e5a3087159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ce9d96794d5682bb5679bd683e4ceff"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a5ce9d96794d5682bb5679bd683e4ceff">FloatRegNames</a></td></tr>
<tr class="separator:a5ce9d96794d5682bb5679bd683e4ceff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cea40a7af423b2e0fbcedf67e37190b"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a2cea40a7af423b2e0fbcedf67e37190b">NumMiscRegs</a> = <a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a1bc74d0da89e2ad08f4cf57de9b096d8">NUM_MISCREGS</a></td></tr>
<tr class="separator:a2cea40a7af423b2e0fbcedf67e37190b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a594e6dc4a72b623a23aca377ca8f876f"><td class="memItemLeft" align="right" valign="top">const std::map&lt; int, <a class="el" href="structRiscvISA_1_1CSRMetadata.html">CSRMetadata</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a594e6dc4a72b623a23aca377ca8f876f">CSRData</a></td></tr>
<tr class="separator:a594e6dc4a72b623a23aca377ca8f876f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc8b2234ce83779e448b3504c59b7c9f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 35, 34 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#abc8b2234ce83779e448b3504c59b7c9f">sxl</a></td></tr>
<tr class="separator:abc8b2234ce83779e448b3504c59b7c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1987250a173b3da467a48ff9fbf9925"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 33, 32 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ac1987250a173b3da467a48ff9fbf9925">uxl</a></td></tr>
<tr class="separator:ac1987250a173b3da467a48ff9fbf9925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7d8ba49e139f9f004195f2775433a8a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 22 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#af7d8ba49e139f9f004195f2775433a8a">tsr</a></td></tr>
<tr class="separator:af7d8ba49e139f9f004195f2775433a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc2eeb4e0214d0c3ff24ad9bba703c58"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#acc2eeb4e0214d0c3ff24ad9bba703c58">tw</a></td></tr>
<tr class="separator:acc2eeb4e0214d0c3ff24ad9bba703c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79d1cea948d6472133383e43e85921a3"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a79d1cea948d6472133383e43e85921a3">tvm</a></td></tr>
<tr class="separator:a79d1cea948d6472133383e43e85921a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdc73c81d467ab1991c250d67c4a803e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#abdc73c81d467ab1991c250d67c4a803e">mxr</a></td></tr>
<tr class="separator:abdc73c81d467ab1991c250d67c4a803e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5a44391b681c76db984e122283cd540"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 18 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ad5a44391b681c76db984e122283cd540">sum</a></td></tr>
<tr class="separator:ad5a44391b681c76db984e122283cd540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf1b64a296de5fcf94142deee969bd4"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 17 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#aabf1b64a296de5fcf94142deee969bd4">mprv</a></td></tr>
<tr class="separator:aabf1b64a296de5fcf94142deee969bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b97a1a2fdad753aadcdc37fb1e7d820"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 16, 15 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a1b97a1a2fdad753aadcdc37fb1e7d820">xs</a></td></tr>
<tr class="separator:a1b97a1a2fdad753aadcdc37fb1e7d820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8df0eeb8633ef4628f83d07d67e8c603"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 14, 13 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a8df0eeb8633ef4628f83d07d67e8c603">fs</a></td></tr>
<tr class="separator:a8df0eeb8633ef4628f83d07d67e8c603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85df690e98c9d34a44533e2164a3070e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12, 11 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a85df690e98c9d34a44533e2164a3070e">mpp</a></td></tr>
<tr class="separator:a85df690e98c9d34a44533e2164a3070e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39072a798f56024ee6841053fd70c81a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a39072a798f56024ee6841053fd70c81a">spp</a></td></tr>
<tr class="separator:a39072a798f56024ee6841053fd70c81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2f13b3f4f855ac7b3bba75729d82836"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ac2f13b3f4f855ac7b3bba75729d82836">mpie</a></td></tr>
<tr class="separator:ac2f13b3f4f855ac7b3bba75729d82836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ee50e295f3220344a9e3aaaa088bc9e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a0ee50e295f3220344a9e3aaaa088bc9e">spie</a></td></tr>
<tr class="separator:a0ee50e295f3220344a9e3aaaa088bc9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dbc57891158d65a5bc09308baa576d9"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a1dbc57891158d65a5bc09308baa576d9">upie</a></td></tr>
<tr class="separator:a1dbc57891158d65a5bc09308baa576d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af02cbb9774e9d957fb6383e38d659a9b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#af02cbb9774e9d957fb6383e38d659a9b">mie</a></td></tr>
<tr class="separator:af02cbb9774e9d957fb6383e38d659a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9ab4e0bb6e3aff41f1c560c7e7fb43b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ab9ab4e0bb6e3aff41f1c560c7e7fb43b">sie</a></td></tr>
<tr class="separator:ab9ab4e0bb6e3aff41f1c560c7e7fb43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7102dc4ffd7573451b39e6d60a94fa0b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a7102dc4ffd7573451b39e6d60a94fa0b">uie</a></td></tr>
<tr class="separator:a7102dc4ffd7573451b39e6d60a94fa0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ee8ce3ddea580708a62c3af4f116bf"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a05ee8ce3ddea580708a62c3af4f116bf">sei</a></td></tr>
<tr class="separator:a05ee8ce3ddea580708a62c3af4f116bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c23a4d2cbf340b55887177ba95b7e2"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a18c23a4d2cbf340b55887177ba95b7e2">uei</a></td></tr>
<tr class="separator:a18c23a4d2cbf340b55887177ba95b7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a909049f43cd8198c510ced4f5b6b3f3a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a909049f43cd8198c510ced4f5b6b3f3a">mti</a></td></tr>
<tr class="separator:a909049f43cd8198c510ced4f5b6b3f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b04d507b1f6e6d38b3756d298c31cab"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a9b04d507b1f6e6d38b3756d298c31cab">sti</a></td></tr>
<tr class="separator:a9b04d507b1f6e6d38b3756d298c31cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5109f05900a3b96acc1548d52c482f63"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a5109f05900a3b96acc1548d52c482f63">uti</a></td></tr>
<tr class="separator:a5109f05900a3b96acc1548d52c482f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85a0db390f49c7fd0ba92f90df9c7220"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a85a0db390f49c7fd0ba92f90df9c7220">msi</a></td></tr>
<tr class="separator:a85a0db390f49c7fd0ba92f90df9c7220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad422915a9e9e2d9fa6773741ccc535b4"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ad422915a9e9e2d9fa6773741ccc535b4">ssi</a></td></tr>
<tr class="separator:ad422915a9e9e2d9fa6773741ccc535b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab265f2faa7b909c89924f9a86832593b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ab265f2faa7b909c89924f9a86832593b">usi</a></td></tr>
<tr class="separator:ab265f2faa7b909c89924f9a86832593b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c442586676373e6c58c20ad84b8a25c"><td class="memItemLeft" align="right" valign="top">const off_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a4c442586676373e6c58c20ad84b8a25c">SXL_OFFSET</a> = 34</td></tr>
<tr class="separator:a4c442586676373e6c58c20ad84b8a25c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c7bb4c4890f1f3980f6d5b0365bd437"><td class="memItemLeft" align="right" valign="top">const off_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a0c7bb4c4890f1f3980f6d5b0365bd437">UXL_OFFSET</a> = 32</td></tr>
<tr class="separator:a0c7bb4c4890f1f3980f6d5b0365bd437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ded1ce41d2049b1f48a6c88b251d2bd"><td class="memItemLeft" align="right" valign="top">const off_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a5ded1ce41d2049b1f48a6c88b251d2bd">FS_OFFSET</a> = 13</td></tr>
<tr class="separator:a5ded1ce41d2049b1f48a6c88b251d2bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa585c7293836506cae099aad57c90a2"><td class="memItemLeft" align="right" valign="top">const off_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#aaa585c7293836506cae099aad57c90a2">FRM_OFFSET</a> = 5</td></tr>
<tr class="separator:aaa585c7293836506cae099aad57c90a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0d71b872c917c5e73633afc6648e8bd"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ae0d71b872c917c5e73633afc6648e8bd">ISA_MXL_MASK</a> = 3ULL &lt;&lt; MXL_OFFSET</td></tr>
<tr class="separator:ae0d71b872c917c5e73633afc6648e8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a982f11d28387b74fb66b33e489ff2651"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a982f11d28387b74fb66b33e489ff2651">ISA_EXT_MASK</a> = <a class="el" href="namespaceRiscvISA.html#a07ec933991e7ae857acaf2d366069536">mask</a>(26)</td></tr>
<tr class="separator:a982f11d28387b74fb66b33e489ff2651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea6b18eb5ae15a4114fc682f40c5725"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#adea6b18eb5ae15a4114fc682f40c5725">MISA_MASK</a> = <a class="el" href="namespaceRiscvISA.html#ae0d71b872c917c5e73633afc6648e8bd">ISA_MXL_MASK</a> | <a class="el" href="namespaceRiscvISA.html#a982f11d28387b74fb66b33e489ff2651">ISA_EXT_MASK</a></td></tr>
<tr class="separator:adea6b18eb5ae15a4114fc682f40c5725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942bf0088d393c2fecd7bb427b82dc17"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a942bf0088d393c2fecd7bb427b82dc17">STATUS_SD_MASK</a> = 1ULL &lt;&lt; ((sizeof(uint64_t) * 8) - 1)</td></tr>
<tr class="separator:a942bf0088d393c2fecd7bb427b82dc17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d334670725ec02cf27dd79cc4f91acf"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a3d334670725ec02cf27dd79cc4f91acf">STATUS_SXL_MASK</a> = 3ULL &lt;&lt; SXL_OFFSET</td></tr>
<tr class="separator:a3d334670725ec02cf27dd79cc4f91acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25cd04f5f63bfb953e7fd663f902ad5b"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a25cd04f5f63bfb953e7fd663f902ad5b">STATUS_UXL_MASK</a> = 3ULL &lt;&lt; UXL_OFFSET</td></tr>
<tr class="separator:a25cd04f5f63bfb953e7fd663f902ad5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1cf463c329b6b453b1a7937a5ca95d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#afe1cf463c329b6b453b1a7937a5ca95d">STATUS_TSR_MASK</a> = 1ULL &lt;&lt; 22</td></tr>
<tr class="separator:afe1cf463c329b6b453b1a7937a5ca95d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26f6fbfb3fcde10a37875bcd61a7fd9d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a26f6fbfb3fcde10a37875bcd61a7fd9d">STATUS_TW_MASK</a> = 1ULL &lt;&lt; 21</td></tr>
<tr class="separator:a26f6fbfb3fcde10a37875bcd61a7fd9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcf7d011462aa9028a075fd423b2ffdd"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#adcf7d011462aa9028a075fd423b2ffdd">STATUS_TVM_MASK</a> = 1ULL &lt;&lt; 20</td></tr>
<tr class="separator:adcf7d011462aa9028a075fd423b2ffdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac28254f1b7515ed9a802f9cc65b384d7"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ac28254f1b7515ed9a802f9cc65b384d7">STATUS_MXR_MASK</a> = 1ULL &lt;&lt; 19</td></tr>
<tr class="separator:ac28254f1b7515ed9a802f9cc65b384d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a919c5dab470808d32d0f4670626ac7fd"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a919c5dab470808d32d0f4670626ac7fd">STATUS_SUM_MASK</a> = 1ULL &lt;&lt; 18</td></tr>
<tr class="separator:a919c5dab470808d32d0f4670626ac7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7b44bae2973c73f28ec63342eaf0f4b"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#af7b44bae2973c73f28ec63342eaf0f4b">STATUS_MPRV_MASK</a> = 1ULL &lt;&lt; 17</td></tr>
<tr class="separator:af7b44bae2973c73f28ec63342eaf0f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29300392817ed220434b7a5db7bccd17"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a29300392817ed220434b7a5db7bccd17">STATUS_XS_MASK</a> = 3ULL &lt;&lt; 15</td></tr>
<tr class="separator:a29300392817ed220434b7a5db7bccd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1c2bb50f0ed30d0c7b9f5a243748f61"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#aa1c2bb50f0ed30d0c7b9f5a243748f61">STATUS_FS_MASK</a> = 3ULL &lt;&lt; FS_OFFSET</td></tr>
<tr class="separator:aa1c2bb50f0ed30d0c7b9f5a243748f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78817e3dea2ba088a1a0af2554a3dae6"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a78817e3dea2ba088a1a0af2554a3dae6">STATUS_MPP_MASK</a> = 3ULL &lt;&lt; 11</td></tr>
<tr class="separator:a78817e3dea2ba088a1a0af2554a3dae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a693951e661fa13a53c4a21fcfcb65a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a5a693951e661fa13a53c4a21fcfcb65a">STATUS_SPP_MASK</a> = 1ULL &lt;&lt; 8</td></tr>
<tr class="separator:a5a693951e661fa13a53c4a21fcfcb65a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dedde35bb95b3fbe04e37f640cefd4c"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a2dedde35bb95b3fbe04e37f640cefd4c">STATUS_MPIE_MASK</a> = 1ULL &lt;&lt; 7</td></tr>
<tr class="separator:a2dedde35bb95b3fbe04e37f640cefd4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85f5f141d5785ff92ac49ab0cece07bc"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a85f5f141d5785ff92ac49ab0cece07bc">STATUS_SPIE_MASK</a> = 1ULL &lt;&lt; 5</td></tr>
<tr class="separator:a85f5f141d5785ff92ac49ab0cece07bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8ad58ca01cbc71c3d9a52590db0ecd0"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ae8ad58ca01cbc71c3d9a52590db0ecd0">STATUS_UPIE_MASK</a> = 1ULL &lt;&lt; 4</td></tr>
<tr class="separator:ae8ad58ca01cbc71c3d9a52590db0ecd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a341d5130fbb4d23b6f8f685a6e7d8fae"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a341d5130fbb4d23b6f8f685a6e7d8fae">STATUS_MIE_MASK</a> = 1ULL &lt;&lt; 3</td></tr>
<tr class="separator:a341d5130fbb4d23b6f8f685a6e7d8fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0941e9925b5411ebc4fb2ad49d976a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a5a0941e9925b5411ebc4fb2ad49d976a">STATUS_SIE_MASK</a> = 1ULL &lt;&lt; 1</td></tr>
<tr class="separator:a5a0941e9925b5411ebc4fb2ad49d976a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47317a26f37426760005f8f238bd0d76"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a47317a26f37426760005f8f238bd0d76">STATUS_UIE_MASK</a> = 1ULL &lt;&lt; 0</td></tr>
<tr class="separator:a47317a26f37426760005f8f238bd0d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17f46c73cc9e2aefc804685b94d9871d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a17f46c73cc9e2aefc804685b94d9871d">MSTATUS_MASK</a></td></tr>
<tr class="separator:a17f46c73cc9e2aefc804685b94d9871d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a674a0d7294a1af173005ce0c50e91cfe"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a674a0d7294a1af173005ce0c50e91cfe">SSTATUS_MASK</a></td></tr>
<tr class="separator:a674a0d7294a1af173005ce0c50e91cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa966757e6bbca8553f6bd22cee30a5e7"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#aa966757e6bbca8553f6bd22cee30a5e7">USTATUS_MASK</a></td></tr>
<tr class="separator:aa966757e6bbca8553f6bd22cee30a5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab48fe70acba81720d91e4ec68baa52b7"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ab48fe70acba81720d91e4ec68baa52b7">MEI_MASK</a> = 1ULL &lt;&lt; 11</td></tr>
<tr class="separator:ab48fe70acba81720d91e4ec68baa52b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1215466064c1df3a788822d3a3e4a563"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a1215466064c1df3a788822d3a3e4a563">SEI_MASK</a> = 1ULL &lt;&lt; 9</td></tr>
<tr class="separator:a1215466064c1df3a788822d3a3e4a563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0306abe94fbd4388be05382beeea594"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#af0306abe94fbd4388be05382beeea594">UEI_MASK</a> = 1ULL &lt;&lt; 8</td></tr>
<tr class="separator:af0306abe94fbd4388be05382beeea594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6f92bdf0f52662cb514623132894aac"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#ae6f92bdf0f52662cb514623132894aac">MTI_MASK</a> = 1ULL &lt;&lt; 7</td></tr>
<tr class="separator:ae6f92bdf0f52662cb514623132894aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4674c3e6da0575e957907eadef495444"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a4674c3e6da0575e957907eadef495444">STI_MASK</a> = 1ULL &lt;&lt; 5</td></tr>
<tr class="separator:a4674c3e6da0575e957907eadef495444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e91a6b8124e7e70be61233faf4966cf"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a6e91a6b8124e7e70be61233faf4966cf">UTI_MASK</a> = 1ULL &lt;&lt; 4</td></tr>
<tr class="separator:a6e91a6b8124e7e70be61233faf4966cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a421c525cc5a027aef5b117f159e12a23"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a421c525cc5a027aef5b117f159e12a23">MSI_MASK</a> = 1ULL &lt;&lt; 3</td></tr>
<tr class="separator:a421c525cc5a027aef5b117f159e12a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34f495b8d5498deb5f85e1e0aa8bdf9a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a34f495b8d5498deb5f85e1e0aa8bdf9a">SSI_MASK</a> = 1ULL &lt;&lt; 1</td></tr>
<tr class="separator:a34f495b8d5498deb5f85e1e0aa8bdf9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05cc15deeb7308d7c54f505e8eed78bb"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a05cc15deeb7308d7c54f505e8eed78bb">USI_MASK</a> = 1ULL &lt;&lt; 0</td></tr>
<tr class="separator:a05cc15deeb7308d7c54f505e8eed78bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c7cf72a5ab6dbba27fe2865231f624e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a0c7cf72a5ab6dbba27fe2865231f624e">MI_MASK</a></td></tr>
<tr class="separator:a0c7cf72a5ab6dbba27fe2865231f624e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2beeee6184c08f9558e0f2ec27eece5b"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a2beeee6184c08f9558e0f2ec27eece5b">SI_MASK</a></td></tr>
<tr class="separator:a2beeee6184c08f9558e0f2ec27eece5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72644ea25bbf4f980b43645b3611bfd3"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a72644ea25bbf4f980b43645b3611bfd3">UI_MASK</a> = <a class="el" href="namespaceRiscvISA.html#af0306abe94fbd4388be05382beeea594">UEI_MASK</a> | <a class="el" href="namespaceRiscvISA.html#a6e91a6b8124e7e70be61233faf4966cf">UTI_MASK</a> | <a class="el" href="namespaceRiscvISA.html#a05cc15deeb7308d7c54f505e8eed78bb">USI_MASK</a></td></tr>
<tr class="separator:a72644ea25bbf4f980b43645b3611bfd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f12dd8c8dfc586f039210dda61e1f7f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#a0f12dd8c8dfc586f039210dda61e1f7f">FFLAGS_MASK</a> = (1 &lt;&lt; <a class="el" href="namespaceRiscvISA.html#aaa585c7293836506cae099aad57c90a2">FRM_OFFSET</a>) - 1</td></tr>
<tr class="separator:a0f12dd8c8dfc586f039210dda61e1f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfe04579720c902653fa1aa52c229535"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#acfe04579720c902653fa1aa52c229535">FRM_MASK</a> = 0x7</td></tr>
<tr class="separator:acfe04579720c902653fa1aa52c229535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb991032724e15f45623acc4b744044e"><td class="memItemLeft" align="right" valign="top">const std::map&lt; int, <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceRiscvISA.html#adb991032724e15f45623acc4b744044e">CSRMasks</a></td></tr>
<tr class="separator:adb991032724e15f45623acc4b744044e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a7621387ec346a9018979f2cb6457466a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7621387ec346a9018979f2cb6457466a">&#9670;&nbsp;</a></span>ConstVecPredReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceRiscvISA.html#a7621387ec346a9018979f2cb6457466a">RiscvISA::ConstVecPredReg</a> = typedef ::<a class="el" href="vec__pred__reg_8hh.html#a084db62e003d88ce84defac3d8a19896">DummyConstVecPredReg</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00082">82</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a647c6d5c6a15b3a4867f620be950100f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a647c6d5c6a15b3a4867f620be950100f">&#9670;&nbsp;</a></span>ConstVecReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceRiscvISA.html#a647c6d5c6a15b3a4867f620be950100f">RiscvISA::ConstVecReg</a> = typedef ::<a class="el" href="vec__reg_8hh.html#ab9e0c147fc3025ea95f20cb9185757d5">DummyConstVecReg</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00075">75</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="ad320475d833ce523b9dd98e892488182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad320475d833ce523b9dd98e892488182">&#9670;&nbsp;</a></span>ExtMachInst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint64_t <a class="el" href="namespaceRiscvISA.html#ad320475d833ce523b9dd98e892488182">RiscvISA::ExtMachInst</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2riscv_2types_8hh_source.html#l00055">55</a> of file <a class="el" href="arch_2riscv_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a1caf064f0a17d7fac1a82085c6782a0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1caf064f0a17d7fac1a82085c6782a0f">&#9670;&nbsp;</a></span>MachInst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint32_t <a class="el" href="namespaceRiscvISA.html#a1caf064f0a17d7fac1a82085c6782a0f">RiscvISA::MachInst</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2riscv_2types_8hh_source.html#l00054">54</a> of file <a class="el" href="arch_2riscv_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="ab439875de2b7b539352ace3fc798eb73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab439875de2b7b539352ace3fc798eb73">&#9670;&nbsp;</a></span>VecElem</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceRiscvISA.html#ab439875de2b7b539352ace3fc798eb73">RiscvISA::VecElem</a> = typedef ::<a class="el" href="vec__reg_8hh.html#a4a864715832b98a86fe2f67fffa4329e">DummyVecElem</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00073">73</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a352cdce7d630aa8e216f024b56fe622e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a352cdce7d630aa8e216f024b56fe622e">&#9670;&nbsp;</a></span>VecPredReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceRiscvISA.html#a352cdce7d630aa8e216f024b56fe622e">RiscvISA::VecPredReg</a> = typedef ::<a class="el" href="vec__pred__reg_8hh.html#ad57c5fb8ed16c91cd61a1ee68f8336da">DummyVecPredReg</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00081">81</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a43420d4b84b4f51bc1693841d73d8fe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43420d4b84b4f51bc1693841d73d8fe7">&#9670;&nbsp;</a></span>VecPredRegContainer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceRiscvISA.html#a43420d4b84b4f51bc1693841d73d8fe7">RiscvISA::VecPredRegContainer</a> = typedef ::<a class="el" href="vec__pred__reg_8hh.html#a968beb9f3b8c6c1bcbc0862d18ff0771">DummyVecPredRegContainer</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00083">83</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a4b877bf0282bec0237ca3f4ba16ace2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b877bf0282bec0237ca3f4ba16ace2f">&#9670;&nbsp;</a></span>VecReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceRiscvISA.html#a4b877bf0282bec0237ca3f4ba16ace2f">RiscvISA::VecReg</a> = typedef ::<a class="el" href="vec__reg_8hh.html#a2b64951b4139a4d0153292de4fe1d06d">DummyVecReg</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00074">74</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="aeccd42e450b6ef11e600ac88075e68e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeccd42e450b6ef11e600ac88075e68e2">&#9670;&nbsp;</a></span>VecRegContainer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceRiscvISA.html#aeccd42e450b6ef11e600ac88075e68e2">RiscvISA::VecRegContainer</a> = typedef ::<a class="el" href="vec__reg_8hh.html#aee96d42a95810aacea179343d381fb1c">DummyVecRegContainer</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00076">76</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a7497ec204b0ab9a8668d39828310c580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7497ec204b0ab9a8668d39828310c580">&#9670;&nbsp;</a></span>CSRIndex</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580">RiscvISA::CSRIndex</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580adae671723420548db7eb83c6f1b6177f"></a>CSR_USTATUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ab1b782bb99a82a8490ca32791a523acd"></a>CSR_UIE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a89811d9545865ca5cb3ef838effa63b8"></a>CSR_UTVEC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ad68b57d18db26415f29495f548509997"></a>CSR_USCRATCH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a76c95955e96237dad35097979b585744"></a>CSR_UEPC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a5d4c60ee04dffa6aa4958d3f38f8ffa0"></a>CSR_UCAUSE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580aa159c3917e316585f74266d1ce0095f3"></a>CSR_UTVAL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ad1b8df111eb6c8e8a7eb71ae35d50551"></a>CSR_UIP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a8200a18b1a013b4462b7a95359b4f488"></a>CSR_FFLAGS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580aacc7daecd98e6a45304a2ccb3f0f8bb8"></a>CSR_FRM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ac852f14623a93259f57bc6ef409a37b0"></a>CSR_FCSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a5bbb37ba72348ae8fd4a576caf49f55c"></a>CSR_CYCLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a839362a3c471190bdf16c3ba45c3c87f"></a>CSR_TIME&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ade2981ea90b31233bcb5e4fa87e36ddb"></a>CSR_INSTRET&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a58cdfb4be339b7448b3de416760d3a25"></a>CSR_HPMCOUNTER03&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a94d1f43dff4ea0f0f262e4ce158e12f4"></a>CSR_HPMCOUNTER04&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ac6f422d6c4da1c554df08876febb07f8"></a>CSR_HPMCOUNTER05&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a344eeaa7aa964b481c8a5d94b10769a3"></a>CSR_HPMCOUNTER06&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a1f0e6faa782962f396deb1ddea1b2ed1"></a>CSR_HPMCOUNTER07&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a6676c1c23531b0012b58c67553b33608"></a>CSR_HPMCOUNTER08&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580aab615d2abf9efc14a8ebc60ce04c7dfa"></a>CSR_HPMCOUNTER09&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a6ee1465a73d2b0807036c584ec632099"></a>CSR_HPMCOUNTER10&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580aff964f2d3831617d4812ed3a6c984d25"></a>CSR_HPMCOUNTER11&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ac45d464dc79481b19311b0275e1d95c4"></a>CSR_HPMCOUNTER12&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ae2a78d7ae3c045ed85fff4666f05e62b"></a>CSR_HPMCOUNTER13&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580aa603ca19e427463c50c3597a4e57fb2f"></a>CSR_HPMCOUNTER14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a702c3f757b70cdd00fb3579482183ee2"></a>CSR_HPMCOUNTER15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580afb33755f6764e7d496b277928dbd372e"></a>CSR_HPMCOUNTER16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580aaf442d773080a09dbda4cd1bac0141f1"></a>CSR_HPMCOUNTER17&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580aca9ed85fc82ec146d882b2c7fd05eb8d"></a>CSR_HPMCOUNTER18&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ab1da5df012723a73bf9d4f26e718bdbf"></a>CSR_HPMCOUNTER19&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a0706bc496e39641ddba2ac6023e2d812"></a>CSR_HPMCOUNTER20&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a006b86ec4a01982a701f21630e5e7835"></a>CSR_HPMCOUNTER21&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a526cb769771a25283f676848cef4745e"></a>CSR_HPMCOUNTER22&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a0d9e5de6fc387c11353bfebe7df8bf52"></a>CSR_HPMCOUNTER23&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a5887d0097dbf6d8b8b9410ed1af96546"></a>CSR_HPMCOUNTER24&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ac9a1748d74c5a35a49164db9605eb233"></a>CSR_HPMCOUNTER25&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ab4c663f4c7dc90fa8f6db3a4f1ce0ad5"></a>CSR_HPMCOUNTER26&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580acccc7aa8ac58720f5af22d42f95e7cc4"></a>CSR_HPMCOUNTER27&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a021e9f140ffec0091173813841795a3f"></a>CSR_HPMCOUNTER28&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a2c75cd1bb8ab698ff0070ae1b8444a31"></a>CSR_HPMCOUNTER29&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a5d4ba2027a716ef497987c2a7e88c2f2"></a>CSR_HPMCOUNTER30&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a6eb6b31e700f807fa4cb587021969753"></a>CSR_HPMCOUNTER31&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a09a923528bd4db6ef90f31fe0dfc6886"></a>CSR_SSTATUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a1d0237c7a3e6adeffa519226fea02e59"></a>CSR_SEDELEG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580aa6dd770135c199122879e1891912f251"></a>CSR_SIDELEG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a89fc157438ef6605026ed60ab038bce9"></a>CSR_SIE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a3f0a20911431c249f979445b34c6c743"></a>CSR_STVEC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a926381a70170687001e194acd193a4fc"></a>CSR_SCOUNTEREN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ac2f85178d7b4d3ea2739f78595ebe9ca"></a>CSR_SSCRATCH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a9ac1bca3c6eec36f9c9de12ad6dc6aa7"></a>CSR_SEPC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a3a5497394e19baf2b544e62611e34ce0"></a>CSR_SCAUSE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a4e069fcc8a7bf31605e378f62181ecc5"></a>CSR_STVAL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ad48feb071f62580eab6dc7278868c462"></a>CSR_SIP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a4079b772a4a20873c26510aa8d3454c4"></a>CSR_SATP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580abe22b43aadd1b66195a56820b2070e17"></a>CSR_MVENDORID&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580acd75612e1a988ca2564fe5fb220e53cb"></a>CSR_MARCHID&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ad2372ae68744c5e3c01e37f7da2db65f"></a>CSR_MIMPID&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a0a175b0e1c86b50f6a852d3ca86992ba"></a>CSR_MHARTID&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ad0966608b84004735b46e8a5d177b140"></a>CSR_MSTATUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a417fb37163dd4f4508ad81f04ef0b889"></a>CSR_MISA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580af408139d296b5ce653c545a519205f67"></a>CSR_MEDELEG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a39a7d4a1a24a8bc57d14ba41c254af96"></a>CSR_MIDELEG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a421743ec48641faf9c08b3e3237b2202"></a>CSR_MIE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a91366881f5a6c8922bbe970b6006c741"></a>CSR_MTVEC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580aa7ee233b13825b326b84442c08bdf1a1"></a>CSR_MCOUNTEREN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ab8926ee48b3d123fa00cd3f955449566"></a>CSR_MSCRATCH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580aea3d287e93f51206797cf0033169f232"></a>CSR_MEPC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a5e317ab637d256562b62848317926f3a"></a>CSR_MCAUSE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580afb605d430494824864b7e41c3cf80826"></a>CSR_MTVAL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a5ec6036ef1efd083d44cf2d88af4e3b3"></a>CSR_MIP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a919f5c8dd3acaacb777d9755a7cd0d1c"></a>CSR_PMPCFG0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a718655c72e891fab9880991f53f60709"></a>CSR_PMPCFG2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a99d289b3a13c29692587112998faaff9"></a>CSR_PMPADDR00&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580abcd4faea5dac1beb5dca498dc29b31d6"></a>CSR_PMPADDR01&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ad3d67af1765252dba1a728a9ac0cde68"></a>CSR_PMPADDR02&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a376b9f8d090b9c52a946042f0e6cff27"></a>CSR_PMPADDR03&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580aabfe19e3761867b9ca8eae4de44ac2d0"></a>CSR_PMPADDR04&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a17b2e831b52a54423ba880b8670d36f8"></a>CSR_PMPADDR05&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a77bf5088a08317037cca118f539fca84"></a>CSR_PMPADDR06&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a362eaa5490351bcf1eccd8ff7c2d4657"></a>CSR_PMPADDR07&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a3c66b1362c048cdd0029ec39c6c3d56d"></a>CSR_PMPADDR08&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580aec382d6d60594fabad7aaa9377045818"></a>CSR_PMPADDR09&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a073b4965924c7342739656dd73ae6d38"></a>CSR_PMPADDR10&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a67583612cffb2bc42df6a603bc4263ee"></a>CSR_PMPADDR11&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580aa0a4d530116c2885425cf7dde57da12e"></a>CSR_PMPADDR12&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ad13b4e74848106eac3f52289b1ad1557"></a>CSR_PMPADDR13&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a83e9bec30ced547391d9543e51d07591"></a>CSR_PMPADDR14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a0ec12cad99e07fa6fb57ace0582366aa"></a>CSR_PMPADDR15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580afd2465b2c30aaf79729d44488fbcdd2e"></a>CSR_MCYCLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a9cb981ab2493b752c8725d3bbff122c8"></a>CSR_MINSTRET&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ad60268223cbc4f6f4e828988628a1b47"></a>CSR_MHPMCOUNTER03&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a1eea817d9217830aac9b05ea4709bbd2"></a>CSR_MHPMCOUNTER04&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ad5f3a67d9dd369a2f7577113f2caaec7"></a>CSR_MHPMCOUNTER05&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a6c69ca6175f3ce6758cb9c586c0c7c2d"></a>CSR_MHPMCOUNTER06&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a983232065f3151cdd46096008545a343"></a>CSR_MHPMCOUNTER07&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a8a44051c2aee8e62cd33f909eb097819"></a>CSR_MHPMCOUNTER08&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ae700988a7c30fcda317fa6eb6b933247"></a>CSR_MHPMCOUNTER09&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ac1580ba6947c9eb5b11a4525bb5c40db"></a>CSR_MHPMCOUNTER10&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a2c0ed2c8d254fd1988f54e6d2d5e88a7"></a>CSR_MHPMCOUNTER11&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a4d96bc97f64d8e14a63b0f86d7e90214"></a>CSR_MHPMCOUNTER12&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a0505465dac77c2b8271911e1e105b2d8"></a>CSR_MHPMCOUNTER13&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a763f313e3aa534abcfd0a92b4878d574"></a>CSR_MHPMCOUNTER14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a8baac8b9954c3052d2ec110707e6f564"></a>CSR_MHPMCOUNTER15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a5f65469a45f02479987dc28c75166545"></a>CSR_MHPMCOUNTER16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580aeae286d7f4c1e786785cf7b7d1830a0a"></a>CSR_MHPMCOUNTER17&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a0a8a0a53b3c28bdaf483c16059943e33"></a>CSR_MHPMCOUNTER18&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a427e1b0aad67c95230cb6471fe8a6bb0"></a>CSR_MHPMCOUNTER19&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580abf79699f7200acb261d5089e4bf6783a"></a>CSR_MHPMCOUNTER20&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a28852a90153108fd776623ef3de50d51"></a>CSR_MHPMCOUNTER21&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580aff4a78395c002facdc60d9f9098947ad"></a>CSR_MHPMCOUNTER22&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ab64f5a974263fef8b5f0b5c66058082b"></a>CSR_MHPMCOUNTER23&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a38fd404f6cb79f76728dd83dea280b9e"></a>CSR_MHPMCOUNTER24&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a3cade558cb29058947a8249f1c64ed93"></a>CSR_MHPMCOUNTER25&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a5fd9510c2251969dd94453c2a1e9f9ee"></a>CSR_MHPMCOUNTER26&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580afd5aed823961eee65dca8122a73b2b40"></a>CSR_MHPMCOUNTER27&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a26e1303675c372d3b080aa649a371b15"></a>CSR_MHPMCOUNTER28&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ac6d95a71840ba16a701190249af6c094"></a>CSR_MHPMCOUNTER29&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a0729bb5c66a5fb32068e46b5a0238bfd"></a>CSR_MHPMCOUNTER30&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ad27985d0ff5afa0cc12f9780010c61b9"></a>CSR_MHPMCOUNTER31&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580aaa3e388886a60497a07162a92424ddd2"></a>CSR_MHPMEVENT03&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ab3e9def7864240049ab64116f32d640b"></a>CSR_MHPMEVENT04&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a3f158dde0008e7a73fdaae5edab2fb20"></a>CSR_MHPMEVENT05&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a882056dec414a92e63716ff6991caf05"></a>CSR_MHPMEVENT06&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a28e60e41975ce50e0c413ffff9820811"></a>CSR_MHPMEVENT07&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a91a99c87d2a106549a1365f8b708a0f4"></a>CSR_MHPMEVENT08&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580aa84065295a5c6895038a6094d4c72300"></a>CSR_MHPMEVENT09&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a2a8744a9a873069c8ee7c4040bf4381c"></a>CSR_MHPMEVENT10&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a3986d3b603560c2994f97b6c5c7b1266"></a>CSR_MHPMEVENT11&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a1a234eab9ac601ef2b3af9d4b8458a22"></a>CSR_MHPMEVENT12&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a78b424ae9001099aa5399e8f9686e899"></a>CSR_MHPMEVENT13&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a72700719b77c96c6a38650a4874fd85b"></a>CSR_MHPMEVENT14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a7660158d913ddfdae93fe9d8e03e0e3c"></a>CSR_MHPMEVENT15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580aab311dc9a0ac902c375d55ed9074c7c6"></a>CSR_MHPMEVENT16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ad0344aa27e18ba4ffdaa5507806019c9"></a>CSR_MHPMEVENT17&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580abe8b717f14151dcc15f28a20c66bf384"></a>CSR_MHPMEVENT18&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ad8fc50c0b059bcdef81128fe337c87f8"></a>CSR_MHPMEVENT19&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a847c255b977c95a4a029818a17068221"></a>CSR_MHPMEVENT20&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a8b5d816126ab6cd0838a0053de9d2a96"></a>CSR_MHPMEVENT21&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a6f1b9293c6db25baf68cc458cd524f20"></a>CSR_MHPMEVENT22&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580afea2e303cf9b792565a1211ec3bcff47"></a>CSR_MHPMEVENT23&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580ad2947484773a8affc425fd85f26d3a38"></a>CSR_MHPMEVENT24&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a331ab202c0cf23eff951a5c6f70a7fde"></a>CSR_MHPMEVENT25&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a079453401da23e8e30cc1d94fdd744c8"></a>CSR_MHPMEVENT26&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580aa810c755f656067142994f30bbb480ee"></a>CSR_MHPMEVENT27&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a25d758a624ce0be230ccdde3c7303fe9"></a>CSR_MHPMEVENT28&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a735a45f92bc4975db8f037c367b3face"></a>CSR_MHPMEVENT29&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a08f94642c38139ddb6621773e659fde9"></a>CSR_MHPMEVENT30&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a7834c8c8c7de10ebab5be2d647060558"></a>CSR_MHPMEVENT31&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580aa3307a3f07da921cb42b3698b13d64a6"></a>CSR_TSELECT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a24f720e902b6f6694a8be5bfca26e500"></a>CSR_TDATA1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a82c05fc1259d7fdd427483fbb5c4b8ff"></a>CSR_TDATA2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580afea245df1e23b50e47fa4012e3469857"></a>CSR_TDATA3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a6fb4bec57d21ad7b3c99b7413cf69986"></a>CSR_DCSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580aba0c82e1b7bd7f7c92cbe8957bd70899"></a>CSR_DPC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7497ec204b0ab9a8668d39828310c580a56125ba0971de5549294af5d11c919f6"></a>CSR_DSCRATCH&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00266">266</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a43b0c6fb6142ef5cffed78b841873938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43b0c6fb6142ef5cffed78b841873938">&#9670;&nbsp;</a></span>ExceptionCode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938">RiscvISA::ExceptionCode</a> : uint64_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938a9ee4b22cfcdf3f397993a3862c880ffb"></a>INST_ADDR_MISALIGNED&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938a53d5edbff5fcf436a21fa636f236022d"></a>INST_ACCESS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938a5c8846c92dae706bac61e250c66e7d6e"></a>INST_ILLEGAL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938afda6b0529d5c000ff4c7e2a68cd16333"></a>BREAKPOINT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938afbefb5e5e79248d744ad872c598ca1ff"></a>LOAD_ADDR_MISALIGNED&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938a7166a6d0262231992bd1b1ddec2cb9c0"></a>LOAD_ACCESS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938a528ea13ed61792d5792fd175174c8bfd"></a>STORE_ADDR_MISALIGNED&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938a9474a4b4ace2a34d97a24d60e8d8586f"></a>AMO_ADDR_MISALIGNED&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938adad1049a34590fd7815ae16c8fd38571"></a>STORE_ACCESS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938a8b822a1fed67f476eed400a7c5edce47"></a>AMO_ACCESS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938a5d614f99c295cf52c06b0fdab222c124"></a>ECALL_USER&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938aeebf60a5738dcb16c4a858641bf29b57"></a>ECALL_SUPER&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938a669be962c82a8ccf3101ca85ccf7ef42"></a>ECALL_MACHINE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938a4bfdee0bf25467a7e83a40481a00c9ca"></a>INST_PAGE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938a4203376325de60775ab9136f101f0d7f"></a>LOAD_PAGE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938a456e0197c5921912e89757a3e01e8dd9"></a>STORE_PAGE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938a77dca00b7904ededad7c818665507dfb"></a>AMO_PAGE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938a74359723cda62ae0f331887042d30330"></a>INT_SOFTWARE_USER&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938a08654b59e9100505e322ff13be43d0a5"></a>INT_SOFTWARE_SUPER&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938a55017a112ca387959fd81ee74f1f15dd"></a>INT_SOFTWARE_MACHINE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938af116c39329ea8b90c83708552f19a1e9"></a>INT_TIMER_USER&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938a11c8ff264f6c1383dbe841904035cfb5"></a>INT_TIMER_SUPER&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938aea13a5c5dbfda4a5072e8097e22bbd69"></a>INT_TIMER_MACHINE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938a162a507ca0a07bc7eeff0ecfedba2465"></a>INT_EXT_USER&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938a68df617d2b74c308ef23a3cfdec297d7"></a>INT_EXT_SUPER&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938ae95da6a5ba9edc953f96dc02843ccec4"></a>INT_EXT_MACHINE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43b0c6fb6142ef5cffed78b841873938a4ac6e55a9e2a573ad5b402529c4f316e"></a>NumInterruptTypes&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00064">64</a> of file <a class="el" href="arch_2riscv_2faults_8hh_source.html">faults.hh</a>.</p>

</div>
</div>
<a id="a984e5e8da8ed5f2e930c68338674bd45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a984e5e8da8ed5f2e930c68338674bd45">&#9670;&nbsp;</a></span>FloatException</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceRiscvISA.html#a984e5e8da8ed5f2e930c68338674bd45">RiscvISA::FloatException</a> : uint64_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a984e5e8da8ed5f2e930c68338674bd45a44e5a5f04a4c286d1cbd7763af932103"></a>FloatInexact&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a984e5e8da8ed5f2e930c68338674bd45a8b8ce0074284a6feb3b3ceb0f019aa94"></a>FloatUnderflow&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a984e5e8da8ed5f2e930c68338674bd45a5d93a851323ef2c8bab851fbcbbdf4f1"></a>FloatOverflow&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a984e5e8da8ed5f2e930c68338674bd45a526b88f422d6900287365e4c0812533a"></a>FloatDivZero&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a984e5e8da8ed5f2e930c68338674bd45aa76938fe54aaed774876b729e550ecfb"></a>FloatInvalid&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00047">47</a> of file <a class="el" href="arch_2riscv_2faults_8hh_source.html">faults.hh</a>.</p>

</div>
</div>
<a id="a995a47be2708b28bb70a99cfa25dbbb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a995a47be2708b28bb70a99cfa25dbbb1">&#9670;&nbsp;</a></span>MiscRegIndex</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1">RiscvISA::MiscRegIndex</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a76ae0834c1e7386553bcadf5181bb6b0"></a>MISCREG_PRV&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a68c4eaede8832c596f4a503fa20ae895"></a>MISCREG_ISA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a1ed453bc600c53bc794d85abfc97854a"></a>MISCREG_VENDORID&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a3275ea221d4dc06e6a647d6ae8125375"></a>MISCREG_ARCHID&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1aaeaa60efcae1c8b0c66c5aaea283a37b"></a>MISCREG_IMPID&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a4ed1267ee0e099c1fb8199f69c586036"></a>MISCREG_HARTID&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1ad8d3c0c0d087c1d46590210551579a33"></a>MISCREG_STATUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1ab034deb4cb92426ec23ef0bd09ab87b5"></a>MISCREG_IP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a96534f69c4c32e77d3494ef073e49595"></a>MISCREG_IE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a249c6372ee83191103c46539db4c7db3"></a>MISCREG_CYCLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1af0121e6b6680f3cb63adb13a563fa6e5"></a>MISCREG_TIME&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a85e80507d94780c87363a740dedfad79"></a>MISCREG_INSTRET&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a14f008bda0eb4b5791945450d68798cd"></a>MISCREG_HPMCOUNTER03&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1afdc17ddc0bf05167555051d3d17deb3a"></a>MISCREG_HPMCOUNTER04&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1ac117c459d19039d5547ea881b343f420"></a>MISCREG_HPMCOUNTER05&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a17c32117d2680e3cf4e62c4c06acdcc1"></a>MISCREG_HPMCOUNTER06&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a1e87e289187b970c26669378a14925f0"></a>MISCREG_HPMCOUNTER07&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1af55748224486f2e1a6924c71d13733cb"></a>MISCREG_HPMCOUNTER08&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a7d78e3421ce64da86c6847d1a95dccfc"></a>MISCREG_HPMCOUNTER09&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a193bf04932a8340af6bd972036e600cd"></a>MISCREG_HPMCOUNTER10&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a4a0f9e4a57f11b582db4202d3d20cf65"></a>MISCREG_HPMCOUNTER11&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a5fea890db6147d089695b8ce92cac02a"></a>MISCREG_HPMCOUNTER12&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a74a1f1ad2159c48d1975ae51419c1f56"></a>MISCREG_HPMCOUNTER13&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1ab7ff7959e8c0655d6bcc0b84a8b068ef"></a>MISCREG_HPMCOUNTER14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a08ef4fc1b6dadfd01b1ffd4681b68664"></a>MISCREG_HPMCOUNTER15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a9ffb37f294d2139ce4a50698ad22d42a"></a>MISCREG_HPMCOUNTER16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1aca772c007a941b4c1be6d8accf14fd88"></a>MISCREG_HPMCOUNTER17&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a2b8ab9225a12dc1632397e733679508b"></a>MISCREG_HPMCOUNTER18&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1ac47f850795fcd9a80ca180495cea43a8"></a>MISCREG_HPMCOUNTER19&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1acfd47258f27104542569198040dbff5b"></a>MISCREG_HPMCOUNTER20&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1ae3e879fba9661de3e32ccc45b84647b1"></a>MISCREG_HPMCOUNTER21&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a5c32b7dd7717b71a332f149e42505f90"></a>MISCREG_HPMCOUNTER22&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1adeb2d6306224180fb23fda3c30c52876"></a>MISCREG_HPMCOUNTER23&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a3bcb3cc68bfd49842c818cb4638278a2"></a>MISCREG_HPMCOUNTER24&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1ad1f73a7af851ef6343db6afe77c6f594"></a>MISCREG_HPMCOUNTER25&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a7d472569e6f6341643bf8db33451817c"></a>MISCREG_HPMCOUNTER26&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a37b672bc1cb755cb12365884ca3d22be"></a>MISCREG_HPMCOUNTER27&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a7df5a999bdd6837855b7bb2454abccc4"></a>MISCREG_HPMCOUNTER28&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1ac29a32ba4861ef33f7a96f9803065143"></a>MISCREG_HPMCOUNTER29&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a08aae0b4b6969e60c856169c4795fc43"></a>MISCREG_HPMCOUNTER30&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a083e0973d615ea5eae3b686a5bfa79df"></a>MISCREG_HPMCOUNTER31&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1aa9a0d5bf188795f64b7940761da0ec72"></a>MISCREG_HPMEVENT03&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a3cec0957499ba3cf3bd2795c8d68c769"></a>MISCREG_HPMEVENT04&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1aba7a648ecc7f8a4ff6df36ac26ea458d"></a>MISCREG_HPMEVENT05&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a2dd68fbbdcc8bd749ce7a720b032ba97"></a>MISCREG_HPMEVENT06&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1af5642575b8170d39ae52dd3416a69b15"></a>MISCREG_HPMEVENT07&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a009ff66a665369c78f8b8d0b8426ea0b"></a>MISCREG_HPMEVENT08&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a90677373eb7b12d66fb2647222d41b29"></a>MISCREG_HPMEVENT09&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a76c3ed2b049e41f4b0f8e510682f7522"></a>MISCREG_HPMEVENT10&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1aaac1193f9c4b88da5b5c47e525e6bf64"></a>MISCREG_HPMEVENT11&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a73709b466dc1d259a76f68f0e54dea63"></a>MISCREG_HPMEVENT12&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1ae84188fe9fbd240261becb62b5710126"></a>MISCREG_HPMEVENT13&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a97cf5996cb81c9279d1fef7692890b86"></a>MISCREG_HPMEVENT14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a2ad3be3c7b416b226afe486aaf16610e"></a>MISCREG_HPMEVENT15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a67eed439f7bebf193221d423f7142e4f"></a>MISCREG_HPMEVENT16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1ac47fd797115259ce40f7eaae167d2ed1"></a>MISCREG_HPMEVENT17&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a94a11ba75ef61bcb8839dc8a4d2e84fc"></a>MISCREG_HPMEVENT18&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a1c776a8d56a7f070678fccfd839ab098"></a>MISCREG_HPMEVENT19&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1ad41e9d9ca10cd6a6da4eb24d2ae1abdd"></a>MISCREG_HPMEVENT20&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1ab72fd8c21e9f8cf7f4a31657aa097cdb"></a>MISCREG_HPMEVENT21&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a9a1f03fa50cebbb7df79ed874c8a0233"></a>MISCREG_HPMEVENT22&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a88ca4840976f9be98099ea84b90b9f67"></a>MISCREG_HPMEVENT23&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a089c6e048b577ac4f9e7d1f8ea2648cc"></a>MISCREG_HPMEVENT24&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a1c333377d381e16f770b9d3c81b797f5"></a>MISCREG_HPMEVENT25&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1aee31617400bbee06d82c5962c53f2618"></a>MISCREG_HPMEVENT26&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a30bcb2ac9427e1981ddc5132126504b0"></a>MISCREG_HPMEVENT27&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1aff48d4c6fbbf8ee3d6771bada978adbf"></a>MISCREG_HPMEVENT28&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a4f8614218d48dee5372b7f0f5570d47a"></a>MISCREG_HPMEVENT29&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a17b44e1f6e01b7b110eee49194847ab5"></a>MISCREG_HPMEVENT30&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1ab97c322a0e4b081ecb0d3c8dd35538a9"></a>MISCREG_HPMEVENT31&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1adb40cecba400327c2e248427b758e008"></a>MISCREG_TSELECT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1aed4cfde4d4c8d780f2ec4c3bdc8415e2"></a>MISCREG_TDATA1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a52eaa29b689706e1bdd75f0e6d44ab54"></a>MISCREG_TDATA2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a4d089f338b6e5f0102ce090bac68bb90"></a>MISCREG_TDATA3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1acf837d1490728356d4cfbc42bd4db381"></a>MISCREG_DCSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1af6530ea9fff7904f8c6b8b605fa7bf62"></a>MISCREG_DPC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1ac44b49d9e2b743431aa12f9acb41d120"></a>MISCREG_DSCRATCH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1abdaaa943839947986bb64c2607ca42a4"></a>MISCREG_MEDELEG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a85a99f4bfc5d26dd678dd39bcdf9c42a"></a>MISCREG_MIDELEG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a972ebbf87e500b41fb848d3a4cb6b3a5"></a>MISCREG_MTVEC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a7644e4ea163c6674eadc16fcb830bb63"></a>MISCREG_MCOUNTEREN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a5b6d6d0ac2be260e07c3c1776df999cb"></a>MISCREG_MSCRATCH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a26ce9638cb6eb62c2fc73fbd29be7314"></a>MISCREG_MEPC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a209fcdc2fec781314dedfb4bfd42c236"></a>MISCREG_MCAUSE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a260c50b305e822c849a07bab8bdc12f4"></a>MISCREG_MTVAL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a126935feeb51d40201fe6a8080c13f9c"></a>MISCREG_PMPCFG0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a406fda841c14cfa0418d6b481b1664ba"></a>MISCREG_PMPCFG2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a74db5f55c2a3495d52f81ddfd68476c3"></a>MISCREG_PMPADDR00&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1aeff18f81fa5bb0c9e1b95b640561f49c"></a>MISCREG_PMPADDR01&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1adabea9610582e1be45a8db120a237b1c"></a>MISCREG_PMPADDR02&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1ae0b2961c9f51f86c88d121d0ea172c65"></a>MISCREG_PMPADDR03&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a499ec31115d2fabe8cdab0352b746e55"></a>MISCREG_PMPADDR04&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a237409e3b015d3062e87ef70acb61e41"></a>MISCREG_PMPADDR05&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1ad30a0223165b938cdc14045e05242efa"></a>MISCREG_PMPADDR06&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a4bebc0e9b3e3d06ea7423b937a974982"></a>MISCREG_PMPADDR07&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a332ed7e8e9204cf37631bde41f91fb75"></a>MISCREG_PMPADDR08&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a14bfb88458b10e75dcf60ddd69f68345"></a>MISCREG_PMPADDR09&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1ab563f340e2d10e0c43d41df64f6700a3"></a>MISCREG_PMPADDR10&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1afb15822c7bf7f564958b656506bdce39"></a>MISCREG_PMPADDR11&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a90a001fc720e1ac3e41bad47721c8509"></a>MISCREG_PMPADDR12&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a0f3215e68f55db22d8c11853d970b558"></a>MISCREG_PMPADDR13&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1af42e55fe8554bdfaf717584d3067b91b"></a>MISCREG_PMPADDR14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a7bf6a5291ca1a819af7193fd2478b178"></a>MISCREG_PMPADDR15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a3c25859adb6c3a033a8e015f256faeef"></a>MISCREG_SEDELEG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1aea8a20495c11aa783fa8583a4cce0bc8"></a>MISCREG_SIDELEG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1abdb481f7188c01a8ad4e277dcfad2625"></a>MISCREG_STVEC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a14b162c8e374fc388a8e1ff2bd6e50ba"></a>MISCREG_SCOUNTEREN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a2cc76695114426f59d7ec2b9b13a2cf5"></a>MISCREG_SSCRATCH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1ac7496e847aebeb5b7f6f0c637a5bfaa8"></a>MISCREG_SEPC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1ab5295c4f75e4b0f4aa90dd7e135b1f1d"></a>MISCREG_SCAUSE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a0c38d37df0c0a842f96bbd8cf65b5864"></a>MISCREG_STVAL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1ad2a0cb0d948b5754abe74ace61d2d014"></a>MISCREG_SATP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a5a361db72000e6a6b3dc1eb1fdde2545"></a>MISCREG_UTVEC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1ae3f4ea5f309e1641d54cb602a0ee9b67"></a>MISCREG_USCRATCH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1aff4b62ab5c528a31fe0ac78721bf88be"></a>MISCREG_UEPC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1aaaac03acbc84fdfe469fe44a753b6a74"></a>MISCREG_UCAUSE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a5128eef8df6cddc7574e0b215d40025a"></a>MISCREG_UTVAL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a721543f503af3e13e9ef681b6adcab4f"></a>MISCREG_FFLAGS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1af405235acafc08ae0263468afa75a005"></a>MISCREG_FRM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a995a47be2708b28bb70a99cfa25dbbb1a1bc74d0da89e2ad08f4cf57de9b096d8"></a>NUM_MISCREGS&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00136">136</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a94feb16bef513c2f807dca26f89910b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94feb16bef513c2f807dca26f89910b4">&#9670;&nbsp;</a></span>PrivilegeMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4">RiscvISA::PrivilegeMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a94feb16bef513c2f807dca26f89910b4a85630e7c085147db0ee7a99797e63b52"></a>PRV_U&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a94feb16bef513c2f807dca26f89910b4a25b6173ef85887acfb4e965331d2d351"></a>PRV_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a94feb16bef513c2f807dca26f89910b4a96860d911fe144bbe13a318d21b5f852"></a>PRV_M&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="riscv_2isa_8hh_source.html#l00059">59</a> of file <a class="el" href="riscv_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a52458450e387b1255f74d50c41d17990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52458450e387b1255f74d50c41d17990">&#9670;&nbsp;</a></span>advancePC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RiscvISA::advancePC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRiscvISA_1_1PCState.html">PCState</a> &amp;&#160;</td>
          <td class="paramname"><em>pc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a> &amp;&#160;</td>
          <td class="paramname"><em>inst</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2utility_8hh_source.html#l00172">172</a> of file <a class="el" href="riscv_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="classStaticInst.html#ad9b6b1d5baf970022cc111373e22923d">StaticInst::advancePC()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00054">RiscvISA::RiscvFault::invoke()</a>.</p>

</div>
</div>
<a id="a22f1834dd60d12dc2a49639b5d764995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22f1834dd60d12dc2a49639b5d764995">&#9670;&nbsp;</a></span>BitUnion32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::BitUnion32 </td>
          <td>(</td>
          <td class="paramtype">IndexReg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef38466c519e6ac9514b36e72c01b2cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef38466c519e6ac9514b36e72c01b2cf">&#9670;&nbsp;</a></span>BitUnion64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::BitUnion64 </td>
          <td>(</td>
          <td class="paramtype">STATUS&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>These fields are specified in the RISC-V Instruction <a class="el" href="classSet.html">Set</a> Manual, Volume II, v1.10, accessible at www.riscv.org. </p>
<p>in Figure 3.7. The main register that uses these fields is the MSTATUS register, which is shadowed by two others accessible at lower privilege levels (SSTATUS and USTATUS) that can't see the fields for higher privileges. </p>

</div>
</div>
<a id="a9fe196a710182f56dbda8f12c5f45e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fe196a710182f56dbda8f12c5f45e34">&#9670;&nbsp;</a></span>buildRetPC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRiscvISA_1_1PCState.html">PCState</a> RiscvISA::buildRetPC </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRiscvISA_1_1PCState.html">PCState</a> &amp;&#160;</td>
          <td class="paramname"><em>curPC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classRiscvISA_1_1PCState.html">PCState</a> &amp;&#160;</td>
          <td class="paramname"><em>callPC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2utility_8hh_source.html#l00106">106</a> of file <a class="el" href="riscv_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2generic_2types_8hh_source.html#l00178">GenericISA::SimplePCState&lt; MachInst &gt;::advance()</a>, <a class="el" href="arch_2generic_2types_8hh_source.html#l00151">GenericISA::SimplePCState&lt; MachInst &gt;::npc()</a>, and <a class="el" href="arch_2generic_2types_8hh_source.html#l00148">GenericISA::SimplePCState&lt; MachInst &gt;::pc()</a>.</p>

</div>
</div>
<a id="a9cf1e35b945f78dd9844dd37caaf36b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cf1e35b945f78dd9844dd37caaf36b5">&#9670;&nbsp;</a></span>copyRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RiscvISA::copyRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>dest</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2utility_8hh_source.html#l00126">126</a> of file <a class="el" href="riscv_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="riscv_2pra__constants_8hh_source.html#l00278">i</a>, <a class="el" href="riscv_2registers_8hh_source.html#l00089">NumIntRegs</a>, <a class="el" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState()</a>, <a class="el" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext::readIntReg()</a>, and <a class="el" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">ThreadContext::setIntReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2riscv_2linux_2linux_8hh_source.html#l00199">RiscvLinux64::archClone()</a>, and <a class="el" href="arch_2riscv_2linux_2linux_8hh_source.html#l00371">RiscvLinux32::archClone()</a>.</p>

</div>
</div>
<a id="a672a36afe4a4647e4647569b706f94af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a672a36afe4a4647e4647569b706f94af">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[1/26]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">IndexReg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9978348d07e89e6db602a401cc620ebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9978348d07e89e6db602a401cc620ebd">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[2/26]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">RandomReg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6123c8b7476ee49a500d204a5196440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6123c8b7476ee49a500d204a5196440">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[3/26]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">EntryLoReg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7231e0c42a37f172e288d6791f896b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7231e0c42a37f172e288d6791f896b1">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[4/26]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">ContextReg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17f6d3e10abbf41e4db949a445e37351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17f6d3e10abbf41e4db949a445e37351">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[5/26]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">PageMaskReg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae975aae62b75123ae3c3cd5393b4d833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae975aae62b75123ae3c3cd5393b4d833">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[6/26]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">PageGrainReg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23364efcf491a229c0d6ad0d78098759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23364efcf491a229c0d6ad0d78098759">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[7/26]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">WiredReg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84743590b55ad4376a032677a0f3f6b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84743590b55ad4376a032677a0f3f6b5">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[8/26]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">HWREnaReg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b05d48ef367375a6d9b3ea073abe336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b05d48ef367375a6d9b3ea073abe336">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[9/26]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">EntryHiReg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d28891884b969e4ed98d8a6c4ac0935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d28891884b969e4ed98d8a6c4ac0935">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[10/26]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">StatusReg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e60a2e5b295a7f9a8fd8454fc4146ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e60a2e5b295a7f9a8fd8454fc4146ff">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[11/26]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">IntCtlReg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33de326cf4d30327be9525afba825ef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33de326cf4d30327be9525afba825ef6">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[12/26]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">SRSCtlReg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2553b50bac4cb7cc228a252f0466c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2553b50bac4cb7cc228a252f0466c6a">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[13/26]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">SRSMapReg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2598e7170509055664fcad7aa85648ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2598e7170509055664fcad7aa85648ac">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[14/26]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">CauseReg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab42c18f003ac998149162abf4d1167ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab42c18f003ac998149162abf4d1167ef">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[15/26]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">PRIdReg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a948311c17b817431c42bf3b1344830b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a948311c17b817431c42bf3b1344830b8">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[16/26]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">EBaseReg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e1a5b92fefbe5f6a6ced6625b8c487b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e1a5b92fefbe5f6a6ced6625b8c487b">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[17/26]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">ConfigReg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a063d830e25ae3458b5a710abb30509ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a063d830e25ae3458b5a710abb30509ba">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[18/26]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">Config1Reg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f7a86dd82bbfe5cb3f9640436428100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f7a86dd82bbfe5cb3f9640436428100">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[19/26]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">Config2Reg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec00599069ffada17617392f7f50f8ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec00599069ffada17617392f7f50f8ce">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[20/26]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">Config3Reg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29c0f267aec6192637d52e8cfcf813f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29c0f267aec6192637d52e8cfcf813f2">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[21/26]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">WatchLoReg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a920b64835fbd8314d0d33508befd775e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a920b64835fbd8314d0d33508befd775e">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[22/26]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">WatchHiReg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c90be86b75a4bf415703be2520e1504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c90be86b75a4bf415703be2520e1504">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[23/26]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">PerfCntCtlReg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab324d53127a0ee11b53e96ff03a442a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab324d53127a0ee11b53e96ff03a442a0">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[24/26]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">CacheErrReg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a3c1bb85eb7fac85494893a52887152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a3c1bb85eb7fac85494893a52887152">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[25/26]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">STATUS&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>These fields are specified in the RISC-V Instruction <a class="el" href="classSet.html">Set</a> Manual, Volume II, v1.10 in Figures 3.11 and 3.12, accessible at www.riscv.org. </p>
<p>Both the MIP and MIE registers have the same fields, so accesses to either should use this bit union. </p>

</div>
</div>
<a id="ada3ac44e790622d9a2cfab14152d3dd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada3ac44e790622d9a2cfab14152d3dd5">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[26/26]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">INTERRUPT&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11f36bd766054ee2f2cb62cf4caf3ecb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11f36bd766054ee2f2cb62cf4caf3ecb">&#9670;&nbsp;</a></span>EndSubBitUnion() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndSubBitUnion </td>
          <td>(</td>
          <td class="paramtype">cu&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad3e945623be58b8b13b80ce41008d24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad3e945623be58b8b13b80ce41008d24">&#9670;&nbsp;</a></span>EndSubBitUnion() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndSubBitUnion </td>
          <td>(</td>
          <td class="paramtype">im&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cc4e0436f5a8632448cb516d7b686f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cc4e0436f5a8632448cb516d7b686f1">&#9670;&nbsp;</a></span>EndSubBitUnion() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::EndSubBitUnion </td>
          <td>(</td>
          <td class="paramtype">ip&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2996aa85804ae20fffbab19b0b1996d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2996aa85804ae20fffbab19b0b1996d7">&#9670;&nbsp;</a></span>getArgument()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t RiscvISA::getArgument </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>number</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>fp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2utility_8hh_source.html#l00115">115</a> of file <a class="el" href="riscv_2utility_8hh_source.html">utility.hh</a>.</p>

</div>
</div>
<a id="a684f20da4d7ad43fd7ae048c3f4b7203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a684f20da4d7ad43fd7ae048c3f4b7203">&#9670;&nbsp;</a></span>getExecutingAsid()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t RiscvISA::getExecutingAsid </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2utility_8hh_source.html#l00184">184</a> of file <a class="el" href="riscv_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="riscv_2utility_8cc_source.html#l00038">initCPU()</a>.</p>

</div>
</div>
<a id="ad45e4130aa92875430c6f6e46824a974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad45e4130aa92875430c6f6e46824a974">&#9670;&nbsp;</a></span>globalClearExclusive()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class XC &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RiscvISA::globalClearExclusive </td>
          <td>(</td>
          <td class="paramtype">XC *&#160;</td>
          <td class="paramname"><em>xc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2locked__mem_8hh_source.html#l00138">138</a> of file <a class="el" href="riscv_2locked__mem_8hh_source.html">locked_mem.hh</a>.</p>

</div>
</div>
<a id="a45db97a8d7a88a01fee6aa8905b04440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45db97a8d7a88a01fee6aa8905b04440">&#9670;&nbsp;</a></span>handleLockedRead()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class XC &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RiscvISA::handleLockedRead </td>
          <td>(</td>
          <td class="paramtype">XC *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;&#160;</td>
          <td class="paramname"><em>req</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2locked__mem_8hh_source.html#l00088">88</a> of file <a class="el" href="riscv_2locked__mem_8hh_source.html">locked_mem.hh</a>.</p>

<p class="reference">References <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>.</p>

</div>
</div>
<a id="aa3e2d8f8b9640bd767eba460547af544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3e2d8f8b9640bd767eba460547af544">&#9670;&nbsp;</a></span>handleLockedSnoop()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class XC &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RiscvISA::handleLockedSnoop </td>
          <td>(</td>
          <td class="paramtype">XC *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a>&#160;</td>
          <td class="paramname"><em>pkt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>cacheBlockMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2locked__mem_8hh_source.html#l00074">74</a> of file <a class="el" href="riscv_2locked__mem_8hh_source.html">locked_mem.hh</a>.</p>

<p class="reference">References <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, and <a class="el" href="packet_8hh_source.html#l00726">Packet::getAddr()</a>.</p>

</div>
</div>
<a id="ab9b5d3141f13a1b3927de2e0d7b7909e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9b5d3141f13a1b3927de2e0d7b7909e">&#9670;&nbsp;</a></span>handleLockedSnoopHit()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class XC &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RiscvISA::handleLockedSnoopHit </td>
          <td>(</td>
          <td class="paramtype">XC *&#160;</td>
          <td class="paramname"><em>xc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2locked__mem_8hh_source.html#l00098">98</a> of file <a class="el" href="riscv_2locked__mem_8hh_source.html">locked_mem.hh</a>.</p>

</div>
</div>
<a id="a28c983fa2adb1441d7ba26da968e0d67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28c983fa2adb1441d7ba26da968e0d67">&#9670;&nbsp;</a></span>handleLockedWrite()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class XC &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RiscvISA::handleLockedWrite </td>
          <td>(</td>
          <td class="paramtype">XC *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;&#160;</td>
          <td class="paramname"><em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>cacheBlockMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2locked__mem_8hh_source.html#l00102">102</a> of file <a class="el" href="riscv_2locked__mem_8hh_source.html">locked_mem.hh</a>.</p>

<p class="reference">References <a class="el" href="sim_2core_8hh_source.html#l00047">curTick()</a>, <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, and <a class="el" href="logging_8hh_source.html#l00212">warn</a>.</p>

</div>
</div>
<a id="a05f605752a15a44289fe47b8ded19a48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05f605752a15a44289fe47b8ded19a48">&#9670;&nbsp;</a></span>initCPU()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RiscvISA::initCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>cpuId</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>init Cpu function </p>

<p class="definition">Definition at line <a class="el" href="riscv_2utility_8cc_source.html#l00038">38</a> of file <a class="el" href="riscv_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="statistics_8cc_source.html#l00570">Stats::reset()</a>.</p>

<p class="reference">Referenced by <a class="el" href="riscv_2utility_8hh_source.html#l00184">getExecutingAsid()</a>.</p>

</div>
</div>
<a id="a8db33afe934c0e55887aadb16d027d18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8db33afe934c0e55887aadb16d027d18">&#9670;&nbsp;</a></span>inUserMode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool RiscvISA::inUserMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2utility_8hh_source.html#l00178">178</a> of file <a class="el" href="riscv_2utility_8hh_source.html">utility.hh</a>.</p>

</div>
</div>
<a id="a540b28af295b647288ad9cf705f9250b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a540b28af295b647288ad9cf705f9250b">&#9670;&nbsp;</a></span>isquietnan()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RiscvISA::isquietnan </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2utility_8hh_source.html#l00066">66</a> of file <a class="el" href="riscv_2utility_8hh_source.html">utility.hh</a>.</p>

</div>
</div>
<a id="a51508a8d24eedd1a052c85004914ff50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51508a8d24eedd1a052c85004914ff50">&#9670;&nbsp;</a></span>isquietnan< double >()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="namespaceRiscvISA.html#a540b28af295b647288ad9cf705f9250b">RiscvISA::isquietnan</a>&lt; double &gt; </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2utility_8hh_source.html#l00079">79</a> of file <a class="el" href="riscv_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>.</p>

</div>
</div>
<a id="a5771b0a6eb0d485bee79a2efa63c92db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5771b0a6eb0d485bee79a2efa63c92db">&#9670;&nbsp;</a></span>isquietnan< float >()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="namespaceRiscvISA.html#a540b28af295b647288ad9cf705f9250b">RiscvISA::isquietnan</a>&lt; float &gt; </td>
          <td>(</td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2utility_8hh_source.html#l00072">72</a> of file <a class="el" href="riscv_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>.</p>

</div>
</div>
<a id="ac2db5be53951ddbc71f02104e1773f13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2db5be53951ddbc71f02104e1773f13">&#9670;&nbsp;</a></span>issignalingnan()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RiscvISA::issignalingnan </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2utility_8hh_source.html#l00086">86</a> of file <a class="el" href="riscv_2utility_8hh_source.html">utility.hh</a>.</p>

</div>
</div>
<a id="a47b1082e2c7bae7eb9cd3fd9ead00d1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47b1082e2c7bae7eb9cd3fd9ead00d1b">&#9670;&nbsp;</a></span>issignalingnan< double >()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="namespaceRiscvISA.html#ac2db5be53951ddbc71f02104e1773f13">RiscvISA::issignalingnan</a>&lt; double &gt; </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2utility_8hh_source.html#l00099">99</a> of file <a class="el" href="riscv_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>.</p>

</div>
</div>
<a id="a3ebe3f5840c142c36d8c6c2754da2107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ebe3f5840c142c36d8c6c2754da2107">&#9670;&nbsp;</a></span>issignalingnan< float >()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="namespaceRiscvISA.html#ac2db5be53951ddbc71f02104e1773f13">RiscvISA::issignalingnan</a>&lt; float &gt; </td>
          <td>(</td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2utility_8hh_source.html#l00092">92</a> of file <a class="el" href="riscv_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>.</p>

</div>
</div>
<a id="a3532219168d743bf380a5a9cbb7b19db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3532219168d743bf380a5a9cbb7b19db">&#9670;&nbsp;</a></span>registerName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string RiscvISA::registerName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRegId.html">RegId</a>&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2utility_8hh_source.html#l00137">137</a> of file <a class="el" href="riscv_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="riscv_2registers_8hh_source.html#l00125">FloatRegNames</a>, <a class="el" href="reg__class_8hh_source.html#l00179">RegId::index()</a>, <a class="el" href="riscv_2registers_8hh_source.html#l00115">IntRegNames</a>, <a class="el" href="reg__class_8hh_source.html#l00149">RegId::isIntReg()</a>, <a class="el" href="riscv_2registers_8hh_source.html#l00090">NumFloatRegs</a>, and <a class="el" href="riscv_2registers_8hh_source.html#l00087">NumIntArchRegs</a>.</p>

<p class="reference">Referenced by <a class="el" href="compressed_8cc_source.html#l00044">RiscvISA::CompRegOp::generateDisassembly()</a>, <a class="el" href="standard_8cc_source.html#l00047">RiscvISA::RegOp::generateDisassembly()</a>, <a class="el" href="riscv_2insts_2mem_8cc_source.html#l00048">RiscvISA::Load::generateDisassembly()</a>, <a class="el" href="amo_8cc_source.html#l00063">RiscvISA::LoadReserved::generateDisassembly()</a>, <a class="el" href="riscv_2insts_2mem_8cc_source.html#l00057">RiscvISA::Store::generateDisassembly()</a>, <a class="el" href="amo_8cc_source.html#l00079">RiscvISA::LoadReservedMicro::generateDisassembly()</a>, <a class="el" href="amo_8cc_source.html#l00089">RiscvISA::StoreCond::generateDisassembly()</a>, <a class="el" href="amo_8cc_source.html#l00106">RiscvISA::StoreCondMicro::generateDisassembly()</a>, <a class="el" href="standard_8cc_source.html#l00057">RiscvISA::CSROp::generateDisassembly()</a>, <a class="el" href="amo_8cc_source.html#l00117">RiscvISA::AtomicMemOp::generateDisassembly()</a>, and <a class="el" href="amo_8cc_source.html#l00134">RiscvISA::AtomicMemOpMicro::generateDisassembly()</a>.</p>

</div>
</div>
<a id="a303559ec135ba0cd1bac6aeb981c966f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a303559ec135ba0cd1bac6aeb981c966f">&#9670;&nbsp;</a></span>skipFunction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RiscvISA::skipFunction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2utility_8hh_source.html#l00166">166</a> of file <a class="el" href="riscv_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

</div>
</div>
<a id="a853934f4035508c9158202c00697c9b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a853934f4035508c9158202c00697c9b4">&#9670;&nbsp;</a></span>startupCPU()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RiscvISA::startupCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>cpuId</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2utility_8hh_source.html#l00120">120</a> of file <a class="el" href="riscv_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="classThreadContext.html#a6a55099a666cbd6711cf317acc0e3e80">ThreadContext::activate()</a>.</p>

</div>
</div>
<a id="a3f01f2371ca895fd5eb246031998587a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f01f2371ca895fd5eb246031998587a">&#9670;&nbsp;</a></span>SubBitUnion() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::SubBitUnion </td>
          <td>(</td>
          <td class="paramtype">im&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">15&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">8&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11a6022fa309e6599434e961b54089c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11a6022fa309e6599434e961b54089c7">&#9670;&nbsp;</a></span>SubBitUnion() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::SubBitUnion </td>
          <td>(</td>
          <td class="paramtype">ip&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">15&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">8&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa312b658811b8d4a0055304a389f811c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa312b658811b8d4a0055304a389f811c">&#9670;&nbsp;</a></span>vtophys() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> RiscvISA::vtophys </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>vaddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2vtophys_8hh_source.html#l00049">49</a> of file <a class="el" href="riscv_2vtophys_8hh_source.html">vtophys.hh</a>.</p>

<p class="reference">References <a class="el" href="logging_8hh_source.html#l00175">fatal</a>, and <a class="el" href="riscv_2pra__constants_8hh_source.html#l00277">vaddr</a>.</p>

<p class="reference">Referenced by <a class="el" href="riscv_2vtophys_8hh_source.html#l00056">vtophys()</a>.</p>

</div>
</div>
<a id="a9dbf96607b99956506bbb73dd29a4818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dbf96607b99956506bbb73dd29a4818">&#9670;&nbsp;</a></span>vtophys() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> RiscvISA::vtophys </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>vaddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2vtophys_8hh_source.html#l00056">56</a> of file <a class="el" href="riscv_2vtophys_8hh_source.html">vtophys.hh</a>.</p>

<p class="reference">References <a class="el" href="logging_8hh_source.html#l00175">fatal</a>, and <a class="el" href="riscv_2vtophys_8hh_source.html#l00049">vtophys()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a2ed507ad9fd9c341fd8d1f1c5a62ab52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ed507ad9fd9c341fd8d1f1c5a62ab52">&#9670;&nbsp;</a></span>AMOTempReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int RiscvISA::AMOTempReg = 32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00109">109</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a9b2de7ec80df0ca6f32fc1d7b7fb31f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b2de7ec80df0ca6f32fc1d7b7fb31f8">&#9670;&nbsp;</a></span>ar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12, 10&gt; RiscvISA::ar</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00224">224</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a7e409ac5f530bf7779dfdbe34eaf625a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e409ac5f530bf7779dfdbe34eaf625a">&#9670;&nbsp;</a></span>ArgumentRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;int&gt; RiscvISA::ArgumentRegs = {10, 11, 12, 13, 14, 15, 16, 17}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00108">108</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="ad3d939f952c08b09aa262c37ffa6d6a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3d939f952c08b09aa262c37ffa6d6a5">&#9670;&nbsp;</a></span>aseDn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12, 8&gt; RiscvISA::aseDn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00082">82</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a76198a24daddf7aabbb072587fc8cd82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76198a24daddf7aabbb072587fc8cd82">&#9670;&nbsp;</a></span>aseUp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::aseUp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00078">78</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a8570d66036aeaa587f494f53cff203f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8570d66036aeaa587f494f53cff203f0">&#9670;&nbsp;</a></span>asid</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 23, 16 &gt; RiscvISA::asid</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00101">101</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a0048403987fbff477df66ea6c3d810ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0048403987fbff477df66ea6c3d810ae">&#9670;&nbsp;</a></span>at</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;14, 13&gt; RiscvISA::at</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00223">223</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="af42bb262de6d357cbc069d5c9c2b2020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af42bb262de6d357cbc069d5c9c2b2020">&#9670;&nbsp;</a></span>badVPN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;22, 4&gt; RiscvISA::badVPN2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00066">66</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a965de6e8eb1c5fc9110ed2ebc6c7f3e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a965de6e8eb1c5fc9110ed2ebc6c7f3e7">&#9670;&nbsp;</a></span>be</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15&gt; RiscvISA::be</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00222">222</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="aab77ea2e34ab3741023633248f372890"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab77ea2e34ab3741023633248f372890">&#9670;&nbsp;</a></span>bev</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;22&gt; RiscvISA::bev</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00116">116</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a6c932ac2f8a0d6a52bdb6abc72a2a883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c932ac2f8a0d6a52bdb6abc72a2a883">&#9670;&nbsp;</a></span>c</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5, 3&gt; RiscvISA::c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00058">58</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2riscv_2types_8hh_source.html#l00067">RiscvISA::PCState::compressed()</a>, and <a class="el" href="riscv_2interrupts_8hh_source.html#l00096">RiscvISA::Interrupts::getInterrupt()</a>.</p>

</div>
</div>
<a id="a9ff36ad6756998b0d047c9abfc9a255d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ff36ad6756998b0d047c9abfc9a255d">&#9670;&nbsp;</a></span>c2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6&gt; RiscvISA::c2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00240">240</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a245a870d275394deaebb7030608b2fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a245a870d275394deaebb7030608b2fd9">&#9670;&nbsp;</a></span>ca</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; RiscvISA::ca</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00244">244</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="afffccc54f9b9f5cc58b713c09de187d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afffccc54f9b9f5cc58b713c09de187d4">&#9670;&nbsp;</a></span>ce</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;29, 28&gt; RiscvISA::ce</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00179">179</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a3716f37698ab45df14e7aa0c11dcf486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3716f37698ab45df14e7aa0c11dcf486">&#9670;&nbsp;</a></span>coId</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 16&gt; RiscvISA::coId</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00204">204</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="aa8e8c03e6ef1bdfeb25c76545e3e4ae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8e8c03e6ef1bdfeb25c76545e3e4ae5">&#9670;&nbsp;</a></span>coOp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::coOp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00203">203</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a4189276fbb9e7eca69f676ce9fc998ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4189276fbb9e7eca69f676ce9fc998ae">&#9670;&nbsp;</a></span>cpuNum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9, 9&gt; RiscvISA::cpuNum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00214">214</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a594e6dc4a72b623a23aca377ca8f876f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a594e6dc4a72b623a23aca377ca8f876f">&#9670;&nbsp;</a></span>CSRData</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const std::map&lt;int, <a class="el" href="structRiscvISA_1_1CSRMetadata.html">CSRMetadata</a>&gt; RiscvISA::CSRData</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00438">438</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="standard_8cc_source.html#l00057">RiscvISA::CSROp::generateDisassembly()</a>, and <a class="el" href="riscv_2isa_8cc_source.html#l00187">RiscvISA::ISA::setMiscReg()</a>.</p>

</div>
</div>
<a id="adb991032724e15f45623acc4b744044e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb991032724e15f45623acc4b744044e">&#9670;&nbsp;</a></span>CSRMasks</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const std::map&lt;int, <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&gt; RiscvISA::CSRMasks</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    {<a class="code" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580adae671723420548db7eb83c6f1b6177f">CSR_USTATUS</a>, <a class="code" href="namespaceRiscvISA.html#aa966757e6bbca8553f6bd22cee30a5e7">USTATUS_MASK</a>},</div><div class="line">    {<a class="code" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ab1b782bb99a82a8490ca32791a523acd">CSR_UIE</a>, <a class="code" href="namespaceRiscvISA.html#a72644ea25bbf4f980b43645b3611bfd3">UI_MASK</a>},</div><div class="line">    {<a class="code" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ad1b8df111eb6c8e8a7eb71ae35d50551">CSR_UIP</a>, UI_MASK},</div><div class="line">    {<a class="code" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a8200a18b1a013b4462b7a95359b4f488">CSR_FFLAGS</a>, <a class="code" href="namespaceRiscvISA.html#a0f12dd8c8dfc586f039210dda61e1f7f">FFLAGS_MASK</a>},</div><div class="line">    {<a class="code" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580aacc7daecd98e6a45304a2ccb3f0f8bb8">CSR_FRM</a>, <a class="code" href="namespaceRiscvISA.html#acfe04579720c902653fa1aa52c229535">FRM_MASK</a>},</div><div class="line">    {<a class="code" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ac852f14623a93259f57bc6ef409a37b0">CSR_FCSR</a>, FFLAGS_MASK | (FRM_MASK &lt;&lt; <a class="code" href="namespaceRiscvISA.html#aaa585c7293836506cae099aad57c90a2">FRM_OFFSET</a>)},</div><div class="line">    {<a class="code" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a09a923528bd4db6ef90f31fe0dfc6886">CSR_SSTATUS</a>, <a class="code" href="namespaceRiscvISA.html#a674a0d7294a1af173005ce0c50e91cfe">SSTATUS_MASK</a>},</div><div class="line">    {<a class="code" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a89fc157438ef6605026ed60ab038bce9">CSR_SIE</a>, <a class="code" href="namespaceRiscvISA.html#a2beeee6184c08f9558e0f2ec27eece5b">SI_MASK</a>},</div><div class="line">    {<a class="code" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ad48feb071f62580eab6dc7278868c462">CSR_SIP</a>, SI_MASK},</div><div class="line">    {<a class="code" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ad0966608b84004735b46e8a5d177b140">CSR_MSTATUS</a>, <a class="code" href="namespaceRiscvISA.html#a17f46c73cc9e2aefc804685b94d9871d">MSTATUS_MASK</a>},</div><div class="line">    {<a class="code" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a417fb37163dd4f4508ad81f04ef0b889">CSR_MISA</a>, <a class="code" href="namespaceRiscvISA.html#adea6b18eb5ae15a4114fc682f40c5725">MISA_MASK</a>},</div><div class="line">    {<a class="code" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a421743ec48641faf9c08b3e3237b2202">CSR_MIE</a>, <a class="code" href="namespaceRiscvISA.html#a0c7cf72a5ab6dbba27fe2865231f624e">MI_MASK</a>},</div><div class="line">    {<a class="code" href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a5ec6036ef1efd083d44cf2d88af4e3b3">CSR_MIP</a>, MI_MASK}</div><div class="line">}</div><div class="ttc" id="namespaceRiscvISA_html_aa966757e6bbca8553f6bd22cee30a5e7"><div class="ttname"><a href="namespaceRiscvISA.html#aa966757e6bbca8553f6bd22cee30a5e7">RiscvISA::USTATUS_MASK</a></div><div class="ttdeci">const RegVal USTATUS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00694">registers.hh:694</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a2beeee6184c08f9558e0f2ec27eece5b"><div class="ttname"><a href="namespaceRiscvISA.html#a2beeee6184c08f9558e0f2ec27eece5b">RiscvISA::SI_MASK</a></div><div class="ttdeci">const RegVal SI_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00711">registers.hh:711</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a7497ec204b0ab9a8668d39828310c580aacc7daecd98e6a45304a2ccb3f0f8bb8"><div class="ttname"><a href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580aacc7daecd98e6a45304a2ccb3f0f8bb8">RiscvISA::CSR_FRM</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00276">registers.hh:276</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a72644ea25bbf4f980b43645b3611bfd3"><div class="ttname"><a href="namespaceRiscvISA.html#a72644ea25bbf4f980b43645b3611bfd3">RiscvISA::UI_MASK</a></div><div class="ttdeci">const RegVal UI_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00714">registers.hh:714</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a674a0d7294a1af173005ce0c50e91cfe"><div class="ttname"><a href="namespaceRiscvISA.html#a674a0d7294a1af173005ce0c50e91cfe">RiscvISA::SSTATUS_MASK</a></div><div class="ttdeci">const RegVal SSTATUS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00688">registers.hh:688</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a7497ec204b0ab9a8668d39828310c580ac852f14623a93259f57bc6ef409a37b0"><div class="ttname"><a href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ac852f14623a93259f57bc6ef409a37b0">RiscvISA::CSR_FCSR</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00277">registers.hh:277</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_aaa585c7293836506cae099aad57c90a2"><div class="ttname"><a href="namespaceRiscvISA.html#aaa585c7293836506cae099aad57c90a2">RiscvISA::FRM_OFFSET</a></div><div class="ttdeci">const off_t FRM_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00653">registers.hh:653</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a0f12dd8c8dfc586f039210dda61e1f7f"><div class="ttname"><a href="namespaceRiscvISA.html#a0f12dd8c8dfc586f039210dda61e1f7f">RiscvISA::FFLAGS_MASK</a></div><div class="ttdeci">const RegVal FFLAGS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00715">registers.hh:715</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a7497ec204b0ab9a8668d39828310c580a8200a18b1a013b4462b7a95359b4f488"><div class="ttname"><a href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a8200a18b1a013b4462b7a95359b4f488">RiscvISA::CSR_FFLAGS</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00275">registers.hh:275</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_adea6b18eb5ae15a4114fc682f40c5725"><div class="ttname"><a href="namespaceRiscvISA.html#adea6b18eb5ae15a4114fc682f40c5725">RiscvISA::MISA_MASK</a></div><div class="ttdeci">const RegVal MISA_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00657">registers.hh:657</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a7497ec204b0ab9a8668d39828310c580a89fc157438ef6605026ed60ab038bce9"><div class="ttname"><a href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a89fc157438ef6605026ed60ab038bce9">RiscvISA::CSR_SIE</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00315">registers.hh:315</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_acfe04579720c902653fa1aa52c229535"><div class="ttname"><a href="namespaceRiscvISA.html#acfe04579720c902653fa1aa52c229535">RiscvISA::FRM_MASK</a></div><div class="ttdeci">const RegVal FRM_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00716">registers.hh:716</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a7497ec204b0ab9a8668d39828310c580ad48feb071f62580eab6dc7278868c462"><div class="ttname"><a href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ad48feb071f62580eab6dc7278868c462">RiscvISA::CSR_SIP</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00322">registers.hh:322</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a7497ec204b0ab9a8668d39828310c580a421743ec48641faf9c08b3e3237b2202"><div class="ttname"><a href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a421743ec48641faf9c08b3e3237b2202">RiscvISA::CSR_MIE</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00333">registers.hh:333</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a17f46c73cc9e2aefc804685b94d9871d"><div class="ttname"><a href="namespaceRiscvISA.html#a17f46c73cc9e2aefc804685b94d9871d">RiscvISA::MSTATUS_MASK</a></div><div class="ttdeci">const RegVal MSTATUS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00678">registers.hh:678</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a7497ec204b0ab9a8668d39828310c580ad1b8df111eb6c8e8a7eb71ae35d50551"><div class="ttname"><a href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ad1b8df111eb6c8e8a7eb71ae35d50551">RiscvISA::CSR_UIP</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00274">registers.hh:274</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a0c7cf72a5ab6dbba27fe2865231f624e"><div class="ttname"><a href="namespaceRiscvISA.html#a0c7cf72a5ab6dbba27fe2865231f624e">RiscvISA::MI_MASK</a></div><div class="ttdeci">const RegVal MI_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00708">registers.hh:708</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a7497ec204b0ab9a8668d39828310c580ad0966608b84004735b46e8a5d177b140"><div class="ttname"><a href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ad0966608b84004735b46e8a5d177b140">RiscvISA::CSR_MSTATUS</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00329">registers.hh:329</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a7497ec204b0ab9a8668d39828310c580a09a923528bd4db6ef90f31fe0dfc6886"><div class="ttname"><a href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a09a923528bd4db6ef90f31fe0dfc6886">RiscvISA::CSR_SSTATUS</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00312">registers.hh:312</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a7497ec204b0ab9a8668d39828310c580a5ec6036ef1efd083d44cf2d88af4e3b3"><div class="ttname"><a href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a5ec6036ef1efd083d44cf2d88af4e3b3">RiscvISA::CSR_MIP</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00340">registers.hh:340</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a7497ec204b0ab9a8668d39828310c580ab1b782bb99a82a8490ca32791a523acd"><div class="ttname"><a href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580ab1b782bb99a82a8490ca32791a523acd">RiscvISA::CSR_UIE</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00268">registers.hh:268</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a7497ec204b0ab9a8668d39828310c580a417fb37163dd4f4508ad81f04ef0b889"><div class="ttname"><a href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580a417fb37163dd4f4508ad81f04ef0b889">RiscvISA::CSR_MISA</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00330">registers.hh:330</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a7497ec204b0ab9a8668d39828310c580adae671723420548db7eb83c6f1b6177f"><div class="ttname"><a href="namespaceRiscvISA.html#a7497ec204b0ab9a8668d39828310c580adae671723420548db7eb83c6f1b6177f">RiscvISA::CSR_USTATUS</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00267">registers.hh:267</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00718">718</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a9d9a7c54a94bbaae549d00556d2c9056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d9a7c54a94bbaae549d00556d2c9056">&#9670;&nbsp;</a></span>css</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3, 0&gt; RiscvISA::css</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00162">162</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ad6a065e933202cd5f21817bf43a15357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6a065e933202cd5f21817bf43a15357">&#9670;&nbsp;</a></span>cu0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;28&gt; RiscvISA::cu0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00109">109</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ac84683c92c38c4dd4de26035c9abe3ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac84683c92c38c4dd4de26035c9abe3ef">&#9670;&nbsp;</a></span>cu1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;29&gt; RiscvISA::cu1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00108">108</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="acecf7775e3f1995038869f4246835e7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acecf7775e3f1995038869f4246835e7f">&#9670;&nbsp;</a></span>cu2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;30&gt; RiscvISA::cu2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00107">107</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a430d8f63d7e19a90c9807a7fcfedc967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a430d8f63d7e19a90c9807a7fcfedc967">&#9670;&nbsp;</a></span>cu3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31&gt; RiscvISA::cu3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00105">105</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ab2b48fafee6d74e17bb3a46906ffa61b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2b48fafee6d74e17bb3a46906ffa61b">&#9670;&nbsp;</a></span>CurThreadInfoImplemented</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool RiscvISA::CurThreadInfoImplemented = false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2isa__traits_8hh_source.html#l00064">64</a> of file <a class="el" href="riscv_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a id="aa56654eeb15fba81239098d28c7fcd8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa56654eeb15fba81239098d28c7fcd8a">&#9670;&nbsp;</a></span>CurThreadInfoReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int RiscvISA::CurThreadInfoReg = -1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2isa__traits_8hh_source.html#l00065">65</a> of file <a class="el" href="riscv_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a id="ab9491b03f5530dfef910777ec7958cf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9491b03f5530dfef910777ec7958cf2">&#9670;&nbsp;</a></span>d</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; RiscvISA::d</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00059">59</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="af80f493d4396d2207ef0952b7c8e4162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af80f493d4396d2207ef0952b7c8e4162">&#9670;&nbsp;</a></span>da</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9, 7&gt; RiscvISA::da</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00239">239</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a295f3362acdd82c3b8d65c2825d23cc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a295f3362acdd82c3b8d65c2825d23cc3">&#9670;&nbsp;</a></span>dc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27&gt; RiscvISA::dc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00180">180</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ae58149d931ac3a0239478e993920224a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae58149d931ac3a0239478e993920224a">&#9670;&nbsp;</a></span>dl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12, 10&gt; RiscvISA::dl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00238">238</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="abd39441182c1beeadf0016221341f423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd39441182c1beeadf0016221341f423">&#9670;&nbsp;</a></span>ds</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 13&gt; RiscvISA::ds</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00237">237</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a0cc93ed1979f6a3ca316af9dd68ab891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cc93ed1979f6a3ca316af9dd68ab891">&#9670;&nbsp;</a></span>dspp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;10&gt; RiscvISA::dspp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00264">264</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a85c61d01ec7eb6c0333a4ad9d421242e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85c61d01ec7eb6c0333a4ad9d421242e">&#9670;&nbsp;</a></span>eb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;25&gt; RiscvISA::eb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00314">314</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a6e69ea827d7ea5a59b94552253dc78c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e69ea827d7ea5a59b94552253dc78c1">&#9670;&nbsp;</a></span>ec</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;30&gt; RiscvISA::ec</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00309">309</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a29dc059599487f82ed47de303edbe80b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29dc059599487f82ed47de303edbe80b">&#9670;&nbsp;</a></span>ed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;29&gt; RiscvISA::ed</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00310">310</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a241f9391c99249233ee989a6968b24cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a241f9391c99249233ee989a6968b24cb">&#9670;&nbsp;</a></span>ee</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;26&gt; RiscvISA::ee</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00313">313</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a0e25e3006d04c91f5d1d82e46a37457d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e25e3006d04c91f5d1d82e46a37457d">&#9670;&nbsp;</a></span>eicss</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21, 18&gt; RiscvISA::eicss</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00156">156</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="abf2d082ad2fb98db722d4404a5332ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf2d082ad2fb98db722d4404a5332ec5">&#9670;&nbsp;</a></span>elpa</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;29&gt; RiscvISA::elpa</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00079">79</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a5ac6562df919175f5be35982ccdad7f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ac6562df919175f5be35982ccdad7f1">&#9670;&nbsp;</a></span>ep</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; RiscvISA::ep</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00245">245</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a087eb9d328fd17dd38d88f9979976a37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a087eb9d328fd17dd38d88f9979976a37">&#9670;&nbsp;</a></span>erl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; RiscvISA::erl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00139">139</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="af3ef7f43590c4dee6dad4825a89acbd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3ef7f43590c4dee6dad4825a89acbd5">&#9670;&nbsp;</a></span>es</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27&gt; RiscvISA::es</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00312">312</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a4e1f0f26cd79357f729b603a41c32b0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e1f0f26cd79357f729b603a41c32b0c">&#9670;&nbsp;</a></span>esp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;28&gt; RiscvISA::esp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00080">80</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="aaad15e7c94f1c7d4a5abb5c99be5809d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaad15e7c94f1c7d4a5abb5c99be5809d">&#9670;&nbsp;</a></span>ess</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 12&gt; RiscvISA::ess</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00158">158</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a07b8b00be09cda3dd98b563e2dec254c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07b8b00be09cda3dd98b563e2dec254c">&#9670;&nbsp;</a></span>et</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;28&gt; RiscvISA::et</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00311">311</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a84bff861d06b9a54638c991c5dfdc9ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84bff861d06b9a54638c991c5dfdc9ec">&#9670;&nbsp;</a></span>event</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;10, 5&gt; RiscvISA::event</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00299">299</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="affdb946a0a2536cc86ae8c3b08aa15d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affdb946a0a2536cc86ae8c3b08aa15d5">&#9670;&nbsp;</a></span>excCode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6, 2&gt; RiscvISA::excCode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00198">198</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="af00bbd8ddaf5301da166d2c977da7960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af00bbd8ddaf5301da166d2c977da7960">&#9670;&nbsp;</a></span>exceptionBase</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::exceptionBase</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00212">212</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="aa84e1c4a9a8912b6195f03bf119a8e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa84e1c4a9a8912b6195f03bf119a8e77">&#9670;&nbsp;</a></span>exl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 0 &gt; RiscvISA::exl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00140">140</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a0f12dd8c8dfc586f039210dda61e1f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f12dd8c8dfc586f039210dda61e1f7f">&#9670;&nbsp;</a></span>FFLAGS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::FFLAGS_MASK = (1 &lt;&lt; <a class="el" href="namespaceRiscvISA.html#aaa585c7293836506cae099aad57c90a2">FRM_OFFSET</a>) - 1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00715">715</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="ae2c41b078e50a05dfa4287d82d31b846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2c41b078e50a05dfa4287d82d31b846">&#9670;&nbsp;</a></span>fill</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 61, 40 &gt; RiscvISA::fill</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00056">56</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a5ce9d96794d5682bb5679bd683e4ceff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ce9d96794d5682bb5679bd683e4ceff">&#9670;&nbsp;</a></span>FloatRegNames</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;std::string&gt; RiscvISA::FloatRegNames</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    <span class="stringliteral">&quot;ft0&quot;</span>, <span class="stringliteral">&quot;ft1&quot;</span>, <span class="stringliteral">&quot;ft2&quot;</span>, <span class="stringliteral">&quot;ft3&quot;</span>,</div><div class="line">    <span class="stringliteral">&quot;ft4&quot;</span>, <span class="stringliteral">&quot;ft5&quot;</span>, <span class="stringliteral">&quot;ft6&quot;</span>, <span class="stringliteral">&quot;ft7&quot;</span>,</div><div class="line">    <span class="stringliteral">&quot;fs0&quot;</span>, <span class="stringliteral">&quot;fs1&quot;</span>, <span class="stringliteral">&quot;fa0&quot;</span>, <span class="stringliteral">&quot;fa1&quot;</span>,</div><div class="line">    <span class="stringliteral">&quot;fa2&quot;</span>, <span class="stringliteral">&quot;fa3&quot;</span>, <span class="stringliteral">&quot;fa4&quot;</span>, <span class="stringliteral">&quot;fa5&quot;</span>,</div><div class="line">    <span class="stringliteral">&quot;fa6&quot;</span>, <span class="stringliteral">&quot;fa7&quot;</span>, <span class="stringliteral">&quot;fs2&quot;</span>, <span class="stringliteral">&quot;fs3&quot;</span>,</div><div class="line">    <span class="stringliteral">&quot;fs4&quot;</span>, <span class="stringliteral">&quot;fs5&quot;</span>, <span class="stringliteral">&quot;fs6&quot;</span>, <span class="stringliteral">&quot;fs7&quot;</span>,</div><div class="line">    <span class="stringliteral">&quot;fs8&quot;</span>, <span class="stringliteral">&quot;fs9&quot;</span>, <span class="stringliteral">&quot;fs10&quot;</span>, <span class="stringliteral">&quot;fs11&quot;</span>,</div><div class="line">    <span class="stringliteral">&quot;ft8&quot;</span>, <span class="stringliteral">&quot;ft9&quot;</span>, <span class="stringliteral">&quot;ft10&quot;</span>, <span class="stringliteral">&quot;ft11&quot;</span></div><div class="line">}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00125">125</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="riscv_2utility_8hh_source.html#l00137">registerName()</a>.</p>

</div>
</div>
<a id="a7e7991fe048a06e2afea62fef1c0dc7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e7991fe048a06e2afea62fef1c0dc7d">&#9670;&nbsp;</a></span>fp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;0&gt; RiscvISA::fp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00246">246</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a1af402b57324a475a93421ec73965a05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1af402b57324a475a93421ec73965a05">&#9670;&nbsp;</a></span>fr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;26&gt; RiscvISA::fr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00112">112</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a58d6987b74350171e1f74b8150f35514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58d6987b74350171e1f74b8150f35514">&#9670;&nbsp;</a></span>FramePointerReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int RiscvISA::FramePointerReg = 8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00105">105</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="acfe04579720c902653fa1aa52c229535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfe04579720c902653fa1aa52c229535">&#9670;&nbsp;</a></span>FRM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::FRM_MASK = 0x7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00716">716</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="aaa585c7293836506cae099aad57c90a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa585c7293836506cae099aad57c90a2">&#9670;&nbsp;</a></span>FRM_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const off_t RiscvISA::FRM_OFFSET = 5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00653">653</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a8df0eeb8633ef4628f83d07d67e8c603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8df0eeb8633ef4628f83d07d67e8c603">&#9670;&nbsp;</a></span>fs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;14, 13&gt; RiscvISA::fs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00620">620</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a5ded1ce41d2049b1f48a6c88b251d2bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ded1ce41d2049b1f48a6c88b251d2bd">&#9670;&nbsp;</a></span>FS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const off_t RiscvISA::FS_OFFSET = 13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00652">652</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="riscv_2isa_8cc_source.html#l00061">RiscvISA::ISA::clear()</a>.</p>

</div>
</div>
<a id="a3340d8e73edab7906e2ced636332ac16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3340d8e73edab7906e2ced636332ac16">&#9670;&nbsp;</a></span>g</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 30 &gt; RiscvISA::g</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00061">61</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="adb9d3666e0a628738d1e1423dd3abca4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb9d3666e0a628738d1e1423dd3abca4">&#9670;&nbsp;</a></span>GlobalPointerReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int RiscvISA::GlobalPointerReg = 3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00103">103</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="abb22927e3ce3e62c351fc0268e291f32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb22927e3ce3e62c351fc0268e291f32">&#9670;&nbsp;</a></span>GuestByteOrder</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142b">ByteOrder</a> RiscvISA::GuestByteOrder = <a class="el" href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142ba27cb938a9a54fedfe5c69b927994bbef">LittleEndianByteOrder</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2isa__traits_8hh_source.html#l00056">56</a> of file <a class="el" href="riscv_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a id="a8026b29de449b0f9b03143761505d55f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8026b29de449b0f9b03143761505d55f">&#9670;&nbsp;</a></span>HasUnalignedMemAcc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool RiscvISA::HasUnalignedMemAcc = true</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2isa__traits_8hh_source.html#l00062">62</a> of file <a class="el" href="riscv_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a id="a93e16753ef4098f14b1859b99f0874d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93e16753ef4098f14b1859b99f0874d3">&#9670;&nbsp;</a></span>hss</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::hss</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00154">154</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a27a1be6737c34c800fd7ea4ca2a189d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27a1be6737c34c800fd7ea4ca2a189d6">&#9670;&nbsp;</a></span>i</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 2 &gt; RiscvISA::i</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00278">278</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="riscv_2utility_8hh_source.html#l00126">copyRegs()</a>, <a class="el" href="arch_2riscv_2remote__gdb_8cc_source.html#l00164">RiscvISA::RemoteGDB::RiscvGdbRegCache::getRegs()</a>, <a class="el" href="riscv_2tlb_8cc_source.html#l00160">RiscvISA::TLB::insertAt()</a>, <a class="el" href="riscv_2tlb_8cc_source.html#l00081">RiscvISA::TLB::lookup()</a>, <a class="el" href="riscv_2tlb_8cc_source.html#l00119">RiscvISA::TLB::probeEntry()</a>, <a class="el" href="riscv_2tlb_8cc_source.html#l00203">RiscvISA::TLB::serialize()</a>, <a class="el" href="arch_2riscv_2remote__gdb_8cc_source.html#l00173">RiscvISA::RemoteGDB::RiscvGdbRegCache::setRegs()</a>, and <a class="el" href="riscv_2tlb_8cc_source.html#l00215">RiscvISA::TLB::unserialize()</a>.</p>

</div>
</div>
<a id="a99d3af09d84c8275e146bfe6793c181f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99d3af09d84c8275e146bfe6793c181f">&#9670;&nbsp;</a></span>ia</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;18, 16&gt; RiscvISA::ia</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00236">236</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a860075c626b110f6170786b089a73e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a860075c626b110f6170786b089a73e85">&#9670;&nbsp;</a></span>ie</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 4 &gt; RiscvISA::ie</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00141">141</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a4769a60fde9bcdea7ac3438da9407f48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4769a60fde9bcdea7ac3438da9407f48">&#9670;&nbsp;</a></span>il</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21, 19&gt; RiscvISA::il</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00235">235</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a6a41b4efc7ff582d41e2d9c755fe2b7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a41b4efc7ff582d41e2d9c755fe2b7b">&#9670;&nbsp;</a></span>im0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; RiscvISA::im0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00131">131</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a3aca9a7608168e128add832dbaada39a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aca9a7608168e128add832dbaada39a">&#9670;&nbsp;</a></span>im1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; RiscvISA::im1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00130">130</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ae1b2c6c52e8c59956b1da4d5d42301ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1b2c6c52e8c59956b1da4d5d42301ac">&#9670;&nbsp;</a></span>im2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;10&gt; RiscvISA::im2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00129">129</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="af9ee116b6bd92008b02eff135952911d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9ee116b6bd92008b02eff135952911d">&#9670;&nbsp;</a></span>im3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11&gt; RiscvISA::im3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00128">128</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a10cca4b4393252303ff48c3ea11dd1ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10cca4b4393252303ff48c3ea11dd1ff">&#9670;&nbsp;</a></span>im4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12&gt; RiscvISA::im4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00127">127</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="afab71f834b4e5a78f0dfda60fc4651a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afab71f834b4e5a78f0dfda60fc4651a0">&#9670;&nbsp;</a></span>im5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;13&gt; RiscvISA::im5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00126">126</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a5e62e1482f61afa1d2f6db5e5629ea4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e62e1482f61afa1d2f6db5e5629ea4d">&#9670;&nbsp;</a></span>im6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;14&gt; RiscvISA::im6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00125">125</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a5282ad869086ccac71667e5537ec4480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5282ad869086ccac71667e5537ec4480">&#9670;&nbsp;</a></span>impl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 4, 3 &gt; RiscvISA::impl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00092">92</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a502734e7eb954ff40119a684777c681c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a502734e7eb954ff40119a684777c681c">&#9670;&nbsp;</a></span>index</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 22, 0 &gt; RiscvISA::index</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00046">46</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a5d092fb740cf1087598a30e5a3087159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d092fb740cf1087598a30e5a3087159">&#9670;&nbsp;</a></span>IntRegNames</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;std::string&gt; RiscvISA::IntRegNames</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    <span class="stringliteral">&quot;zero&quot;</span>, <span class="stringliteral">&quot;ra&quot;</span>, <span class="stringliteral">&quot;sp&quot;</span>, <span class="stringliteral">&quot;gp&quot;</span>,</div><div class="line">    <span class="stringliteral">&quot;tp&quot;</span>, <span class="stringliteral">&quot;t0&quot;</span>, <span class="stringliteral">&quot;t1&quot;</span>, <span class="stringliteral">&quot;t2&quot;</span>,</div><div class="line">    <span class="stringliteral">&quot;s0&quot;</span>, <span class="stringliteral">&quot;s1&quot;</span>, <span class="stringliteral">&quot;a0&quot;</span>, <span class="stringliteral">&quot;a1&quot;</span>,</div><div class="line">    <span class="stringliteral">&quot;a2&quot;</span>, <span class="stringliteral">&quot;a3&quot;</span>, <span class="stringliteral">&quot;a4&quot;</span>, <span class="stringliteral">&quot;a5&quot;</span>,</div><div class="line">    <span class="stringliteral">&quot;a6&quot;</span>, <span class="stringliteral">&quot;a7&quot;</span>, <span class="stringliteral">&quot;s2&quot;</span>, <span class="stringliteral">&quot;s3&quot;</span>,</div><div class="line">    <span class="stringliteral">&quot;s4&quot;</span>, <span class="stringliteral">&quot;s5&quot;</span>, <span class="stringliteral">&quot;s6&quot;</span>, <span class="stringliteral">&quot;s7&quot;</span>,</div><div class="line">    <span class="stringliteral">&quot;s8&quot;</span>, <span class="stringliteral">&quot;s9&quot;</span>, <span class="stringliteral">&quot;s10&quot;</span>, <span class="stringliteral">&quot;s11&quot;</span>,</div><div class="line">    <span class="stringliteral">&quot;t3&quot;</span>, <span class="stringliteral">&quot;t4&quot;</span>, <span class="stringliteral">&quot;t5&quot;</span>, <span class="stringliteral">&quot;t6&quot;</span></div><div class="line">}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00115">115</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="riscv_2utility_8hh_source.html#l00137">registerName()</a>.</p>

</div>
</div>
<a id="a9de78c9a39bc08745a9c9f73705c76cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9de78c9a39bc08745a9c9f73705c76cc">&#9670;&nbsp;</a></span>ip0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; RiscvISA::ip0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00195">195</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ae83fdc24d432d7b8c6dfe4b2b15989fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae83fdc24d432d7b8c6dfe4b2b15989fd">&#9670;&nbsp;</a></span>ip1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; RiscvISA::ip1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00194">194</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ab90fd41b000c34d2bdb7d5b313d563f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab90fd41b000c34d2bdb7d5b313d563f3">&#9670;&nbsp;</a></span>ip2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;10&gt; RiscvISA::ip2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00193">193</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a2e392376164e87a97340abc8719345af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e392376164e87a97340abc8719345af">&#9670;&nbsp;</a></span>ip3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11&gt; RiscvISA::ip3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00192">192</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a18359ec12201d0268902e13a819a31fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18359ec12201d0268902e13a819a31fd">&#9670;&nbsp;</a></span>ip4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12&gt; RiscvISA::ip4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00191">191</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a418f6a9d24347501d1420480ec490d21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a418f6a9d24347501d1420480ec490d21">&#9670;&nbsp;</a></span>ip5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;13&gt; RiscvISA::ip5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00190">190</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ad9323b9e75c163fe07e4d86cf2b9e024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9323b9e75c163fe07e4d86cf2b9e024">&#9670;&nbsp;</a></span>ip6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;14&gt; RiscvISA::ip6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00189">189</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ad7e793a286c391fb3c52df6bbdf50828"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7e793a286c391fb3c52df6bbdf50828">&#9670;&nbsp;</a></span>ipl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 10&gt; RiscvISA::ipl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00122">122</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ad78c878b707f267cf1880d09c81c4f3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78c878b707f267cf1880d09c81c4f3e">&#9670;&nbsp;</a></span>ippci</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;28, 26&gt; RiscvISA::ippci</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00146">146</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a357f84c591a31335659761bee003a52b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a357f84c591a31335659761bee003a52b">&#9670;&nbsp;</a></span>ipti</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::ipti</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00145">145</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a5917c79c817f67c071615c7d41c4b691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5917c79c817f67c071615c7d41c4b691">&#9670;&nbsp;</a></span>is</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24, 22&gt; RiscvISA::is</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00234">234</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a982f11d28387b74fb66b33e489ff2651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a982f11d28387b74fb66b33e489ff2651">&#9670;&nbsp;</a></span>ISA_EXT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::ISA_EXT_MASK = <a class="el" href="namespaceRiscvISA.html#a07ec933991e7ae857acaf2d366069536">mask</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00656">656</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="ae0d71b872c917c5e73633afc6648e8bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0d71b872c917c5e73633afc6648e8bd">&#9670;&nbsp;</a></span>ISA_MXL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::ISA_MXL_MASK = 3ULL &lt;&lt; MXL_OFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00655">655</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="af2d6e5f074d6e5092f2381dcd3d49a60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2d6e5f074d6e5092f2381dcd3d49a60">&#9670;&nbsp;</a></span>iv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23&gt; RiscvISA::iv</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00183">183</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="af3d2ebaf4799cee89ff2312de6631943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3d2ebaf4799cee89ff2312de6631943">&#9670;&nbsp;</a></span>k</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; RiscvISA::k</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00303">303</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a67c9c0a87974f0a759aaf37fcd2d982d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67c9c0a87974f0a759aaf37fcd2d982d">&#9670;&nbsp;</a></span>k0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2, 0&gt; RiscvISA::k0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00228">228</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="aa4f7d5c5359b6ea5417999cdaddb353d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4f7d5c5359b6ea5417999cdaddb353d">&#9670;&nbsp;</a></span>k23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;30, 28&gt; RiscvISA::k23</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00219">219</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="abbc2755fbe661759e53e96988ec230a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbc2755fbe661759e53e96988ec230a4">&#9670;&nbsp;</a></span>ksu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4, 3&gt; RiscvISA::ksu</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00136">136</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a75790b44088aec0aab7270b829cf0ad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75790b44088aec0aab7270b829cf0ad7">&#9670;&nbsp;</a></span>ku</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27, 25&gt; RiscvISA::ku</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00220">220</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="afd5bcfc031af0d2d8379dd61857d4834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd5bcfc031af0d2d8379dd61857d4834">&#9670;&nbsp;</a></span>l</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; RiscvISA::l</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00322">322</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a4aecf427c57dfe24f549d92fa93755fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aecf427c57dfe24f549d92fa93755fd">&#9670;&nbsp;</a></span>locked_addrs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::unordered_map&lt; int, std::stack&lt; <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> &gt; &gt; RiscvISA::locked_addrs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="locked__mem_8cc_source.html#l00009">9</a> of file <a class="el" href="locked__mem_8cc_source.html">locked_mem.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="physical_8cc_source.html#l00296">PhysicalMemory::serialize()</a>.</p>

</div>
</div>
<a id="af0e0fca9eab0ad07304f1db6846ecb23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0e0fca9eab0ad07304f1db6846ecb23">&#9670;&nbsp;</a></span>LowerBitMask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceRiscvISA.html#a1caf064f0a17d7fac1a82085c6782a0f">MachInst</a> RiscvISA::LowerBitMask = (1 &lt;&lt; sizeof(<a class="el" href="namespaceRiscvISA.html#a1caf064f0a17d7fac1a82085c6782a0f">MachInst</a>) * 4) - 1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2decoder_8cc_source.html#l00040">40</a> of file <a class="el" href="riscv_2decoder_8cc_source.html">decoder.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="riscv_2decoder_8cc_source.html#l00053">RiscvISA::Decoder::moreBytes()</a>.</p>

</div>
</div>
<a id="a47557c6c310a977b4ec8460b6a5fb4af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47557c6c310a977b4ec8460b6a5fb4af">&#9670;&nbsp;</a></span>lpa</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; RiscvISA::lpa</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00266">266</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a07ec933991e7ae857acaf2d366069536"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07ec933991e7ae857acaf2d366069536">&#9670;&nbsp;</a></span>mask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 11, 3 &gt; RiscvISA::mask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00072">72</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="riscv_2interrupts_8hh_source.html#l00096">RiscvISA::Interrupts::getInterrupt()</a>, and <a class="el" href="riscv_2interrupts_8hh_source.html#l00076">RiscvISA::Interrupts::globalMask()</a>.</p>

</div>
</div>
<a id="aeb77f281bf3f50dee8711e2696c38098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb77f281bf3f50dee8711e2696c38098">&#9670;&nbsp;</a></span>maskx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12, 11&gt; RiscvISA::maskx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00073">73</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ae9d6df864a1d85573498334b9e861ff2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9d6df864a1d85573498334b9e861ff2">&#9670;&nbsp;</a></span>MaxMiscDestRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int RiscvISA::MaxMiscDestRegs = 1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00070">70</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="ad74300ba9bdd20e6ddc20efb9273bf73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad74300ba9bdd20e6ddc20efb9273bf73">&#9670;&nbsp;</a></span>md</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; RiscvISA::md</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00241">241</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ab48fe70acba81720d91e4ec68baa52b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab48fe70acba81720d91e4ec68baa52b7">&#9670;&nbsp;</a></span>MEI_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::MEI_MASK = 1ULL &lt;&lt; 11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00699">699</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a0c7cf72a5ab6dbba27fe2865231f624e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c7cf72a5ab6dbba27fe2865231f624e">&#9670;&nbsp;</a></span>MI_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::MI_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= <a class="code" href="namespaceRiscvISA.html#ab48fe70acba81720d91e4ec68baa52b7">MEI_MASK</a> | <a class="code" href="namespaceRiscvISA.html#a1215466064c1df3a788822d3a3e4a563">SEI_MASK</a> | <a class="code" href="namespaceRiscvISA.html#af0306abe94fbd4388be05382beeea594">UEI_MASK</a> |</div><div class="line">                       <a class="code" href="namespaceRiscvISA.html#ae6f92bdf0f52662cb514623132894aac">MTI_MASK</a> | <a class="code" href="namespaceRiscvISA.html#a4674c3e6da0575e957907eadef495444">STI_MASK</a> | <a class="code" href="namespaceRiscvISA.html#a6e91a6b8124e7e70be61233faf4966cf">UTI_MASK</a> |</div><div class="line">                       <a class="code" href="namespaceRiscvISA.html#a421c525cc5a027aef5b117f159e12a23">MSI_MASK</a> | <a class="code" href="namespaceRiscvISA.html#a34f495b8d5498deb5f85e1e0aa8bdf9a">SSI_MASK</a> | <a class="code" href="namespaceRiscvISA.html#a05cc15deeb7308d7c54f505e8eed78bb">USI_MASK</a></div><div class="ttc" id="namespaceRiscvISA_html_af0306abe94fbd4388be05382beeea594"><div class="ttname"><a href="namespaceRiscvISA.html#af0306abe94fbd4388be05382beeea594">RiscvISA::UEI_MASK</a></div><div class="ttdeci">const RegVal UEI_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00701">registers.hh:701</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a34f495b8d5498deb5f85e1e0aa8bdf9a"><div class="ttname"><a href="namespaceRiscvISA.html#a34f495b8d5498deb5f85e1e0aa8bdf9a">RiscvISA::SSI_MASK</a></div><div class="ttdeci">const RegVal SSI_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00706">registers.hh:706</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a421c525cc5a027aef5b117f159e12a23"><div class="ttname"><a href="namespaceRiscvISA.html#a421c525cc5a027aef5b117f159e12a23">RiscvISA::MSI_MASK</a></div><div class="ttdeci">const RegVal MSI_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00705">registers.hh:705</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a05cc15deeb7308d7c54f505e8eed78bb"><div class="ttname"><a href="namespaceRiscvISA.html#a05cc15deeb7308d7c54f505e8eed78bb">RiscvISA::USI_MASK</a></div><div class="ttdeci">const RegVal USI_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00707">registers.hh:707</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a6e91a6b8124e7e70be61233faf4966cf"><div class="ttname"><a href="namespaceRiscvISA.html#a6e91a6b8124e7e70be61233faf4966cf">RiscvISA::UTI_MASK</a></div><div class="ttdeci">const RegVal UTI_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00704">registers.hh:704</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ab48fe70acba81720d91e4ec68baa52b7"><div class="ttname"><a href="namespaceRiscvISA.html#ab48fe70acba81720d91e4ec68baa52b7">RiscvISA::MEI_MASK</a></div><div class="ttdeci">const RegVal MEI_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00699">registers.hh:699</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a4674c3e6da0575e957907eadef495444"><div class="ttname"><a href="namespaceRiscvISA.html#a4674c3e6da0575e957907eadef495444">RiscvISA::STI_MASK</a></div><div class="ttdeci">const RegVal STI_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00703">registers.hh:703</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ae6f92bdf0f52662cb514623132894aac"><div class="ttname"><a href="namespaceRiscvISA.html#ae6f92bdf0f52662cb514623132894aac">RiscvISA::MTI_MASK</a></div><div class="ttdeci">const RegVal MTI_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00702">registers.hh:702</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a1215466064c1df3a788822d3a3e4a563"><div class="ttname"><a href="namespaceRiscvISA.html#a1215466064c1df3a788822d3a3e4a563">RiscvISA::SEI_MASK</a></div><div class="ttdeci">const RegVal SEI_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00700">registers.hh:700</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00708">708</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="af02cbb9774e9d957fb6383e38d659a9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af02cbb9774e9d957fb6383e38d659a9b">&#9670;&nbsp;</a></span>mie</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; RiscvISA::mie</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00626">626</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="adea6b18eb5ae15a4114fc682f40c5725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adea6b18eb5ae15a4114fc682f40c5725">&#9670;&nbsp;</a></span>MISA_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::MISA_MASK = <a class="el" href="namespaceRiscvISA.html#ae0d71b872c917c5e73633afc6648e8bd">ISA_MXL_MASK</a> | <a class="el" href="namespaceRiscvISA.html#a982f11d28387b74fb66b33e489ff2651">ISA_EXT_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00657">657</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="ac297f4a5148f5a642965bd07cd6b02eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac297f4a5148f5a642965bd07cd6b02eb">&#9670;&nbsp;</a></span>mmuSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;30, 25&gt; RiscvISA::mmuSize</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00233">233</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ac2f13b3f4f855ac7b3bba75729d82836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2f13b3f4f855ac7b3bba75729d82836">&#9670;&nbsp;</a></span>mpie</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; RiscvISA::mpie</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00623">623</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a85df690e98c9d34a44533e2164a3070e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85df690e98c9d34a44533e2164a3070e">&#9670;&nbsp;</a></span>mpp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12, 11&gt; RiscvISA::mpp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00621">621</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="multiperspective__perceptron_8hh_source.html#l00490">MultiperspectivePerceptron::GHIST::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00541">MultiperspectivePerceptron::ACYCLIC::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00589">MultiperspectivePerceptron::MODHIST::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00633">MultiperspectivePerceptron::RECENCY::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00675">MultiperspectivePerceptron::IMLI::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00696">MultiperspectivePerceptron::PATH::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00742">MultiperspectivePerceptron::LOCAL::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00764">MultiperspectivePerceptron::MODPATH::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00791">MultiperspectivePerceptron::GHISTPATH::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00863">MultiperspectivePerceptron::GHISTMODPATH::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00895">MultiperspectivePerceptron::BLURRYPATH::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00941">MultiperspectivePerceptron::RECENCYPOS::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00982">MultiperspectivePerceptron::SGHISTPATH::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00526">MultiperspectivePerceptron::GHIST::setBitRequirements()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00568">MultiperspectivePerceptron::ACYCLIC::setBitRequirements()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00605">MultiperspectivePerceptron::MODHIST::setBitRequirements()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00659">MultiperspectivePerceptron::RECENCY::setBitRequirements()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00683">MultiperspectivePerceptron::IMLI::setBitRequirements()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00727">MultiperspectivePerceptron::PATH::setBitRequirements()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00751">MultiperspectivePerceptron::LOCAL::setBitRequirements()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00778">MultiperspectivePerceptron::MODPATH::setBitRequirements()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00845">MultiperspectivePerceptron::GHISTPATH::setBitRequirements()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00881">MultiperspectivePerceptron::GHISTMODPATH::setBitRequirements()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00920">MultiperspectivePerceptron::BLURRYPATH::setBitRequirements()</a>, and <a class="el" href="multiperspective__perceptron_8hh_source.html#l00966">MultiperspectivePerceptron::RECENCYPOS::setBitRequirements()</a>.</p>

</div>
</div>
<a id="aabf1b64a296de5fcf94142deee969bd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabf1b64a296de5fcf94142deee969bd4">&#9670;&nbsp;</a></span>mprv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;17&gt; RiscvISA::mprv</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00618">618</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a85a0db390f49c7fd0ba92f90df9c7220"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85a0db390f49c7fd0ba92f90df9c7220">&#9670;&nbsp;</a></span>msi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; RiscvISA::msi</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00644">644</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a421c525cc5a027aef5b117f159e12a23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a421c525cc5a027aef5b117f159e12a23">&#9670;&nbsp;</a></span>MSI_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::MSI_MASK = 1ULL &lt;&lt; 3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00705">705</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a17f46c73cc9e2aefc804685b94d9871d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17f46c73cc9e2aefc804685b94d9871d">&#9670;&nbsp;</a></span>MSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::MSTATUS_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= <a class="code" href="namespaceRiscvISA.html#a942bf0088d393c2fecd7bb427b82dc17">STATUS_SD_MASK</a> | <a class="code" href="namespaceRiscvISA.html#a3d334670725ec02cf27dd79cc4f91acf">STATUS_SXL_MASK</a> |</div><div class="line">                            <a class="code" href="namespaceRiscvISA.html#a25cd04f5f63bfb953e7fd663f902ad5b">STATUS_UXL_MASK</a> | <a class="code" href="namespaceRiscvISA.html#afe1cf463c329b6b453b1a7937a5ca95d">STATUS_TSR_MASK</a> |</div><div class="line">                            <a class="code" href="namespaceRiscvISA.html#a26f6fbfb3fcde10a37875bcd61a7fd9d">STATUS_TW_MASK</a> | <a class="code" href="namespaceRiscvISA.html#adcf7d011462aa9028a075fd423b2ffdd">STATUS_TVM_MASK</a> |</div><div class="line">                            <a class="code" href="namespaceRiscvISA.html#ac28254f1b7515ed9a802f9cc65b384d7">STATUS_MXR_MASK</a> | <a class="code" href="namespaceRiscvISA.html#a919c5dab470808d32d0f4670626ac7fd">STATUS_SUM_MASK</a> |</div><div class="line">                            <a class="code" href="namespaceRiscvISA.html#af7b44bae2973c73f28ec63342eaf0f4b">STATUS_MPRV_MASK</a> | <a class="code" href="namespaceRiscvISA.html#a29300392817ed220434b7a5db7bccd17">STATUS_XS_MASK</a> |</div><div class="line">                            <a class="code" href="namespaceRiscvISA.html#aa1c2bb50f0ed30d0c7b9f5a243748f61">STATUS_FS_MASK</a> | <a class="code" href="namespaceRiscvISA.html#a78817e3dea2ba088a1a0af2554a3dae6">STATUS_MPP_MASK</a> |</div><div class="line">                            <a class="code" href="namespaceRiscvISA.html#a5a693951e661fa13a53c4a21fcfcb65a">STATUS_SPP_MASK</a> | <a class="code" href="namespaceRiscvISA.html#a2dedde35bb95b3fbe04e37f640cefd4c">STATUS_MPIE_MASK</a> |</div><div class="line">                            <a class="code" href="namespaceRiscvISA.html#a85f5f141d5785ff92ac49ab0cece07bc">STATUS_SPIE_MASK</a> | <a class="code" href="namespaceRiscvISA.html#ae8ad58ca01cbc71c3d9a52590db0ecd0">STATUS_UPIE_MASK</a> |</div><div class="line">                            <a class="code" href="namespaceRiscvISA.html#a341d5130fbb4d23b6f8f685a6e7d8fae">STATUS_MIE_MASK</a> | <a class="code" href="namespaceRiscvISA.html#a5a0941e9925b5411ebc4fb2ad49d976a">STATUS_SIE_MASK</a> |</div><div class="line">                            <a class="code" href="namespaceRiscvISA.html#a47317a26f37426760005f8f238bd0d76">STATUS_UIE_MASK</a></div><div class="ttc" id="namespaceRiscvISA_html_a919c5dab470808d32d0f4670626ac7fd"><div class="ttname"><a href="namespaceRiscvISA.html#a919c5dab470808d32d0f4670626ac7fd">RiscvISA::STATUS_SUM_MASK</a></div><div class="ttdeci">const RegVal STATUS_SUM_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00666">registers.hh:666</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a26f6fbfb3fcde10a37875bcd61a7fd9d"><div class="ttname"><a href="namespaceRiscvISA.html#a26f6fbfb3fcde10a37875bcd61a7fd9d">RiscvISA::STATUS_TW_MASK</a></div><div class="ttdeci">const RegVal STATUS_TW_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00663">registers.hh:663</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a25cd04f5f63bfb953e7fd663f902ad5b"><div class="ttname"><a href="namespaceRiscvISA.html#a25cd04f5f63bfb953e7fd663f902ad5b">RiscvISA::STATUS_UXL_MASK</a></div><div class="ttdeci">const RegVal STATUS_UXL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00661">registers.hh:661</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_adcf7d011462aa9028a075fd423b2ffdd"><div class="ttname"><a href="namespaceRiscvISA.html#adcf7d011462aa9028a075fd423b2ffdd">RiscvISA::STATUS_TVM_MASK</a></div><div class="ttdeci">const RegVal STATUS_TVM_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00664">registers.hh:664</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_af7b44bae2973c73f28ec63342eaf0f4b"><div class="ttname"><a href="namespaceRiscvISA.html#af7b44bae2973c73f28ec63342eaf0f4b">RiscvISA::STATUS_MPRV_MASK</a></div><div class="ttdeci">const RegVal STATUS_MPRV_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00667">registers.hh:667</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a5a693951e661fa13a53c4a21fcfcb65a"><div class="ttname"><a href="namespaceRiscvISA.html#a5a693951e661fa13a53c4a21fcfcb65a">RiscvISA::STATUS_SPP_MASK</a></div><div class="ttdeci">const RegVal STATUS_SPP_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00671">registers.hh:671</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a2dedde35bb95b3fbe04e37f640cefd4c"><div class="ttname"><a href="namespaceRiscvISA.html#a2dedde35bb95b3fbe04e37f640cefd4c">RiscvISA::STATUS_MPIE_MASK</a></div><div class="ttdeci">const RegVal STATUS_MPIE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00672">registers.hh:672</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a29300392817ed220434b7a5db7bccd17"><div class="ttname"><a href="namespaceRiscvISA.html#a29300392817ed220434b7a5db7bccd17">RiscvISA::STATUS_XS_MASK</a></div><div class="ttdeci">const RegVal STATUS_XS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00668">registers.hh:668</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a85f5f141d5785ff92ac49ab0cece07bc"><div class="ttname"><a href="namespaceRiscvISA.html#a85f5f141d5785ff92ac49ab0cece07bc">RiscvISA::STATUS_SPIE_MASK</a></div><div class="ttdeci">const RegVal STATUS_SPIE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00673">registers.hh:673</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ac28254f1b7515ed9a802f9cc65b384d7"><div class="ttname"><a href="namespaceRiscvISA.html#ac28254f1b7515ed9a802f9cc65b384d7">RiscvISA::STATUS_MXR_MASK</a></div><div class="ttdeci">const RegVal STATUS_MXR_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00665">registers.hh:665</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a341d5130fbb4d23b6f8f685a6e7d8fae"><div class="ttname"><a href="namespaceRiscvISA.html#a341d5130fbb4d23b6f8f685a6e7d8fae">RiscvISA::STATUS_MIE_MASK</a></div><div class="ttdeci">const RegVal STATUS_MIE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00675">registers.hh:675</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ae8ad58ca01cbc71c3d9a52590db0ecd0"><div class="ttname"><a href="namespaceRiscvISA.html#ae8ad58ca01cbc71c3d9a52590db0ecd0">RiscvISA::STATUS_UPIE_MASK</a></div><div class="ttdeci">const RegVal STATUS_UPIE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00674">registers.hh:674</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a5a0941e9925b5411ebc4fb2ad49d976a"><div class="ttname"><a href="namespaceRiscvISA.html#a5a0941e9925b5411ebc4fb2ad49d976a">RiscvISA::STATUS_SIE_MASK</a></div><div class="ttdeci">const RegVal STATUS_SIE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00676">registers.hh:676</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_afe1cf463c329b6b453b1a7937a5ca95d"><div class="ttname"><a href="namespaceRiscvISA.html#afe1cf463c329b6b453b1a7937a5ca95d">RiscvISA::STATUS_TSR_MASK</a></div><div class="ttdeci">const RegVal STATUS_TSR_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00662">registers.hh:662</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a942bf0088d393c2fecd7bb427b82dc17"><div class="ttname"><a href="namespaceRiscvISA.html#a942bf0088d393c2fecd7bb427b82dc17">RiscvISA::STATUS_SD_MASK</a></div><div class="ttdeci">const RegVal STATUS_SD_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00659">registers.hh:659</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_aa1c2bb50f0ed30d0c7b9f5a243748f61"><div class="ttname"><a href="namespaceRiscvISA.html#aa1c2bb50f0ed30d0c7b9f5a243748f61">RiscvISA::STATUS_FS_MASK</a></div><div class="ttdeci">const RegVal STATUS_FS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00669">registers.hh:669</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a78817e3dea2ba088a1a0af2554a3dae6"><div class="ttname"><a href="namespaceRiscvISA.html#a78817e3dea2ba088a1a0af2554a3dae6">RiscvISA::STATUS_MPP_MASK</a></div><div class="ttdeci">const RegVal STATUS_MPP_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00670">registers.hh:670</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a3d334670725ec02cf27dd79cc4f91acf"><div class="ttname"><a href="namespaceRiscvISA.html#a3d334670725ec02cf27dd79cc4f91acf">RiscvISA::STATUS_SXL_MASK</a></div><div class="ttdeci">const RegVal STATUS_SXL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00660">registers.hh:660</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a47317a26f37426760005f8f238bd0d76"><div class="ttname"><a href="namespaceRiscvISA.html#a47317a26f37426760005f8f238bd0d76">RiscvISA::STATUS_UIE_MASK</a></div><div class="ttdeci">const RegVal STATUS_UIE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00677">registers.hh:677</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00678">678</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a9484dde4baae44740fdd20ccb48dfcc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9484dde4baae44740fdd20ccb48dfcc4">&#9670;&nbsp;</a></span>mt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 2 &gt; RiscvISA::mt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00225">225</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a909049f43cd8198c510ced4f5b6b3f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a909049f43cd8198c510ced4f5b6b3f3a">&#9670;&nbsp;</a></span>mti</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; RiscvISA::mti</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00641">641</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="ae6f92bdf0f52662cb514623132894aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6f92bdf0f52662cb514623132894aac">&#9670;&nbsp;</a></span>MTI_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::MTI_MASK = 1ULL &lt;&lt; 7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00702">702</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="af0459ef16cc38db0e095763344437822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0459ef16cc38db0e095763344437822">&#9670;&nbsp;</a></span>mx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24&gt; RiscvISA::mx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00114">114</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="abdc73c81d467ab1991c250d67c4a803e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdc73c81d467ab1991c250d67c4a803e">&#9670;&nbsp;</a></span>mxr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19&gt; RiscvISA::mxr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00616">616</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="ab56f2379ded06cb6b2321c8b0e2a9b64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab56f2379ded06cb6b2321c8b0e2a9b64">&#9670;&nbsp;</a></span>nmi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19&gt; RiscvISA::nmi</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00119">119</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a5a4eb4d65715d4c173356d07ccf5c150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a4eb4d65715d4c173356d07ccf5c150">&#9670;&nbsp;</a></span>NumCCRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int RiscvISA::NumCCRegs = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00097">97</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a38b92c5adfd14b7e8f097adea56c4e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38b92c5adfd14b7e8f097adea56c4e6f">&#9670;&nbsp;</a></span>NumFloatRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int RiscvISA::NumFloatRegs = 32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00090">90</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="riscv_2utility_8hh_source.html#l00137">registerName()</a>.</p>

</div>
</div>
<a id="a317cf38c7fb4dfc79c254184d22a22f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a317cf38c7fb4dfc79c254184d22a22f7">&#9670;&nbsp;</a></span>NumIntArchRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int RiscvISA::NumIntArchRegs = 32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00087">87</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2riscv_2remote__gdb_8cc_source.html#l00164">RiscvISA::RemoteGDB::RiscvGdbRegCache::getRegs()</a>, <a class="el" href="riscv_2utility_8hh_source.html#l00137">registerName()</a>, and <a class="el" href="arch_2riscv_2remote__gdb_8cc_source.html#l00173">RiscvISA::RemoteGDB::RiscvGdbRegCache::setRegs()</a>.</p>

</div>
</div>
<a id="a8256465e161d32fa3f775d9e482cad78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8256465e161d32fa3f775d9e482cad78">&#9670;&nbsp;</a></span>NumIntRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int RiscvISA::NumIntRegs = <a class="el" href="namespaceRiscvISA.html#a317cf38c7fb4dfc79c254184d22a22f7">NumIntArchRegs</a> + <a class="el" href="namespaceRiscvISA.html#a100624ac29d55b39472b855fca768f1c">NumMicroIntRegs</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00089">89</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="riscv_2utility_8hh_source.html#l00126">copyRegs()</a>.</p>

</div>
</div>
<a id="a100624ac29d55b39472b855fca768f1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a100624ac29d55b39472b855fca768f1c">&#9670;&nbsp;</a></span>NumMicroIntRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int RiscvISA::NumMicroIntRegs = 1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00088">88</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a2cea40a7af423b2e0fbcedf67e37190b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cea40a7af423b2e0fbcedf67e37190b">&#9670;&nbsp;</a></span>NumMiscRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int RiscvISA::NumMiscRegs = <a class="el" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a1bc74d0da89e2ad08f4cf57de9b096d8">NUM_MISCREGS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00264">264</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="riscv_2isa_8cc_source.html#l00049">RiscvISA::ISA::ISA()</a>, <a class="el" href="riscv_2isa_8cc_source.html#l00100">RiscvISA::ISA::readMiscRegNoEffect()</a>, and <a class="el" href="riscv_2isa_8cc_source.html#l00176">RiscvISA::ISA::setMiscRegNoEffect()</a>.</p>

</div>
</div>
<a id="aa58dcc8d958edc28e77e653e434a22e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa58dcc8d958edc28e77e653e434a22e4">&#9670;&nbsp;</a></span>NumVecElemPerVecReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr unsigned RiscvISA::NumVecElemPerVecReg = ::<a class="el" href="vec__reg_8hh.html#a51c2786589cab4a7fc37c1621de58717">DummyNumVecElemPerVecReg</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00077">77</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="abba3d2ba882b0667e179fd5f4e49129e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abba3d2ba882b0667e179fd5f4e49129e">&#9670;&nbsp;</a></span>NumVecPredRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int RiscvISA::NumVecPredRegs = 1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00094">94</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a387d6f705f3210a8c7b9105ad0ee2b6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a387d6f705f3210a8c7b9105ad0ee2b6e">&#9670;&nbsp;</a></span>NumVecRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned RiscvISA::NumVecRegs = 1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00092">92</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="ae13e44bce796f1fd5777a4bfc54a66a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae13e44bce796f1fd5777a4bfc54a66a3">&#9670;&nbsp;</a></span>p</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;0&gt; RiscvISA::p</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00325">325</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="riscv_2isa_8hh_source.html#l00091">RiscvISA::ISA::startup()</a>, <a class="el" href="riscv_2tlb_8cc_source.html#l00322">RiscvISA::TLB::translateData()</a>, and <a class="el" href="riscv_2tlb_8cc_source.html#l00287">RiscvISA::TLB::translateInst()</a>.</p>

</div>
</div>
<a id="a765c0e45050c6a0fb9e604a77b9a9dcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a765c0e45050c6a0fb9e604a77b9a9dcb">&#9670;&nbsp;</a></span>PageBytes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> RiscvISA::PageBytes = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="el" href="namespaceRiscvISA.html#a74a003e8d3e5b85bedc2603053219d57">PageShift</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2isa__traits_8hh_source.html#l00059">59</a> of file <a class="el" href="riscv_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a id="a74a003e8d3e5b85bedc2603053219d57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74a003e8d3e5b85bedc2603053219d57">&#9670;&nbsp;</a></span>PageShift</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> RiscvISA::PageShift = 12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2isa__traits_8hh_source.html#l00058">58</a> of file <a class="el" href="riscv_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a id="a5d01d3308f5a6ce118bfe0e7701a57fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d01d3308f5a6ce118bfe0e7701a57fb">&#9670;&nbsp;</a></span>pc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; RiscvISA::pc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00242">242</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="riscv_2decoder_8hh_source.html#l00067">RiscvISA::Decoder::compressed()</a>, <a class="el" href="standard_8hh_source.html#l00096">RiscvISA::CSROp::CSROp()</a>, <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00141">RiscvISA::Reset::invoke()</a>, and <a class="el" href="amo_8hh_source.html#l00048">RiscvISA::MemFenceMicro::MemFenceMicro()</a>.</p>

</div>
</div>
<a id="a0ebd55a2fe0e3cb825f70a549f599f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ebd55a2fe0e3cb825f70a549f599f98">&#9670;&nbsp;</a></span>pci</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;26&gt; RiscvISA::pci</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00181">181</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="af924033a67cd79a40ce45f43e94cb7ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af924033a67cd79a40ce45f43e94cb7ac">&#9670;&nbsp;</a></span>pfn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;29, 6&gt; RiscvISA::pfn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00057">57</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a20dce32266a1d7bfe7d9f08d41ba2a0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20dce32266a1d7bfe7d9f08d41ba2a0d">&#9670;&nbsp;</a></span>procId</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 8&gt; RiscvISA::procId</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00205">205</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a74ddef81eee435187a3ea28dfc96ec77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74ddef81eee435187a3ea28dfc96ec77">&#9670;&nbsp;</a></span>pss</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9, 6&gt; RiscvISA::pss</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00160">160</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ad8208d768c04050da3b714fb04f8f0da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8208d768c04050da3b714fb04f8f0da">&#9670;&nbsp;</a></span>pState</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 6&gt; RiscvISA::pState</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00321">321</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ab5f0bd241f4b8138e1e64a68b6a37444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5f0bd241f4b8138e1e64a68b6a37444">&#9670;&nbsp;</a></span>pTagLo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::pTagLo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00320">320</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a6f710e970bb5e186ab4c02e287feadef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f710e970bb5e186ab4c02e287feadef">&#9670;&nbsp;</a></span>pteBase</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::pteBase</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00065">65</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ab4c103b2ddaef486bf21dce9e40603d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4c103b2ddaef486bf21dce9e40603d6">&#9670;&nbsp;</a></span>px</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23&gt; RiscvISA::px</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00115">115</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a5631cb4101c8b8e4f6587ebb60d38ec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5631cb4101c8b8e4f6587ebb60d38ec4">&#9670;&nbsp;</a></span>r</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 1 &gt; RiscvISA::r</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00097">97</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2riscv_2remote__gdb_8cc_source.html#l00164">RiscvISA::RemoteGDB::RiscvGdbRegCache::getRegs()</a>, and <a class="el" href="arch_2riscv_2remote__gdb_8cc_source.html#l00173">RiscvISA::RemoteGDB::RiscvGdbRegCache::setRegs()</a>.</p>

</div>
</div>
<a id="ad4631182137041f04925b322a4f599eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4631182137041f04925b322a4f599eb">&#9670;&nbsp;</a></span>r0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; RiscvISA::r0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00138">138</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ab97f3e105a21692ad5f341cabc253b03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab97f3e105a21692ad5f341cabc253b03">&#9670;&nbsp;</a></span>random</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::random</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00052">52</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="aa5f7a09b1c88569624e89558bdd26cca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5f7a09b1c88569624e89558bdd26cca">&#9670;&nbsp;</a></span>re</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;25&gt; RiscvISA::re</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00113">113</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ac1bff38973881636778fa188da2f0a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1bff38973881636778fa188da2f0a54">&#9670;&nbsp;</a></span>ReturnAddrReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int RiscvISA::ReturnAddrReg = 1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00101">101</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a13ce4a448952c46cff0a26fa0c0724b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13ce4a448952c46cff0a26fa0c0724b6">&#9670;&nbsp;</a></span>ReturnValueReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int RiscvISA::ReturnValueReg = 10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00106">106</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a9d1213584c8128442af8cf776f31033e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d1213584c8128442af8cf776f31033e">&#9670;&nbsp;</a></span>ReturnValueRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;int&gt; RiscvISA::ReturnValueRegs = {10, 11}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00107">107</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a943225fac37ab007f0e700acb43433e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a943225fac37ab007f0e700acb43433e2">&#9670;&nbsp;</a></span>rev</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 0&gt; RiscvISA::rev</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00206">206</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ad68699e2e3bbd1acdd2540ed46db9c51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad68699e2e3bbd1acdd2540ed46db9c51">&#9670;&nbsp;</a></span>ripl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 10&gt; RiscvISA::ripl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00186">186</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="acfac3fee96a6e8b77b94dfcd30207b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfac3fee96a6e8b77b94dfcd30207b94">&#9670;&nbsp;</a></span>s</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; RiscvISA::s</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00302">302</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ad1f17453bef1ae05a0089866fdb809b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1f17453bef1ae05a0089866fdb809b1">&#9670;&nbsp;</a></span>sa</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3, 0&gt; RiscvISA::sa</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00258">258</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a05ee8ce3ddea580708a62c3af4f116bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05ee8ce3ddea580708a62c3af4f116bf">&#9670;&nbsp;</a></span>sei</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; RiscvISA::sei</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00639">639</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a1215466064c1df3a788822d3a3e4a563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1215466064c1df3a788822d3a3e4a563">&#9670;&nbsp;</a></span>SEI_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::SEI_MASK = 1ULL &lt;&lt; 9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00700">700</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a2beeee6184c08f9558e0f2ec27eece5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2beeee6184c08f9558e0f2ec27eece5b">&#9670;&nbsp;</a></span>SI_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::SI_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= <a class="code" href="namespaceRiscvISA.html#a1215466064c1df3a788822d3a3e4a563">SEI_MASK</a> | <a class="code" href="namespaceRiscvISA.html#af0306abe94fbd4388be05382beeea594">UEI_MASK</a> |</div><div class="line">                       <a class="code" href="namespaceRiscvISA.html#a4674c3e6da0575e957907eadef495444">STI_MASK</a> | <a class="code" href="namespaceRiscvISA.html#a6e91a6b8124e7e70be61233faf4966cf">UTI_MASK</a> |</div><div class="line">                       <a class="code" href="namespaceRiscvISA.html#a34f495b8d5498deb5f85e1e0aa8bdf9a">SSI_MASK</a> | <a class="code" href="namespaceRiscvISA.html#a05cc15deeb7308d7c54f505e8eed78bb">USI_MASK</a></div><div class="ttc" id="namespaceRiscvISA_html_af0306abe94fbd4388be05382beeea594"><div class="ttname"><a href="namespaceRiscvISA.html#af0306abe94fbd4388be05382beeea594">RiscvISA::UEI_MASK</a></div><div class="ttdeci">const RegVal UEI_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00701">registers.hh:701</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a34f495b8d5498deb5f85e1e0aa8bdf9a"><div class="ttname"><a href="namespaceRiscvISA.html#a34f495b8d5498deb5f85e1e0aa8bdf9a">RiscvISA::SSI_MASK</a></div><div class="ttdeci">const RegVal SSI_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00706">registers.hh:706</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a05cc15deeb7308d7c54f505e8eed78bb"><div class="ttname"><a href="namespaceRiscvISA.html#a05cc15deeb7308d7c54f505e8eed78bb">RiscvISA::USI_MASK</a></div><div class="ttdeci">const RegVal USI_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00707">registers.hh:707</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a6e91a6b8124e7e70be61233faf4966cf"><div class="ttname"><a href="namespaceRiscvISA.html#a6e91a6b8124e7e70be61233faf4966cf">RiscvISA::UTI_MASK</a></div><div class="ttdeci">const RegVal UTI_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00704">registers.hh:704</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a4674c3e6da0575e957907eadef495444"><div class="ttname"><a href="namespaceRiscvISA.html#a4674c3e6da0575e957907eadef495444">RiscvISA::STI_MASK</a></div><div class="ttdeci">const RegVal STI_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00703">registers.hh:703</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a1215466064c1df3a788822d3a3e4a563"><div class="ttname"><a href="namespaceRiscvISA.html#a1215466064c1df3a788822d3a3e4a563">RiscvISA::SEI_MASK</a></div><div class="ttdeci">const RegVal SEI_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00700">registers.hh:700</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00711">711</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="ab9ab4e0bb6e3aff41f1c560c7e7fb43b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9ab4e0bb6e3aff41f1c560c7e7fb43b">&#9670;&nbsp;</a></span>sie</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; RiscvISA::sie</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00627">627</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="afe0ee07d8ff7931a5d3310d73afc9219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe0ee07d8ff7931a5d3310d73afc9219">&#9670;&nbsp;</a></span>sl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 4&gt; RiscvISA::sl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00257">257</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ad0f8f48c87dabc77e062671b360b7984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0f8f48c87dabc77e062671b360b7984">&#9670;&nbsp;</a></span>sm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; RiscvISA::sm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00272">272</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a8a475c87c4f125bcf55d8b2b2b351490"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a475c87c4f125bcf55d8b2b2b351490">&#9670;&nbsp;</a></span>sp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; RiscvISA::sp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00269">269</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a0ee50e295f3220344a9e3aaaa088bc9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ee50e295f3220344a9e3aaaa088bc9e">&#9670;&nbsp;</a></span>spie</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; RiscvISA::spie</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00624">624</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a39072a798f56024ee6841053fd70c81a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39072a798f56024ee6841053fd70c81a">&#9670;&nbsp;</a></span>spp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; RiscvISA::spp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00622">622</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="acac9a164b25d26f7fedc130f9fac91c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acac9a164b25d26f7fedc130f9fac91c4">&#9670;&nbsp;</a></span>sr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;20&gt; RiscvISA::sr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00118">118</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ac285b39d2ab5c6ce4c6acda8959e65b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac285b39d2ab5c6ce4c6acda8959e65b5">&#9670;&nbsp;</a></span>ss</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; RiscvISA::ss</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00256">256</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="compressed_8cc_source.html#l00044">RiscvISA::CompRegOp::generateDisassembly()</a>.</p>

</div>
</div>
<a id="ad422915a9e9e2d9fa6773741ccc535b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad422915a9e9e2d9fa6773741ccc535b4">&#9670;&nbsp;</a></span>ssi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; RiscvISA::ssi</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00645">645</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a34f495b8d5498deb5f85e1e0aa8bdf9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34f495b8d5498deb5f85e1e0aa8bdf9a">&#9670;&nbsp;</a></span>SSI_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::SSI_MASK = 1ULL &lt;&lt; 1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00706">706</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a674a0d7294a1af173005ce0c50e91cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a674a0d7294a1af173005ce0c50e91cfe">&#9670;&nbsp;</a></span>SSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::SSTATUS_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= <a class="code" href="namespaceRiscvISA.html#a942bf0088d393c2fecd7bb427b82dc17">STATUS_SD_MASK</a> | <a class="code" href="namespaceRiscvISA.html#a25cd04f5f63bfb953e7fd663f902ad5b">STATUS_UXL_MASK</a> |</div><div class="line">                            <a class="code" href="namespaceRiscvISA.html#ac28254f1b7515ed9a802f9cc65b384d7">STATUS_MXR_MASK</a> | <a class="code" href="namespaceRiscvISA.html#a919c5dab470808d32d0f4670626ac7fd">STATUS_SUM_MASK</a> |</div><div class="line">                            <a class="code" href="namespaceRiscvISA.html#a29300392817ed220434b7a5db7bccd17">STATUS_XS_MASK</a> | <a class="code" href="namespaceRiscvISA.html#aa1c2bb50f0ed30d0c7b9f5a243748f61">STATUS_FS_MASK</a> |</div><div class="line">                            <a class="code" href="namespaceRiscvISA.html#a5a693951e661fa13a53c4a21fcfcb65a">STATUS_SPP_MASK</a> | <a class="code" href="namespaceRiscvISA.html#a85f5f141d5785ff92ac49ab0cece07bc">STATUS_SPIE_MASK</a> |</div><div class="line">                            <a class="code" href="namespaceRiscvISA.html#ae8ad58ca01cbc71c3d9a52590db0ecd0">STATUS_UPIE_MASK</a> | <a class="code" href="namespaceRiscvISA.html#a5a0941e9925b5411ebc4fb2ad49d976a">STATUS_SIE_MASK</a> |</div><div class="line">                            <a class="code" href="namespaceRiscvISA.html#a47317a26f37426760005f8f238bd0d76">STATUS_UIE_MASK</a></div><div class="ttc" id="namespaceRiscvISA_html_a919c5dab470808d32d0f4670626ac7fd"><div class="ttname"><a href="namespaceRiscvISA.html#a919c5dab470808d32d0f4670626ac7fd">RiscvISA::STATUS_SUM_MASK</a></div><div class="ttdeci">const RegVal STATUS_SUM_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00666">registers.hh:666</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a25cd04f5f63bfb953e7fd663f902ad5b"><div class="ttname"><a href="namespaceRiscvISA.html#a25cd04f5f63bfb953e7fd663f902ad5b">RiscvISA::STATUS_UXL_MASK</a></div><div class="ttdeci">const RegVal STATUS_UXL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00661">registers.hh:661</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a5a693951e661fa13a53c4a21fcfcb65a"><div class="ttname"><a href="namespaceRiscvISA.html#a5a693951e661fa13a53c4a21fcfcb65a">RiscvISA::STATUS_SPP_MASK</a></div><div class="ttdeci">const RegVal STATUS_SPP_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00671">registers.hh:671</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a29300392817ed220434b7a5db7bccd17"><div class="ttname"><a href="namespaceRiscvISA.html#a29300392817ed220434b7a5db7bccd17">RiscvISA::STATUS_XS_MASK</a></div><div class="ttdeci">const RegVal STATUS_XS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00668">registers.hh:668</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a85f5f141d5785ff92ac49ab0cece07bc"><div class="ttname"><a href="namespaceRiscvISA.html#a85f5f141d5785ff92ac49ab0cece07bc">RiscvISA::STATUS_SPIE_MASK</a></div><div class="ttdeci">const RegVal STATUS_SPIE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00673">registers.hh:673</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ac28254f1b7515ed9a802f9cc65b384d7"><div class="ttname"><a href="namespaceRiscvISA.html#ac28254f1b7515ed9a802f9cc65b384d7">RiscvISA::STATUS_MXR_MASK</a></div><div class="ttdeci">const RegVal STATUS_MXR_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00665">registers.hh:665</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ae8ad58ca01cbc71c3d9a52590db0ecd0"><div class="ttname"><a href="namespaceRiscvISA.html#ae8ad58ca01cbc71c3d9a52590db0ecd0">RiscvISA::STATUS_UPIE_MASK</a></div><div class="ttdeci">const RegVal STATUS_UPIE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00674">registers.hh:674</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a5a0941e9925b5411ebc4fb2ad49d976a"><div class="ttname"><a href="namespaceRiscvISA.html#a5a0941e9925b5411ebc4fb2ad49d976a">RiscvISA::STATUS_SIE_MASK</a></div><div class="ttdeci">const RegVal STATUS_SIE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00676">registers.hh:676</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a942bf0088d393c2fecd7bb427b82dc17"><div class="ttname"><a href="namespaceRiscvISA.html#a942bf0088d393c2fecd7bb427b82dc17">RiscvISA::STATUS_SD_MASK</a></div><div class="ttdeci">const RegVal STATUS_SD_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00659">registers.hh:659</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_aa1c2bb50f0ed30d0c7b9f5a243748f61"><div class="ttname"><a href="namespaceRiscvISA.html#aa1c2bb50f0ed30d0c7b9f5a243748f61">RiscvISA::STATUS_FS_MASK</a></div><div class="ttdeci">const RegVal STATUS_FS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00669">registers.hh:669</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a47317a26f37426760005f8f238bd0d76"><div class="ttname"><a href="namespaceRiscvISA.html#a47317a26f37426760005f8f238bd0d76">RiscvISA::STATUS_UIE_MASK</a></div><div class="ttdeci">const RegVal STATUS_UIE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00677">registers.hh:677</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00688">688</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="acebd002e523f3b3576f2194fc8b5d010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acebd002e523f3b3576f2194fc8b5d010">&#9670;&nbsp;</a></span>ssv0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3, 0&gt; RiscvISA::ssv0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00173">173</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a94557829689261c75be10e714f76dbef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94557829689261c75be10e714f76dbef">&#9670;&nbsp;</a></span>ssv1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 4&gt; RiscvISA::ssv1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00172">172</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="acc87f227186b3b41b6b1ba7df1b732df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc87f227186b3b41b6b1ba7df1b732df">&#9670;&nbsp;</a></span>ssv2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; RiscvISA::ssv2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00171">171</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ac4a931efe952b93b5e165d11213f63fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4a931efe952b93b5e165d11213f63fb">&#9670;&nbsp;</a></span>ssv3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 12&gt; RiscvISA::ssv3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00170">170</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a31b8cfa44ef1764e0aab8ce1898a107e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31b8cfa44ef1764e0aab8ce1898a107e">&#9670;&nbsp;</a></span>ssv4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19, 16&gt; RiscvISA::ssv4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00169">169</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a7e4c8069ebf94f93df56d4edc95583f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e4c8069ebf94f93df56d4edc95583f0">&#9670;&nbsp;</a></span>ssv5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 20&gt; RiscvISA::ssv5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00168">168</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="abec913d625b22eb987b970590d65791f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abec913d625b22eb987b970590d65791f">&#9670;&nbsp;</a></span>ssv6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27, 24&gt; RiscvISA::ssv6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00167">167</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a6046f6ddca7f64ea0e80085e389f9111"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6046f6ddca7f64ea0e80085e389f9111">&#9670;&nbsp;</a></span>ssv7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::ssv7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00166">166</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a9fd564411667375d3362f14688af06ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fd564411667375d3362f14688af06ea">&#9670;&nbsp;</a></span>StackPointerReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int RiscvISA::StackPointerReg = 2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00102">102</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2riscv_2linux_2linux_8hh_source.html#l00199">RiscvLinux64::archClone()</a>, and <a class="el" href="arch_2riscv_2linux_2linux_8hh_source.html#l00371">RiscvLinux32::archClone()</a>.</p>

</div>
</div>
<a id="aa1c2bb50f0ed30d0c7b9f5a243748f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1c2bb50f0ed30d0c7b9f5a243748f61">&#9670;&nbsp;</a></span>STATUS_FS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::STATUS_FS_MASK = 3ULL &lt;&lt; FS_OFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00669">669</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a341d5130fbb4d23b6f8f685a6e7d8fae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a341d5130fbb4d23b6f8f685a6e7d8fae">&#9670;&nbsp;</a></span>STATUS_MIE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::STATUS_MIE_MASK = 1ULL &lt;&lt; 3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00675">675</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a2dedde35bb95b3fbe04e37f640cefd4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dedde35bb95b3fbe04e37f640cefd4c">&#9670;&nbsp;</a></span>STATUS_MPIE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::STATUS_MPIE_MASK = 1ULL &lt;&lt; 7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00672">672</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a78817e3dea2ba088a1a0af2554a3dae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78817e3dea2ba088a1a0af2554a3dae6">&#9670;&nbsp;</a></span>STATUS_MPP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::STATUS_MPP_MASK = 3ULL &lt;&lt; 11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00670">670</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="af7b44bae2973c73f28ec63342eaf0f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7b44bae2973c73f28ec63342eaf0f4b">&#9670;&nbsp;</a></span>STATUS_MPRV_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::STATUS_MPRV_MASK = 1ULL &lt;&lt; 17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00667">667</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="ac28254f1b7515ed9a802f9cc65b384d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac28254f1b7515ed9a802f9cc65b384d7">&#9670;&nbsp;</a></span>STATUS_MXR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::STATUS_MXR_MASK = 1ULL &lt;&lt; 19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00665">665</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a942bf0088d393c2fecd7bb427b82dc17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a942bf0088d393c2fecd7bb427b82dc17">&#9670;&nbsp;</a></span>STATUS_SD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::STATUS_SD_MASK = 1ULL &lt;&lt; ((sizeof(uint64_t) * 8) - 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00659">659</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a5a0941e9925b5411ebc4fb2ad49d976a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a0941e9925b5411ebc4fb2ad49d976a">&#9670;&nbsp;</a></span>STATUS_SIE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::STATUS_SIE_MASK = 1ULL &lt;&lt; 1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00676">676</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a85f5f141d5785ff92ac49ab0cece07bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85f5f141d5785ff92ac49ab0cece07bc">&#9670;&nbsp;</a></span>STATUS_SPIE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::STATUS_SPIE_MASK = 1ULL &lt;&lt; 5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00673">673</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a5a693951e661fa13a53c4a21fcfcb65a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a693951e661fa13a53c4a21fcfcb65a">&#9670;&nbsp;</a></span>STATUS_SPP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::STATUS_SPP_MASK = 1ULL &lt;&lt; 8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00671">671</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a919c5dab470808d32d0f4670626ac7fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a919c5dab470808d32d0f4670626ac7fd">&#9670;&nbsp;</a></span>STATUS_SUM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::STATUS_SUM_MASK = 1ULL &lt;&lt; 18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00666">666</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a3d334670725ec02cf27dd79cc4f91acf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d334670725ec02cf27dd79cc4f91acf">&#9670;&nbsp;</a></span>STATUS_SXL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::STATUS_SXL_MASK = 3ULL &lt;&lt; SXL_OFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00660">660</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="afe1cf463c329b6b453b1a7937a5ca95d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe1cf463c329b6b453b1a7937a5ca95d">&#9670;&nbsp;</a></span>STATUS_TSR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::STATUS_TSR_MASK = 1ULL &lt;&lt; 22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00662">662</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="adcf7d011462aa9028a075fd423b2ffdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcf7d011462aa9028a075fd423b2ffdd">&#9670;&nbsp;</a></span>STATUS_TVM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::STATUS_TVM_MASK = 1ULL &lt;&lt; 20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00664">664</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a26f6fbfb3fcde10a37875bcd61a7fd9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26f6fbfb3fcde10a37875bcd61a7fd9d">&#9670;&nbsp;</a></span>STATUS_TW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::STATUS_TW_MASK = 1ULL &lt;&lt; 21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00663">663</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a47317a26f37426760005f8f238bd0d76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47317a26f37426760005f8f238bd0d76">&#9670;&nbsp;</a></span>STATUS_UIE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::STATUS_UIE_MASK = 1ULL &lt;&lt; 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00677">677</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="ae8ad58ca01cbc71c3d9a52590db0ecd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8ad58ca01cbc71c3d9a52590db0ecd0">&#9670;&nbsp;</a></span>STATUS_UPIE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::STATUS_UPIE_MASK = 1ULL &lt;&lt; 4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00674">674</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a25cd04f5f63bfb953e7fd663f902ad5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25cd04f5f63bfb953e7fd663f902ad5b">&#9670;&nbsp;</a></span>STATUS_UXL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::STATUS_UXL_MASK = 3ULL &lt;&lt; UXL_OFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00661">661</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a29300392817ed220434b7a5db7bccd17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29300392817ed220434b7a5db7bccd17">&#9670;&nbsp;</a></span>STATUS_XS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::STATUS_XS_MASK = 3ULL &lt;&lt; 15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00668">668</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a9b04d507b1f6e6d38b3756d298c31cab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b04d507b1f6e6d38b3756d298c31cab">&#9670;&nbsp;</a></span>sti</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; RiscvISA::sti</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00642">642</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="cp__annotate_8hh_source.html#l00121">CPA::hwWe()</a>, and <a class="el" href="cp__annotate_8cc_source.html#l00098">AnnotateDumpCallback::process()</a>.</p>

</div>
</div>
<a id="a4674c3e6da0575e957907eadef495444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4674c3e6da0575e957907eadef495444">&#9670;&nbsp;</a></span>STI_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::STI_MASK = 1ULL &lt;&lt; 5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00703">703</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a804527fb566aeba125f327e247b8b79a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a804527fb566aeba125f327e247b8b79a">&#9670;&nbsp;</a></span>su</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 12&gt; RiscvISA::su</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00255">255</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ad5a44391b681c76db984e122283cd540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5a44391b681c76db984e122283cd540">&#9670;&nbsp;</a></span>sum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;18&gt; RiscvISA::sum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00617">617</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="inet_8cc_source.html#l00215">Net::__tu_cksum()</a>, <a class="el" href="inet_8cc_source.html#l00225">Net::__tu_cksum6()</a>, <a class="el" href="inet_8cc_source.html#l00208">Net::cksum()</a>, <a class="el" href="stattest_8cc_source.html#l00129">StatTest::init()</a>, <a class="el" href="traffic__gen_8cc_source.html#l00135">TrafficGen::parseConfig()</a>, <a class="el" href="bitfield_8hh_source.html#l00249">popCount()</a>, <a class="el" href="SimpleNetwork_8cc_source.html#l00133">SimpleNetwork::regStats()</a>, <a class="el" href="GarnetNetwork_8cc_source.html#l00255">GarnetNetwork::regStats()</a>, <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l00398">FullO3CPU&lt; O3CPUImpl &gt;::regStats()</a>, <a class="el" href="synth_2add__chain_2display_8h_source.html#l00045">SC_MODULE()</a>, and <a class="el" href="coroutine_8test_8cc_source.html#l00146">TEST()</a>.</p>

</div>
</div>
<a id="af781a9b91ead9b5b637db0f7268e8a66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af781a9b91ead9b5b637db0f7268e8a66">&#9670;&nbsp;</a></span>sx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6&gt; RiscvISA::sx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00134">134</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="abc8b2234ce83779e448b3504c59b7c9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc8b2234ce83779e448b3504c59b7c9f">&#9670;&nbsp;</a></span>sxl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;35, 34&gt; RiscvISA::sxl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00611">611</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a4c442586676373e6c58c20ad84b8a25c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c442586676373e6c58c20ad84b8a25c">&#9670;&nbsp;</a></span>SXL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const off_t RiscvISA::SXL_OFFSET = 34</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00650">650</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="riscv_2isa_8cc_source.html#l00061">RiscvISA::ISA::clear()</a>.</p>

</div>
</div>
<a id="ae5e14c204bc27fb31a0af91251198738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5e14c204bc27fb31a0af91251198738">&#9670;&nbsp;</a></span>SyscallArgumentRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;int&gt; RiscvISA::SyscallArgumentRegs = {10, 11, 12, 13, 14, 15, 16}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00112">112</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2riscv_2process_8cc_source.html#l00251">RiscvProcess::getSyscallArg()</a>, and <a class="el" href="arch_2riscv_2process_8cc_source.html#l00263">RiscvProcess::setSyscallArg()</a>.</p>

</div>
</div>
<a id="ae1296b506b374c5cbe247725768c5a38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1296b506b374c5cbe247725768c5a38">&#9670;&nbsp;</a></span>SyscallNumReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int RiscvISA::SyscallNumReg = 17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00113">113</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00191">RiscvISA::SyscallFault::invokeSE()</a>.</p>

</div>
</div>
<a id="a1726323bd417f4b45ff04579c036bea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1726323bd417f4b45ff04579c036bea0">&#9670;&nbsp;</a></span>SyscallPseudoReturnReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int RiscvISA::SyscallPseudoReturnReg = 10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00111">111</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a53d4adc846a54d7dbe271926e9966897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53d4adc846a54d7dbe271926e9966897">&#9670;&nbsp;</a></span>ta</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19, 16&gt; RiscvISA::ta</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00254">254</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a67f4a683aad6ca20fe4b5670e28e2d73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67f4a683aad6ca20fe4b5670e28e2d73">&#9670;&nbsp;</a></span>ThreadPointerReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int RiscvISA::ThreadPointerReg = 4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00104">104</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2riscv_2linux_2linux_8hh_source.html#l00199">RiscvLinux64::archClone()</a>.</p>

</div>
</div>
<a id="aadd51b8eecadba74bf5694f61641469d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadd51b8eecadba74bf5694f61641469d">&#9670;&nbsp;</a></span>ti</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;30&gt; RiscvISA::ti</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00178">178</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a87d700890dd897cbbe17de0b5e0e3274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87d700890dd897cbbe17de0b5e0e3274">&#9670;&nbsp;</a></span>tl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 0 &gt; RiscvISA::tl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00253">253</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="afe5f7c8e9cb64eea801781b44f087b1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe5f7c8e9cb64eea801781b44f087b1b">&#9670;&nbsp;</a></span>ts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 27, 24 &gt; RiscvISA::ts</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00117">117</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="af7d8ba49e139f9f004195f2775433a8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7d8ba49e139f9f004195f2775433a8a">&#9670;&nbsp;</a></span>tsr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;22&gt; RiscvISA::tsr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00613">613</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a6876029c165c2a57593b2427ab96e975"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6876029c165c2a57593b2427ab96e975">&#9670;&nbsp;</a></span>tu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;30, 28&gt; RiscvISA::tu</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00251">251</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a79d1cea948d6472133383e43e85921a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79d1cea948d6472133383e43e85921a3">&#9670;&nbsp;</a></span>tvm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;20&gt; RiscvISA::tvm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00615">615</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="acc2eeb4e0214d0c3ff24ad9bba703c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc2eeb4e0214d0c3ff24ad9bba703c58">&#9670;&nbsp;</a></span>tw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21&gt; RiscvISA::tw</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00614">614</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="ab58c94f3bf5d03e8b74cd03993df0a9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab58c94f3bf5d03e8b74cd03993df0a9e">&#9670;&nbsp;</a></span>u</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; RiscvISA::u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00301">301</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a18c23a4d2cbf340b55887177ba95b7e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18c23a4d2cbf340b55887177ba95b7e2">&#9670;&nbsp;</a></span>uei</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; RiscvISA::uei</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00640">640</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="af0306abe94fbd4388be05382beeea594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0306abe94fbd4388be05382beeea594">&#9670;&nbsp;</a></span>UEI_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::UEI_MASK = 1ULL &lt;&lt; 8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00701">701</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a72644ea25bbf4f980b43645b3611bfd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72644ea25bbf4f980b43645b3611bfd3">&#9670;&nbsp;</a></span>UI_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::UI_MASK = <a class="el" href="namespaceRiscvISA.html#af0306abe94fbd4388be05382beeea594">UEI_MASK</a> | <a class="el" href="namespaceRiscvISA.html#a6e91a6b8124e7e70be61233faf4966cf">UTI_MASK</a> | <a class="el" href="namespaceRiscvISA.html#a05cc15deeb7308d7c54f505e8eed78bb">USI_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00714">714</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a7102dc4ffd7573451b39e6d60a94fa0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7102dc4ffd7573451b39e6d60a94fa0b">&#9670;&nbsp;</a></span>uie</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;0&gt; RiscvISA::uie</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00628">628</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a79af964838a5b78932e01d5a47c0bbbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79af964838a5b78932e01d5a47c0bbbb">&#9670;&nbsp;</a></span>um</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; RiscvISA::um</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00137">137</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a1dbc57891158d65a5bc09308baa576d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dbc57891158d65a5bc09308baa576d9">&#9670;&nbsp;</a></span>upie</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; RiscvISA::upie</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00625">625</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a268fcf99a9268f654c600445e9c143f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a268fcf99a9268f654c600445e9c143f1">&#9670;&nbsp;</a></span>UpperBitMask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceRiscvISA.html#a1caf064f0a17d7fac1a82085c6782a0f">MachInst</a> RiscvISA::UpperBitMask = <a class="el" href="namespaceRiscvISA.html#af0e0fca9eab0ad07304f1db6846ecb23">LowerBitMask</a> &lt;&lt; sizeof(<a class="el" href="namespaceRiscvISA.html#a1caf064f0a17d7fac1a82085c6782a0f">MachInst</a>) * 4</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2decoder_8cc_source.html#l00041">41</a> of file <a class="el" href="riscv_2decoder_8cc_source.html">decoder.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="riscv_2decoder_8cc_source.html#l00053">RiscvISA::Decoder::moreBytes()</a>.</p>

</div>
</div>
<a id="ab265f2faa7b909c89924f9a86832593b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab265f2faa7b909c89924f9a86832593b">&#9670;&nbsp;</a></span>usi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;0&gt; RiscvISA::usi</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00646">646</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a05cc15deeb7308d7c54f505e8eed78bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05cc15deeb7308d7c54f505e8eed78bb">&#9670;&nbsp;</a></span>USI_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::USI_MASK = 1ULL &lt;&lt; 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00707">707</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="aa966757e6bbca8553f6bd22cee30a5e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa966757e6bbca8553f6bd22cee30a5e7">&#9670;&nbsp;</a></span>USTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::USTATUS_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= <a class="code" href="namespaceRiscvISA.html#a942bf0088d393c2fecd7bb427b82dc17">STATUS_SD_MASK</a> | <a class="code" href="namespaceRiscvISA.html#ac28254f1b7515ed9a802f9cc65b384d7">STATUS_MXR_MASK</a> |</div><div class="line">                            <a class="code" href="namespaceRiscvISA.html#a919c5dab470808d32d0f4670626ac7fd">STATUS_SUM_MASK</a> | <a class="code" href="namespaceRiscvISA.html#a29300392817ed220434b7a5db7bccd17">STATUS_XS_MASK</a> |</div><div class="line">                            <a class="code" href="namespaceRiscvISA.html#aa1c2bb50f0ed30d0c7b9f5a243748f61">STATUS_FS_MASK</a> | <a class="code" href="namespaceRiscvISA.html#ae8ad58ca01cbc71c3d9a52590db0ecd0">STATUS_UPIE_MASK</a> |</div><div class="line">                            <a class="code" href="namespaceRiscvISA.html#a47317a26f37426760005f8f238bd0d76">STATUS_UIE_MASK</a></div><div class="ttc" id="namespaceRiscvISA_html_a919c5dab470808d32d0f4670626ac7fd"><div class="ttname"><a href="namespaceRiscvISA.html#a919c5dab470808d32d0f4670626ac7fd">RiscvISA::STATUS_SUM_MASK</a></div><div class="ttdeci">const RegVal STATUS_SUM_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00666">registers.hh:666</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a29300392817ed220434b7a5db7bccd17"><div class="ttname"><a href="namespaceRiscvISA.html#a29300392817ed220434b7a5db7bccd17">RiscvISA::STATUS_XS_MASK</a></div><div class="ttdeci">const RegVal STATUS_XS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00668">registers.hh:668</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ac28254f1b7515ed9a802f9cc65b384d7"><div class="ttname"><a href="namespaceRiscvISA.html#ac28254f1b7515ed9a802f9cc65b384d7">RiscvISA::STATUS_MXR_MASK</a></div><div class="ttdeci">const RegVal STATUS_MXR_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00665">registers.hh:665</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ae8ad58ca01cbc71c3d9a52590db0ecd0"><div class="ttname"><a href="namespaceRiscvISA.html#ae8ad58ca01cbc71c3d9a52590db0ecd0">RiscvISA::STATUS_UPIE_MASK</a></div><div class="ttdeci">const RegVal STATUS_UPIE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00674">registers.hh:674</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a942bf0088d393c2fecd7bb427b82dc17"><div class="ttname"><a href="namespaceRiscvISA.html#a942bf0088d393c2fecd7bb427b82dc17">RiscvISA::STATUS_SD_MASK</a></div><div class="ttdeci">const RegVal STATUS_SD_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00659">registers.hh:659</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_aa1c2bb50f0ed30d0c7b9f5a243748f61"><div class="ttname"><a href="namespaceRiscvISA.html#aa1c2bb50f0ed30d0c7b9f5a243748f61">RiscvISA::STATUS_FS_MASK</a></div><div class="ttdeci">const RegVal STATUS_FS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00669">registers.hh:669</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a47317a26f37426760005f8f238bd0d76"><div class="ttname"><a href="namespaceRiscvISA.html#a47317a26f37426760005f8f238bd0d76">RiscvISA::STATUS_UIE_MASK</a></div><div class="ttdeci">const RegVal STATUS_UIE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00677">registers.hh:677</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00694">694</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a5109f05900a3b96acc1548d52c482f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5109f05900a3b96acc1548d52c482f63">&#9670;&nbsp;</a></span>uti</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; RiscvISA::uti</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00643">643</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a6e91a6b8124e7e70be61233faf4966cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e91a6b8124e7e70be61233faf4966cf">&#9670;&nbsp;</a></span>UTI_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::UTI_MASK = 1ULL &lt;&lt; 4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00704">704</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a058bd55b47aeb26d59ce5b9db7945dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a058bd55b47aeb26d59ce5b9db7945dec">&#9670;&nbsp;</a></span>ux</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; RiscvISA::ux</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00135">135</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ac1987250a173b3da467a48ff9fbf9925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1987250a173b3da467a48ff9fbf9925">&#9670;&nbsp;</a></span>uxl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;33, 32&gt; RiscvISA::uxl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00612">612</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a0c7bb4c4890f1f3980f6d5b0365bd437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c7bb4c4890f1f3980f6d5b0365bd437">&#9670;&nbsp;</a></span>UXL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const off_t RiscvISA::UXL_OFFSET = 32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00651">651</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="riscv_2isa_8cc_source.html#l00061">RiscvISA::ISA::clear()</a>.</p>

</div>
</div>
<a id="a0c9365abade9858897e89b37f5ff2f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c9365abade9858897e89b37f5ff2f29">&#9670;&nbsp;</a></span>v</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; RiscvISA::v</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00060">60</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a66dfc3654c923021c946931c0fad0dc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66dfc3654c923021c946931c0fad0dc6">&#9670;&nbsp;</a></span>vaddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::vaddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00277">277</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="riscv_2tlb_8hh_source.html#l00092">RiscvISA::TLB::getsize()</a>, and <a class="el" href="riscv_2vtophys_8hh_source.html#l00049">vtophys()</a>.</p>

</div>
</div>
<a id="a8039f4fa9e555a26766658cff65efb90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8039f4fa9e555a26766658cff65efb90">&#9670;&nbsp;</a></span>VecPredRegHasPackedRepr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr bool RiscvISA::VecPredRegHasPackedRepr = ::<a class="el" href="vec__pred__reg_8hh.html#a902eaf18580bec510e4f375e28648b31">DummyVecPredRegHasPackedRepr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00085">85</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a1cc7a1db7a9e7576f00377a95e0afb4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cc7a1db7a9e7576f00377a95e0afb4d">&#9670;&nbsp;</a></span>VecPredRegSizeBits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr size_t RiscvISA::VecPredRegSizeBits = ::<a class="el" href="vec__pred__reg_8hh.html#aae698686138f7546a7a6b236de71b339">DummyVecPredRegSizeBits</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00084">84</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="aa522904107c6e995ec302d470a9f3902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa522904107c6e995ec302d470a9f3902">&#9670;&nbsp;</a></span>VecRegSizeBytes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr size_t RiscvISA::VecRegSizeBytes = ::<a class="el" href="vec__reg_8hh.html#a1a9594d94b3efdcebe1734e2eda00c18">DummyVecRegSizeBytes</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00078">78</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="afc6463f453e1a45889655581921a04de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc6463f453e1a45889655581921a04de">&#9670;&nbsp;</a></span>veic</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6&gt; RiscvISA::veic</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00267">267</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a0d02fb5a608227533af4066247fd5b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d02fb5a608227533af4066247fd5b3b">&#9670;&nbsp;</a></span>vi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; RiscvISA::vi</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00227">227</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a77de7ca256deb48d7a9f4b0d1d561436"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77de7ca256deb48d7a9f4b0d1d561436">&#9670;&nbsp;</a></span>vint</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; RiscvISA::vint</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00268">268</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ae1ed74c050abab4ef188c45d0e240b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1ed74c050abab4ef188c45d0e240b2a">&#9670;&nbsp;</a></span>vpn2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;39, 13&gt; RiscvISA::vpn2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00099">99</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="aae8cfbf8050207362d2a52e0f78ba767"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae8cfbf8050207362d2a52e0f78ba767">&#9670;&nbsp;</a></span>vpn2x</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12, 11&gt; RiscvISA::vpn2x</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00100">100</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a3ed1dfe8b64fdf0e36bfd3a001f70309"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ed1dfe8b64fdf0e36bfd3a001f70309">&#9670;&nbsp;</a></span>vs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9, 5&gt; RiscvISA::vs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00148">148</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="abf2004d06baba0803e707671fb37ce50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf2004d06baba0803e707671fb37ce50">&#9670;&nbsp;</a></span>w</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 30 &gt; RiscvISA::w</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00280">280</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ac9d10bfa9d3cd2bb1cc3b9e0d53a7ae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9d10bfa9d3cd2bb1cc3b9e0d53a7ae5">&#9670;&nbsp;</a></span>WARN_FAILURE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int RiscvISA::WARN_FAILURE = 10000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2locked__mem_8hh_source.html#l00067">67</a> of file <a class="el" href="riscv_2locked__mem_8hh_source.html">locked_mem.hh</a>.</p>

</div>
</div>
<a id="aa97bc40347d965553af21d33a87fbec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa97bc40347d965553af21d33a87fbec4">&#9670;&nbsp;</a></span>wired</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::wired</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00088">88</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="ae06b592e2ab5dff851ec8015a396eb2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae06b592e2ab5dff851ec8015a396eb2d">&#9670;&nbsp;</a></span>wp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;22&gt; RiscvISA::wp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00184">184</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a7c310ae9d346bb059b8232c2bb7bbd2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c310ae9d346bb059b8232c2bb7bbd2a">&#9670;&nbsp;</a></span>wr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; RiscvISA::wr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2pra__constants_8hh_source.html#l00243">243</a> of file <a class="el" href="riscv_2pra__constants_8hh_source.html">pra_constants.hh</a>.</p>

</div>
</div>
<a id="a1b97a1a2fdad753aadcdc37fb1e7d820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b97a1a2fdad753aadcdc37fb1e7d820">&#9670;&nbsp;</a></span>xs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;16, 15&gt; RiscvISA::xs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00619">619</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a3982c11c7485bcc725bf0c177b9bb7e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3982c11c7485bcc725bf0c177b9bb7e2">&#9670;&nbsp;</a></span>ZeroReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int RiscvISA::ZeroReg = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv_2registers_8hh_source.html#l00100">100</a> of file <a class="el" href="riscv_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:27 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
