# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"fsm1_tb_func_impl.v" \
"../../../../../Deney6.srcs/sim_1/new/fsm1_tb.v" \

# Do not sort compile order
nosort
