$date
	Sat Oct 18 18:20:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module T_ff_tb $end
$var wire 1 ! Q $end
$var reg 1 " T $end
$var reg 1 # clk $end
$scope module inst $end
$var wire 1 " T $end
$var wire 1 # clk $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
1"
0!
$end
#5
0"
1#
#10
1"
0#
#15
0"
1#
#20
1"
0#
#25
1!
1#
