// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module VFAlu(
  input          clock,
  input          reset,
  input          io_in_valid,
  input  [8:0]   io_in_bits_ctrl_fuOpType,
  input  [1:0]   io_in_bits_ctrl_vpu_vsew,
  input  [2:0]   io_in_bits_ctrl_vpu_vlmul,
  input          io_in_bits_ctrl_vpu_vm,
  input          io_in_bits_ctrl_vpu_fpu_isFoldTo1_2,
  input          io_in_bits_ctrl_vpu_fpu_isFoldTo1_4,
  input          io_in_bits_ctrl_vpu_fpu_isFoldTo1_8,
  input  [6:0]   io_in_bits_ctrl_vpu_vuopIdx,
  input  [8:0]   io_in_bits_ctrlPipe_0_fuOpType,
  input  [1:0]   io_in_bits_ctrlPipe_0_vpu_vsew,
  input  [2:0]   io_in_bits_ctrlPipe_0_vpu_vlmul,
  input  [6:0]   io_in_bits_ctrlPipe_0_vpu_vuopIdx,
  input  [8:0]   io_in_bits_ctrlPipe_1_fuOpType,
  input          io_in_bits_ctrlPipe_1_robIdx_flag,
  input  [7:0]   io_in_bits_ctrlPipe_1_robIdx_value,
  input  [7:0]   io_in_bits_ctrlPipe_1_pdest,
  input          io_in_bits_ctrlPipe_1_fpWen,
  input          io_in_bits_ctrlPipe_1_vecWen,
  input          io_in_bits_ctrlPipe_1_v0Wen,
  input          io_in_bits_ctrlPipe_1_fpu_wflags,
  input          io_in_bits_ctrlPipe_1_vpu_vma,
  input          io_in_bits_ctrlPipe_1_vpu_vta,
  input  [1:0]   io_in_bits_ctrlPipe_1_vpu_vsew,
  input  [2:0]   io_in_bits_ctrlPipe_1_vpu_vlmul,
  input          io_in_bits_ctrlPipe_1_vpu_vm,
  input  [7:0]   io_in_bits_ctrlPipe_1_vpu_vstart,
  input          io_in_bits_ctrlPipe_1_vpu_fpu_isFoldTo1_2,
  input          io_in_bits_ctrlPipe_1_vpu_fpu_isFoldTo1_4,
  input          io_in_bits_ctrlPipe_1_vpu_fpu_isFoldTo1_8,
  input  [6:0]   io_in_bits_ctrlPipe_1_vpu_vuopIdx,
  input          io_in_bits_ctrlPipe_1_vpu_lastUop,
  input          io_in_bits_ctrlPipe_1_vpu_isNarrow,
  input          io_in_bits_ctrlPipe_1_vpu_isDstMask,
  input          io_in_bits_validPipe_1,
  input  [7:0]   io_in_bits_data_src_4,
  input  [127:0] io_in_bits_data_src_3,
  input  [127:0] io_in_bits_data_src_1,
  input  [127:0] io_in_bits_data_src_0,
  input  [7:0]   io_in_bits_dataPipe_0_src_4,
  input  [7:0]   io_in_bits_dataPipe_1_src_4,
  input  [127:0] io_in_bits_dataPipe_1_src_3,
  input  [127:0] io_in_bits_dataPipe_1_src_2,
  output         io_out_valid,
  output         io_out_bits_ctrl_robIdx_flag,
  output [7:0]   io_out_bits_ctrl_robIdx_value,
  output [7:0]   io_out_bits_ctrl_pdest,
  output         io_out_bits_ctrl_fpWen,
  output         io_out_bits_ctrl_vecWen,
  output         io_out_bits_ctrl_v0Wen,
  output         io_out_bits_ctrl_fpu_wflags,
  output [127:0] io_out_bits_res_data,
  output [4:0]   io_out_bits_res_fflags,
  input  [2:0]   io_frm
);

  wire [127:0]    _mgtu_io_out_vd;
  wire [127:0]    _mgu_io_out_vd;
  wire [31:0]     _vs1Split_io_outVec32b_0;
  wire [31:0]     _vs1Split_io_outVec32b_1;
  wire [31:0]     _vs1Split_io_outVec32b_2;
  wire [31:0]     _vs1Split_io_outVec32b_3;
  wire [63:0]     _vs1Split_io_outVec64b_0;
  wire [63:0]     _vs1Split_io_outVec64b_1;
  wire [31:0]     _vs2Split_io_outVec32b_0;
  wire [31:0]     _vs2Split_io_outVec32b_1;
  wire [31:0]     _vs2Split_io_outVec32b_2;
  wire [31:0]     _vs2Split_io_outVec32b_3;
  wire [63:0]     _vs2Split_io_outVec64b_0;
  wire [63:0]     _vs2Split_io_outVec64b_1;
  wire [63:0]     _vfalus_1_io_fp_result;
  wire [19:0]     _vfalus_1_io_fflags;
  wire [63:0]     _vfalus_0_io_fp_result;
  wire [19:0]     _vfalus_0_io_fflags;
  reg             validVecThisFu_1;
  wire [127:0]    srcMask =
    io_in_bits_ctrl_vpu_vm
      ? 128'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
      : io_in_bits_data_src_3;
  wire            _isFirstGroupUop_T_10 = io_in_bits_ctrl_vpu_vlmul == 3'h3;
  wire            isFirstGroupUop =
    io_in_bits_ctrl_vpu_vuopIdx == 7'h0 | io_in_bits_ctrl_vpu_vuopIdx == 7'h1
    & (io_in_bits_ctrl_vpu_vlmul == 3'h2 | _isFirstGroupUop_T_10)
    | (io_in_bits_ctrl_vpu_vuopIdx == 7'h2 | io_in_bits_ctrl_vpu_vuopIdx == 7'h3)
    & _isFirstGroupUop_T_10;
  wire            _vfalus_1_io_maskForReduction_T = io_in_bits_ctrl_fuOpType == 9'h16;
  wire            _vfalus_1_io_is_vfwredosum_T = io_in_bits_ctrl_fuOpType == 9'h36;
  wire            _fp_bIsFpCanonicalNAN_1_T_5 = io_in_bits_ctrl_vpu_vsew == 2'h1;
  wire            _fp_bIsFpCanonicalNAN_1_T = io_in_bits_ctrl_vpu_vsew == 2'h2;
  wire [5:0]      _maskRshiftWidthForReduction_T_12 =
    _fp_bIsFpCanonicalNAN_1_T_5 ? {io_in_bits_ctrl_vpu_vuopIdx[1:0], 4'h0} : 6'h0;
  wire [4:0]      _GEN =
    _maskRshiftWidthForReduction_T_12[4:0]
    | (_fp_bIsFpCanonicalNAN_1_T ? {io_in_bits_ctrl_vpu_vuopIdx[1:0], 3'h0} : 5'h0);
  wire [382:0]    _vlMaskForReduction_T_1 =
    383'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF << io_in_bits_data_src_4;
  wire [127:0]    _GEN_0 = ~(_vlMaskForReduction_T_1[127:0]) & srcMask;
  wire [382:0]    _srcMaskRShiftForReduction_T_1 =
    {255'h0, _GEN_0}
    >> (_vfalus_1_io_maskForReduction_T | _vfalus_1_io_is_vfwredosum_T
          ? io_in_bits_ctrl_vpu_vuopIdx[5:0]
          : {_maskRshiftWidthForReduction_T_12[5],
             _GEN[4],
             _GEN[3:0]
               | ((&io_in_bits_ctrl_vpu_vsew)
                    ? {io_in_bits_ctrl_vpu_vuopIdx[1:0], 2'h0}
                    : 4'h0)});
  reg             existMaskReg;
  wire            isScalarMove =
    io_in_bits_ctrl_fuOpType == 9'h11 | io_in_bits_ctrl_fuOpType == 9'h12;
  wire [5:0]      _maskRshiftWidth_T_9 =
    _fp_bIsFpCanonicalNAN_1_T_5 ? {io_in_bits_ctrl_vpu_vuopIdx[2:0], 3'h0} : 6'h0;
  wire [4:0]      _GEN_1 =
    _maskRshiftWidth_T_9[4:0]
    | (_fp_bIsFpCanonicalNAN_1_T ? {io_in_bits_ctrl_vpu_vuopIdx[2:0], 2'h0} : 5'h0);
  wire [127:0]    _srcMaskRShift_T =
    srcMask
    >> {122'h0,
        _maskRshiftWidth_T_9[5],
        _GEN_1[4],
        _GEN_1[3:0]
          | ((&io_in_bits_ctrl_vpu_vsew)
               ? {io_in_bits_ctrl_vpu_vuopIdx[2:0], 1'h0}
               : 4'h0)};
  wire [2:0]      inIsFold =
    {io_in_bits_ctrl_vpu_fpu_isFoldTo1_8,
     io_in_bits_ctrl_vpu_fpu_isFoldTo1_4,
     io_in_bits_ctrl_vpu_fpu_isFoldTo1_2};
  wire            _vfalus_1_io_maskForReduction_outMask_T_2 =
    io_in_bits_ctrl_vpu_vsew == 2'h1;
  wire [1:0]      _GEN_2 = {2{io_in_bits_ctrl_vpu_fpu_isFoldTo1_2}};
  wire [5:0]      _GEN_3 =
    {6{io_in_bits_ctrl_vpu_fpu_isFoldTo1_2}}
    | (io_in_bits_ctrl_vpu_fpu_isFoldTo1_4 ? 6'h33 : 6'h0);
  wire [4:0]      _GEN_4 =
    _GEN_3[4:0] | (io_in_bits_ctrl_vpu_fpu_isFoldTo1_8 ? 5'h11 : 5'h0);
  wire            _vfalus_1_io_maskForReduction_isFold_T =
    io_in_bits_ctrl_vpu_fpu_isFoldTo1_2 | io_in_bits_ctrl_vpu_fpu_isFoldTo1_4;
  wire            vfalus_0_io_maskForReduction_isFold =
    _vfalus_1_io_maskForReduction_isFold_T | io_in_bits_ctrl_vpu_fpu_isFoldTo1_8;
  wire [7:0]      vfalus_0_io_maskForReduction_f32FirstNotFoldMask =
    {2'h0,
     _srcMaskRShiftForReduction_T_1[5:4],
     2'h0,
     _srcMaskRShiftForReduction_T_1[1:0]};
  wire [7:0]      vfalus_0_io_maskForReduction_f16FirstNotFoldMask =
    {_srcMaskRShiftForReduction_T_1[11:8], _srcMaskRShiftForReduction_T_1[3:0]};
  wire [7:0]      _GEN_5 =
    {2'h0,
     io_in_bits_ctrl_vpu_fpu_isFoldTo1_2,
     (io_in_bits_ctrl_vpu_fpu_isFoldTo1_2 ? 5'h13 : 5'h0)
       | (io_in_bits_ctrl_vpu_fpu_isFoldTo1_4 ? 5'h11 : 5'h0)};
  wire [7:0]      vfalus_0_io_maskForReduction_outMask =
    ((&io_in_bits_ctrl_vpu_vsew)
       ? (_vfalus_1_io_maskForReduction_T | _vfalus_1_io_is_vfwredosum_T
            ? {3'h0,
               vfalus_0_io_maskForReduction_isFold
                 ? _srcMaskRShiftForReduction_T_1[1]
                 : _srcMaskRShiftForReduction_T_1[2],
               3'h0,
               _srcMaskRShiftForReduction_T_1[0]}
            : isFirstGroupUop
                ? {3'h0,
                   vfalus_0_io_maskForReduction_isFold
                     ? {_srcMaskRShiftForReduction_T_1[0],
                        3'h0,
                        _srcMaskRShiftForReduction_T_1[1]}
                     : {_srcMaskRShiftForReduction_T_1[2],
                        3'h0,
                        _srcMaskRShiftForReduction_T_1[0]}}
                : vfalus_0_io_maskForReduction_isFold ? 8'h11 : 8'hFF)
       : 8'h0)
    | (_fp_bIsFpCanonicalNAN_1_T
         ? (_vfalus_1_io_maskForReduction_T | _vfalus_1_io_is_vfwredosum_T
              ? (vfalus_0_io_maskForReduction_isFold
                   ? (io_in_bits_ctrl_vpu_fpu_isFoldTo1_2
                        ? {2'h0,
                           _srcMaskRShiftForReduction_T_1[3:2],
                           2'h0,
                           _srcMaskRShiftForReduction_T_1[1:0]}
                        : 8'h0)
                     | (io_in_bits_ctrl_vpu_fpu_isFoldTo1_4
                          ? {3'h0,
                             _srcMaskRShiftForReduction_T_1[1],
                             3'h0,
                             _srcMaskRShiftForReduction_T_1[0]}
                          : 8'h0)
                   : vfalus_0_io_maskForReduction_f32FirstNotFoldMask)
              : isFirstGroupUop
                  ? (vfalus_0_io_maskForReduction_isFold
                       ? (io_in_bits_ctrl_vpu_fpu_isFoldTo1_2
                            ? {2'h0,
                               _srcMaskRShiftForReduction_T_1[1:0],
                               2'h0,
                               _srcMaskRShiftForReduction_T_1[3:2]}
                            : 8'h0)
                         | (io_in_bits_ctrl_vpu_fpu_isFoldTo1_4
                              ? {3'h0,
                                 _srcMaskRShiftForReduction_T_1[0],
                                 3'h0,
                                 _srcMaskRShiftForReduction_T_1[1]}
                              : 8'h0)
                       : vfalus_0_io_maskForReduction_f32FirstNotFoldMask)
                  : vfalus_0_io_maskForReduction_isFold ? _GEN_5 : 8'hFF)
         : 8'h0)
    | (_vfalus_1_io_maskForReduction_outMask_T_2
         ? (_vfalus_1_io_maskForReduction_T | _vfalus_1_io_is_vfwredosum_T
              ? (vfalus_0_io_maskForReduction_isFold
                   ? (io_in_bits_ctrl_vpu_fpu_isFoldTo1_2
                        ? _srcMaskRShiftForReduction_T_1[7:0]
                        : 8'h0)
                     | (io_in_bits_ctrl_vpu_fpu_isFoldTo1_4
                          ? {2'h0,
                             _srcMaskRShiftForReduction_T_1[3:2],
                             2'h0,
                             _srcMaskRShiftForReduction_T_1[1:0]}
                          : 8'h0)
                     | (io_in_bits_ctrl_vpu_fpu_isFoldTo1_8
                          ? {3'h0,
                             _srcMaskRShiftForReduction_T_1[1],
                             3'h0,
                             _srcMaskRShiftForReduction_T_1[0]}
                          : 8'h0)
                   : vfalus_0_io_maskForReduction_f16FirstNotFoldMask)
              : isFirstGroupUop
                  ? (vfalus_0_io_maskForReduction_isFold
                       ? (io_in_bits_ctrl_vpu_fpu_isFoldTo1_2
                            ? {_srcMaskRShiftForReduction_T_1[3:0],
                               _srcMaskRShiftForReduction_T_1[7:4]}
                            : 8'h0)
                         | (io_in_bits_ctrl_vpu_fpu_isFoldTo1_4
                              ? {2'h0,
                                 _srcMaskRShiftForReduction_T_1[1:0],
                                 2'h0,
                                 _srcMaskRShiftForReduction_T_1[3:2]}
                              : 8'h0)
                         | (io_in_bits_ctrl_vpu_fpu_isFoldTo1_8
                              ? {3'h0,
                                 _srcMaskRShiftForReduction_T_1[0],
                                 3'h0,
                                 _srcMaskRShiftForReduction_T_1[1]}
                              : 8'h0)
                       : vfalus_0_io_maskForReduction_f16FirstNotFoldMask)
                  : vfalus_0_io_maskForReduction_isFold
                      ? {_GEN_2, _GEN_3[5], _GEN_4}
                      : 8'hFF)
         : 8'h0);
  wire [1:0]      _vfalus_1_io_fp_format_T = 2'(io_in_bits_ctrl_vpu_vsew + 2'h1);
  wire            vfalus_1_io_maskForReduction_isFold =
    _vfalus_1_io_maskForReduction_isFold_T | io_in_bits_ctrl_vpu_fpu_isFoldTo1_8;
  wire [7:0]      vfalus_1_io_maskForReduction_f32FirstNotFoldMask =
    {2'h0,
     _srcMaskRShiftForReduction_T_1[7:6],
     2'h0,
     _srcMaskRShiftForReduction_T_1[3:2]};
  wire [7:0]      vfalus_1_io_maskForReduction_f16FirstNotFoldMask =
    {_srcMaskRShiftForReduction_T_1[15:12], _srcMaskRShiftForReduction_T_1[7:4]};
  wire [7:0]      vfalus_1_io_maskForReduction_outMask =
    ((&io_in_bits_ctrl_vpu_vsew)
       ? (_vfalus_1_io_maskForReduction_T | _vfalus_1_io_is_vfwredosum_T
            ? {3'h0,
               vfalus_1_io_maskForReduction_isFold
                 ? {_srcMaskRShiftForReduction_T_1[1],
                    3'h0,
                    _srcMaskRShiftForReduction_T_1[0]}
                 : {_srcMaskRShiftForReduction_T_1[3],
                    3'h0,
                    _srcMaskRShiftForReduction_T_1[1]}}
            : isFirstGroupUop
                ? {3'h0,
                   vfalus_1_io_maskForReduction_isFold
                     ? _srcMaskRShiftForReduction_T_1[0]
                     : _srcMaskRShiftForReduction_T_1[3],
                   3'h0,
                   _srcMaskRShiftForReduction_T_1[1]}
                : vfalus_1_io_maskForReduction_isFold ? 8'h11 : 8'hFF)
       : 8'h0)
    | (_fp_bIsFpCanonicalNAN_1_T
         ? (_vfalus_1_io_maskForReduction_T | _vfalus_1_io_is_vfwredosum_T
              ? (vfalus_1_io_maskForReduction_isFold
                   ? (io_in_bits_ctrl_vpu_fpu_isFoldTo1_2
                        ? {2'h0,
                           _srcMaskRShiftForReduction_T_1[3:2],
                           2'h0,
                           _srcMaskRShiftForReduction_T_1[1:0]}
                        : 8'h0)
                     | (io_in_bits_ctrl_vpu_fpu_isFoldTo1_4
                          ? {3'h0,
                             _srcMaskRShiftForReduction_T_1[1],
                             3'h0,
                             _srcMaskRShiftForReduction_T_1[0]}
                          : 8'h0)
                   : vfalus_1_io_maskForReduction_f32FirstNotFoldMask)
              : isFirstGroupUop
                  ? (vfalus_1_io_maskForReduction_isFold
                       ? (io_in_bits_ctrl_vpu_fpu_isFoldTo1_2
                            ? {2'h0,
                               _srcMaskRShiftForReduction_T_1[1:0],
                               2'h0,
                               _srcMaskRShiftForReduction_T_1[3:2]}
                            : 8'h0)
                         | (io_in_bits_ctrl_vpu_fpu_isFoldTo1_4
                              ? {3'h0,
                                 _srcMaskRShiftForReduction_T_1[0],
                                 3'h0,
                                 _srcMaskRShiftForReduction_T_1[1]}
                              : 8'h0)
                       : vfalus_1_io_maskForReduction_f32FirstNotFoldMask)
                  : vfalus_1_io_maskForReduction_isFold ? _GEN_5 : 8'hFF)
         : 8'h0)
    | (_vfalus_1_io_maskForReduction_outMask_T_2
         ? (_vfalus_1_io_maskForReduction_T | _vfalus_1_io_is_vfwredosum_T
              ? (vfalus_1_io_maskForReduction_isFold
                   ? (io_in_bits_ctrl_vpu_fpu_isFoldTo1_2
                        ? _srcMaskRShiftForReduction_T_1[7:0]
                        : 8'h0)
                     | (io_in_bits_ctrl_vpu_fpu_isFoldTo1_4
                          ? {2'h0,
                             _srcMaskRShiftForReduction_T_1[3:2],
                             2'h0,
                             _srcMaskRShiftForReduction_T_1[1:0]}
                          : 8'h0)
                     | (io_in_bits_ctrl_vpu_fpu_isFoldTo1_8
                          ? {3'h0,
                             _srcMaskRShiftForReduction_T_1[1],
                             3'h0,
                             _srcMaskRShiftForReduction_T_1[0]}
                          : 8'h0)
                   : vfalus_1_io_maskForReduction_f16FirstNotFoldMask)
              : isFirstGroupUop
                  ? (vfalus_1_io_maskForReduction_isFold
                       ? (io_in_bits_ctrl_vpu_fpu_isFoldTo1_2
                            ? {_srcMaskRShiftForReduction_T_1[3:0],
                               _srcMaskRShiftForReduction_T_1[7:4]}
                            : 8'h0)
                         | (io_in_bits_ctrl_vpu_fpu_isFoldTo1_4
                              ? {2'h0,
                                 _srcMaskRShiftForReduction_T_1[1:0],
                                 2'h0,
                                 _srcMaskRShiftForReduction_T_1[3:2]}
                              : 8'h0)
                         | (io_in_bits_ctrl_vpu_fpu_isFoldTo1_8
                              ? {3'h0,
                                 _srcMaskRShiftForReduction_T_1[0],
                                 3'h0,
                                 _srcMaskRShiftForReduction_T_1[1]}
                              : 8'h0)
                       : vfalus_1_io_maskForReduction_f16FirstNotFoldMask)
                  : vfalus_1_io_maskForReduction_isFold
                      ? {_GEN_2, _GEN_3[5], _GEN_4}
                      : 8'hFF)
         : 8'h0);
  reg  [127:0]    vs1Reg;
  wire            outIsVfRedUnSum = io_in_bits_ctrlPipe_1_fuOpType == 9'h1A;
  wire            _outIsResuction_T_1 = io_in_bits_ctrlPipe_1_fuOpType == 9'h15;
  wire            _outIsResuction_T_3 = io_in_bits_ctrlPipe_1_fuOpType == 9'h14;
  wire            outIsVfRedUnComp = _outIsResuction_T_1 | _outIsResuction_T_3;
  wire            _taIsFalseForVFREDO_T = io_in_bits_ctrlPipe_1_fuOpType == 9'h16;
  wire            _taIsFalseForVFREDO_T_1 = io_in_bits_ctrlPipe_1_fuOpType == 9'h36;
  wire [127:0]    resultDataUInt =
    (outIsVfRedUnSum | _outIsResuction_T_1 | _outIsResuction_T_3)
    & io_in_bits_ctrlPipe_1_vpu_lastUop & ~existMaskReg
      ? vs1Reg
      : {_vfalus_1_io_fp_result, _vfalus_0_io_fp_result};
  wire            _fflagsRedMask_T_3 = io_in_bits_ctrlPipe_1_vpu_vsew == 2'h1;
  wire            _outOldVdForREDO_T_2 = io_in_bits_ctrlPipe_1_vpu_vsew == 2'h2;
  reg             outWiden;
  wire [1:0]      outEew =
    outWiden ? 2'(io_in_bits_ctrlPipe_1_vpu_vsew + 2'h1) : io_in_bits_ctrlPipe_1_vpu_vsew;
  wire [4:0]      vlMax = 5'h10 >> outEew;
  wire [2:0]      outVlmulFix =
    outWiden
      ? 3'(io_in_bits_ctrlPipe_1_vpu_vlmul + 3'h1)
      : io_in_bits_ctrlPipe_1_vpu_vlmul;
  wire            outIsResuction =
    outIsVfRedUnSum | _outIsResuction_T_1 | _outIsResuction_T_3 | _taIsFalseForVFREDO_T
    | _taIsFalseForVFREDO_T_1;
  reg  [7:0]      outVlFix;
  wire [4:0]      vlMaxThisUop =
    io_in_bits_ctrlPipe_1_vpu_vlmul[2]
      ? vlMax >> (outVlmulFix[2] ? 2'(~(outVlmulFix[1:0]) + 2'h1) : outVlmulFix[1:0])
      : vlMax;
  wire [7:0]      _GEN_6 = {5'h0, io_in_bits_ctrlPipe_1_vpu_vuopIdx[2:0]};
  wire [7:0]      _GEN_7 = {3'h0, vlMaxThisUop};
  wire [7:0]      _vlSetThisUop_T_2 = 8'(_GEN_6 * _GEN_7);
  wire [7:0]      vlSetThisUop =
    outVlFix > _vlSetThisUop_T_2 ? 8'(outVlFix - _vlSetThisUop_T_2) : 8'h0;
  wire [7:0]      vlMaskRShift =
    8'hFF >> 4'(4'h8 - (vlSetThisUop < _GEN_7 ? vlSetThisUop[3:0] : vlMaxThisUop[3:0]));
  wire            _outIsFisrtGroup_T_10 = io_in_bits_ctrlPipe_1_vpu_vlmul == 3'h3;
  wire            firstNeedFFlags =
    (io_in_bits_ctrlPipe_1_vpu_vuopIdx[3:0] == 4'h0
     | io_in_bits_ctrlPipe_1_vpu_vuopIdx[3:0] == 4'h1
     & (io_in_bits_ctrlPipe_1_vpu_vlmul == 3'h2 | _outIsFisrtGroup_T_10)
     | (io_in_bits_ctrlPipe_1_vpu_vuopIdx[3:0] == 4'h2
        | io_in_bits_ctrlPipe_1_vpu_vuopIdx[3:0] == 4'h3) & _outIsFisrtGroup_T_10)
    & outIsVfRedUnComp;
  wire            _mgu_io_in_info_ma_T = io_in_bits_ctrlPipe_1_fuOpType == 9'h12;
  wire [127:0]    maskToMgu =
    io_in_bits_ctrlPipe_1_fuOpType == 9'h4 | _mgu_io_in_info_ma_T | outIsResuction
    | io_in_bits_ctrlPipe_1_vpu_vm
      ? 128'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
      : io_in_bits_dataPipe_1_src_3;
  wire [127:0]    _outSrcMaskRShift_T_2 = maskToMgu >> 8'(_GEN_6 * {3'h0, vlMax});
  wire            _elementsInOneUop_T = outEew == 2'h1;
  wire            _elementsInOneUop_T_1 = outEew == 2'h2;
  wire            fflagsRedMask_f32Fold =
    io_in_bits_ctrlPipe_1_vpu_fpu_isFoldTo1_2 | io_in_bits_ctrlPipe_1_vpu_fpu_isFoldTo1_4;
  wire [7:0]      _GEN_8 =
    outIsResuction
      ? {{7{firstNeedFFlags | outIsVfRedUnSum & ~io_in_bits_ctrlPipe_1_vpu_lastUop}}
           & ((~(&io_in_bits_ctrlPipe_1_vpu_vsew)
               | io_in_bits_ctrlPipe_1_vpu_fpu_isFoldTo1_2
                 ? 7'h0
                 : 7'h7F)
              | (_outOldVdForREDO_T_2
                   ? (fflagsRedMask_f32Fold
                        ? {6'h0, io_in_bits_ctrlPipe_1_vpu_fpu_isFoldTo1_2}
                        : 7'h7F)
                   : 7'h0)
              | (_fflagsRedMask_T_3
                   ? (fflagsRedMask_f32Fold | io_in_bits_ctrlPipe_1_vpu_fpu_isFoldTo1_8
                        ? {4'h0,
                           {2{io_in_bits_ctrlPipe_1_vpu_fpu_isFoldTo1_2}},
                           io_in_bits_ctrlPipe_1_vpu_fpu_isFoldTo1_2
                             | io_in_bits_ctrlPipe_1_vpu_fpu_isFoldTo1_4}
                        : 7'h7F)
                   : 7'h0)),
         io_in_bits_ctrlPipe_1_vpu_lastUop & outIsVfRedUnComp | firstNeedFFlags
           | _taIsFalseForVFREDO_T | _taIsFalseForVFREDO_T_1 | outIsVfRedUnSum}
      : ((_elementsInOneUop_T ? _outSrcMaskRShift_T_2[7:0] : 8'h0)
         | (_elementsInOneUop_T_1
              ? {2'h0, _outSrcMaskRShift_T_2[3:2], 2'h0, _outSrcMaskRShift_T_2[1:0]}
              : 8'h0)
         | ((&outEew)
              ? {3'h0, _outSrcMaskRShift_T_2[1], 3'h0, _outSrcMaskRShift_T_2[0]}
              : 8'h0))
        & ((_elementsInOneUop_T ? vlMaskRShift : 8'h0)
           | (_elementsInOneUop_T_1
                ? {2'h0, vlMaskRShift[3:2], 2'h0, vlMaskRShift[1:0]}
                : 8'h0)
           | ((&outEew) ? {3'h0, vlMaskRShift[1], 3'h0, vlMaskRShift[0]} : 8'h0));
  wire            _outOldVdForWREDO_T_7 = io_in_bits_ctrlPipe_1_vpu_vsew == 2'h1;
  wire [5:0]      _cmpResultOldVdRshiftWidth_T_9 =
    _outOldVdForWREDO_T_7 ? {io_in_bits_ctrlPipe_1_vpu_vuopIdx[2:0], 3'h0} : 6'h0;
  wire [4:0]      _GEN_9 =
    _cmpResultOldVdRshiftWidth_T_9[4:0]
    | (_outOldVdForREDO_T_2 ? {io_in_bits_ctrlPipe_1_vpu_vuopIdx[2:0], 2'h0} : 5'h0);
  wire [127:0]    _cmpResultOldVd_T =
    io_in_bits_dataPipe_1_src_2
    >> {122'h0,
        _cmpResultOldVdRshiftWidth_T_9[5],
        _GEN_9[4],
        _GEN_9[3:0]
          | ((&io_in_bits_ctrlPipe_1_vpu_vsew)
               ? {io_in_bits_ctrlPipe_1_vpu_vuopIdx[2:0], 1'h0}
               : 4'h0)};
  wire [6:0]      _GEN_10 =
    {3'h0, _elementsInOneUop_T, _elementsInOneUop_T_1, &outEew, 1'h0};
  wire [7:0]      _GEN_11 =
    {1'h0,
     {1'h0,
      {1'h0,
       io_in_bits_ctrlPipe_1_vpu_vuopIdx[2:0] == 3'h1
         ? {1'h0, _elementsInOneUop_T, _elementsInOneUop_T_1, &outEew, 1'h0}
         : 5'h0}
        | (io_in_bits_ctrlPipe_1_vpu_vuopIdx[2:0] == 3'h2
             ? {1'h0, _elementsInOneUop_T, _elementsInOneUop_T_1, &outEew, 2'h0}
             : 6'h0)
        | (io_in_bits_ctrlPipe_1_vpu_vuopIdx[2:0] == 3'h3
             ? 6'({2'h0, _elementsInOneUop_T, _elementsInOneUop_T_1, &outEew, 1'h0}
                  * 6'h3)
             : 6'h0)}
       | (io_in_bits_ctrlPipe_1_vpu_vuopIdx[2:0] == 3'h4
            ? {1'h0, _elementsInOneUop_T, _elementsInOneUop_T_1, &outEew, 3'h0}
            : 7'h0)
       | (io_in_bits_ctrlPipe_1_vpu_vuopIdx[2:0] == 3'h5 ? 7'(_GEN_10 * 7'h5) : 7'h0)
       | (io_in_bits_ctrlPipe_1_vpu_vuopIdx[2:0] == 3'h6 ? 7'(_GEN_10 * 7'h6) : 7'h0)
       | ((&(io_in_bits_ctrlPipe_1_vpu_vuopIdx[2:0])) ? 7'(_GEN_10 * 7'h7) : 7'h0)};
  wire            outIsFold =
    fflagsRedMask_f32Fold | io_in_bits_ctrlPipe_1_vpu_fpu_isFoldTo1_8;
  wire [111:0]    _outOldVdForREDO_T_6 =
    _outOldVdForWREDO_T_7 ? io_in_bits_dataPipe_1_src_2[127:16] : 112'h0;
  wire [95:0]     _GEN_12 =
    _outOldVdForREDO_T_6[95:0]
    | (_outOldVdForREDO_T_2 ? io_in_bits_dataPipe_1_src_2[127:32] : 96'h0);
  wire [3:0]      numOfUopVFREDOSUM_uvlMax =
    (&io_in_bits_ctrlPipe_1_vpu_vsew)
      ? 4'h2
      : io_in_bits_ctrlPipe_1_vpu_vsew == 2'h2
          ? 4'h4
          : {io_in_bits_ctrlPipe_1_vpu_vsew == 2'h1, 3'h0};
  wire            _mgu_io_in_info_ta_T = io_in_bits_ctrlPipe_1_fuOpType == 9'h11;
  wire            notModifyVd =
    ~_mgu_io_in_info_ta_T & io_in_bits_dataPipe_1_src_4 == 8'h0;
  reg  [1:0]      mgu_io_in_info_eew_r;
  reg  [6:0]      mgu_io_in_info_vdIdx_r;
  always @(posedge clock or posedge reset) begin
    if (reset)
      validVecThisFu_1 <= 1'h0;
    else
      validVecThisFu_1 <= io_in_valid;
  end // always @(posedge, posedge)
  wire [3:0][2:0] _GEN_13 = '{3'h7, 3'h6, 3'h5, 3'h0};
  wire [1:0]      outEew_s0 =
    io_in_bits_ctrl_fuOpType[5]
      ? 2'(io_in_bits_ctrlPipe_0_vpu_vsew + 2'h1)
      : io_in_bits_ctrlPipe_0_vpu_vsew;
  wire            _outIsResuction_s0_T_5 = io_in_bits_ctrlPipe_0_fuOpType == 9'h16;
  wire            _outIsResuction_s0_T_7 = io_in_bits_ctrlPipe_0_fuOpType == 9'h36;
  wire            outIsResuction_s0 =
    io_in_bits_ctrlPipe_0_fuOpType == 9'h1A | io_in_bits_ctrlPipe_0_fuOpType == 9'h15
    | io_in_bits_ctrlPipe_0_fuOpType == 9'h14 | _outIsResuction_s0_T_5
    | _outIsResuction_s0_T_7;
  always @(posedge clock) begin
    if (io_in_valid) begin
      existMaskReg <= |_GEN_0;
      vs1Reg <= io_in_bits_data_src_0;
      outWiden <= io_in_bits_ctrl_fuOpType[5];
      outVlFix <=
        io_in_bits_ctrlPipe_0_fuOpType == 9'h11
          ? 8'h1
          : io_in_bits_ctrlPipe_0_fuOpType == 9'h12
              ? {7'h0, |io_in_bits_dataPipe_0_src_4}
              : outIsResuction_s0
                  ? {3'h0,
                     io_in_bits_ctrlPipe_0_vpu_vuopIdx == {3'h0,
                                                           4'((io_in_bits_ctrlPipe_0_vpu_vlmul == 3'h3
                                                                 ? 4'h8
                                                                 : io_in_bits_ctrlPipe_0_vpu_vlmul == 3'h2
                                                                     ? 4'h4
                                                                     : io_in_bits_ctrlPipe_0_vpu_vlmul == 3'h1
                                                                         ? 4'h2
                                                                         : 4'h1)
                                                              + 4'({1'h0,
                                                                    3'((io_in_bits_ctrlPipe_0_vpu_vlmul[2]
                                                                          ? io_in_bits_ctrlPipe_0_vpu_vlmul
                                                                          : 3'h0)
                                                                       - _GEN_13[io_in_bits_ctrlPipe_0_vpu_vsew])}
                                                                   - 4'h1))}
                     | _outIsResuction_s0_T_5 | _outIsResuction_s0_T_7
                       ? 5'h1
                       : 5'h10 >> outEew_s0}
                  : io_in_bits_dataPipe_0_src_4;
      mgu_io_in_info_eew_r <= outEew_s0;
      mgu_io_in_info_vdIdx_r <=
        outIsResuction_s0 ? 7'h0 : io_in_bits_ctrlPipe_0_vpu_vuopIdx;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:50];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h33; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        validVecThisFu_1 = _RANDOM[6'h0][0];
        existMaskReg = _RANDOM[6'h2D][20];
        vs1Reg =
          {_RANDOM[6'h2D][31:25],
           _RANDOM[6'h2E],
           _RANDOM[6'h2F],
           _RANDOM[6'h30],
           _RANDOM[6'h31][24:0]};
        outWiden = _RANDOM[6'h31][25];
        outVlFix = {_RANDOM[6'h31][31:26], _RANDOM[6'h32][1:0]};
        mgu_io_in_info_eew_r = _RANDOM[6'h32][3:2];
        mgu_io_in_info_vdIdx_r = _RANDOM[6'h32][10:4];
      `endif // RANDOMIZE_REG_INIT
      if (reset)
        validVecThisFu_1 = 1'h0;
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  VectorFloatAdder vfalus_0 (
    .clock               (clock),
    .io_fire             (io_in_valid),
    .io_fp_a             (_vs2Split_io_outVec64b_0),
    .io_fp_b             (_vs1Split_io_outVec64b_0),
    .io_widen_a          ({_vs2Split_io_outVec32b_2, _vs2Split_io_outVec32b_0}),
    .io_widen_b          ({_vs1Split_io_outVec32b_2, _vs1Split_io_outVec32b_0}),
    .io_mask
      (isScalarMove
         ? {3'h0, ~(|io_in_bits_ctrl_vpu_vuopIdx)}
         : ((&io_in_bits_ctrl_vpu_vsew) ? {3'h0, _srcMaskRShift_T[0]} : 4'h0)
           | (_fp_bIsFpCanonicalNAN_1_T ? {2'h0, _srcMaskRShift_T[1:0]} : 4'h0)
           | (_vfalus_1_io_maskForReduction_outMask_T_2 ? _srcMaskRShift_T[3:0] : 4'h0)),
    .io_uop_idx          (io_in_bits_ctrl_vpu_vuopIdx[0]),
    .io_round_mode       (io_frm),
    .io_fp_format
      (io_in_bits_ctrl_fuOpType[5] ? _vfalus_1_io_fp_format_T : io_in_bits_ctrl_vpu_vsew),
    .io_opb_widening     (io_in_bits_ctrl_fuOpType[6]),
    .io_res_widening     (io_in_bits_ctrl_fuOpType[5]),
    .io_op_code          (io_in_bits_ctrl_fuOpType[4:0]),
    .io_maskForReduction
      (_vfalus_1_io_maskForReduction_T | _vfalus_1_io_is_vfwredosum_T
         ? {7'h0, vfalus_0_io_maskForReduction_outMask[0]}
         : vfalus_0_io_maskForReduction_outMask),
    .io_is_vfwredosum    (_vfalus_1_io_is_vfwredosum_T),
    .io_is_fold          (inIsFold),
    .io_vs2_fold         (io_in_bits_data_src_1),
    .io_fp_result        (_vfalus_0_io_fp_result),
    .io_fflags           (_vfalus_0_io_fflags)
  );
  VectorFloatAdder vfalus_1 (
    .clock               (clock),
    .io_fire             (io_in_valid),
    .io_fp_a             (_vs2Split_io_outVec64b_1),
    .io_fp_b             (_vs1Split_io_outVec64b_1),
    .io_widen_a          ({_vs2Split_io_outVec32b_3, _vs2Split_io_outVec32b_1}),
    .io_widen_b          ({_vs1Split_io_outVec32b_3, _vs1Split_io_outVec32b_1}),
    .io_mask
      (isScalarMove
         ? {3'h0, ~(|io_in_bits_ctrl_vpu_vuopIdx)}
         : ((&io_in_bits_ctrl_vpu_vsew) ? {3'h0, _srcMaskRShift_T[1]} : 4'h0)
           | (_fp_bIsFpCanonicalNAN_1_T ? {2'h0, _srcMaskRShift_T[3:2]} : 4'h0)
           | (_vfalus_1_io_maskForReduction_outMask_T_2 ? _srcMaskRShift_T[7:4] : 4'h0)),
    .io_uop_idx          (io_in_bits_ctrl_vpu_vuopIdx[0]),
    .io_round_mode       (io_frm),
    .io_fp_format
      (io_in_bits_ctrl_fuOpType[5] ? _vfalus_1_io_fp_format_T : io_in_bits_ctrl_vpu_vsew),
    .io_opb_widening     (io_in_bits_ctrl_fuOpType[6]),
    .io_res_widening     (io_in_bits_ctrl_fuOpType[5]),
    .io_op_code          (io_in_bits_ctrl_fuOpType[4:0]),
    .io_maskForReduction
      (_vfalus_1_io_maskForReduction_T | _vfalus_1_io_is_vfwredosum_T
         ? {7'h0, vfalus_1_io_maskForReduction_outMask[0]}
         : vfalus_1_io_maskForReduction_outMask),
    .io_is_vfwredosum    (_vfalus_1_io_is_vfwredosum_T),
    .io_is_fold          (inIsFold),
    .io_vs2_fold         (io_in_bits_data_src_1),
    .io_fp_result        (_vfalus_1_io_fp_result),
    .io_fflags           (_vfalus_1_io_fflags)
  );
  VecDataSplitModule vs2Split (
    .io_inVecData   (io_in_bits_data_src_1),
    .io_outVec8b_0  (/* unused */),
    .io_outVec8b_1  (/* unused */),
    .io_outVec8b_2  (/* unused */),
    .io_outVec8b_3  (/* unused */),
    .io_outVec8b_4  (/* unused */),
    .io_outVec8b_5  (/* unused */),
    .io_outVec8b_6  (/* unused */),
    .io_outVec8b_7  (/* unused */),
    .io_outVec8b_8  (/* unused */),
    .io_outVec8b_9  (/* unused */),
    .io_outVec8b_10 (/* unused */),
    .io_outVec8b_11 (/* unused */),
    .io_outVec8b_12 (/* unused */),
    .io_outVec8b_13 (/* unused */),
    .io_outVec8b_14 (/* unused */),
    .io_outVec8b_15 (/* unused */),
    .io_outVec16b_0 (/* unused */),
    .io_outVec16b_1 (/* unused */),
    .io_outVec16b_2 (/* unused */),
    .io_outVec16b_3 (/* unused */),
    .io_outVec16b_4 (/* unused */),
    .io_outVec16b_5 (/* unused */),
    .io_outVec16b_6 (/* unused */),
    .io_outVec16b_7 (/* unused */),
    .io_outVec32b_0 (_vs2Split_io_outVec32b_0),
    .io_outVec32b_1 (_vs2Split_io_outVec32b_1),
    .io_outVec32b_2 (_vs2Split_io_outVec32b_2),
    .io_outVec32b_3 (_vs2Split_io_outVec32b_3),
    .io_outVec64b_0 (_vs2Split_io_outVec64b_0),
    .io_outVec64b_1 (_vs2Split_io_outVec64b_1)
  );
  VecDataSplitModule vs1Split (
    .io_inVecData   (io_in_bits_data_src_0),
    .io_outVec8b_0  (/* unused */),
    .io_outVec8b_1  (/* unused */),
    .io_outVec8b_2  (/* unused */),
    .io_outVec8b_3  (/* unused */),
    .io_outVec8b_4  (/* unused */),
    .io_outVec8b_5  (/* unused */),
    .io_outVec8b_6  (/* unused */),
    .io_outVec8b_7  (/* unused */),
    .io_outVec8b_8  (/* unused */),
    .io_outVec8b_9  (/* unused */),
    .io_outVec8b_10 (/* unused */),
    .io_outVec8b_11 (/* unused */),
    .io_outVec8b_12 (/* unused */),
    .io_outVec8b_13 (/* unused */),
    .io_outVec8b_14 (/* unused */),
    .io_outVec8b_15 (/* unused */),
    .io_outVec16b_0 (/* unused */),
    .io_outVec16b_1 (/* unused */),
    .io_outVec16b_2 (/* unused */),
    .io_outVec16b_3 (/* unused */),
    .io_outVec16b_4 (/* unused */),
    .io_outVec16b_5 (/* unused */),
    .io_outVec16b_6 (/* unused */),
    .io_outVec16b_7 (/* unused */),
    .io_outVec32b_0 (_vs1Split_io_outVec32b_0),
    .io_outVec32b_1 (_vs1Split_io_outVec32b_1),
    .io_outVec32b_2 (_vs1Split_io_outVec32b_2),
    .io_outVec32b_3 (_vs1Split_io_outVec32b_3),
    .io_outVec64b_0 (_vs1Split_io_outVec64b_0),
    .io_outVec64b_1 (_vs1Split_io_outVec64b_1)
  );
  Mgu mgu (
    .io_in_vd
      (io_in_bits_ctrlPipe_1_vpu_isDstMask
         ? {120'h0,
            8'(_GEN_11 + 8'h7) >= io_in_bits_dataPipe_1_src_4
              | (_outSrcMaskRShift_T_2[7]
                   ? _fflagsRedMask_T_3 & resultDataUInt[112]
                   : io_in_bits_ctrlPipe_1_vpu_vma | _cmpResultOldVd_T[7]),
            8'(_GEN_11 + 8'h6) >= io_in_bits_dataPipe_1_src_4
              | (_outSrcMaskRShift_T_2[6]
                   ? _fflagsRedMask_T_3 & resultDataUInt[96]
                   : io_in_bits_ctrlPipe_1_vpu_vma | _cmpResultOldVd_T[6]),
            8'(_GEN_11 + 8'h5) >= io_in_bits_dataPipe_1_src_4
              | (_outSrcMaskRShift_T_2[5]
                   ? _fflagsRedMask_T_3 & resultDataUInt[80]
                   : io_in_bits_ctrlPipe_1_vpu_vma | _cmpResultOldVd_T[5]),
            8'(_GEN_11 + 8'h4) >= io_in_bits_dataPipe_1_src_4
              | (_outSrcMaskRShift_T_2[4]
                   ? _fflagsRedMask_T_3 & resultDataUInt[64]
                   : io_in_bits_ctrlPipe_1_vpu_vma | _cmpResultOldVd_T[4]),
            8'(_GEN_11 + 8'h3) >= io_in_bits_dataPipe_1_src_4
              | (_outSrcMaskRShift_T_2[3]
                   ? _fflagsRedMask_T_3 & resultDataUInt[48] | _outOldVdForREDO_T_2
                     & resultDataUInt[96]
                   : io_in_bits_ctrlPipe_1_vpu_vma | _cmpResultOldVd_T[3]),
            8'(_GEN_11 + 8'h2) >= io_in_bits_dataPipe_1_src_4
              | (_outSrcMaskRShift_T_2[2]
                   ? _fflagsRedMask_T_3 & resultDataUInt[32] | _outOldVdForREDO_T_2
                     & resultDataUInt[64]
                   : io_in_bits_ctrlPipe_1_vpu_vma | _cmpResultOldVd_T[2]),
            8'(_GEN_11 + 8'h1) >= io_in_bits_dataPipe_1_src_4
              | (_outSrcMaskRShift_T_2[1]
                   ? _fflagsRedMask_T_3 & resultDataUInt[16] | _outOldVdForREDO_T_2
                     & resultDataUInt[32] | (&io_in_bits_ctrlPipe_1_vpu_vsew)
                     & resultDataUInt[64]
                   : io_in_bits_ctrlPipe_1_vpu_vma | _cmpResultOldVd_T[1]),
            _GEN_11 >= io_in_bits_dataPipe_1_src_4
              | (_outSrcMaskRShift_T_2[0]
                   ? resultDataUInt[0]
                   : io_in_bits_ctrlPipe_1_vpu_vma | _cmpResultOldVd_T[0])}
         : resultDataUInt),
    .io_in_oldVd
      ((_taIsFalseForVFREDO_T & outIsFold | _taIsFalseForVFREDO_T_1)
       & ~io_in_bits_ctrlPipe_1_vpu_lastUop
         ? (_taIsFalseForVFREDO_T
              ? {16'h0,
                 _outOldVdForREDO_T_6[111:96],
                 _GEN_12[95:64],
                 _GEN_12[63:0]
                   | ((&io_in_bits_ctrlPipe_1_vpu_vsew)
                        ? io_in_bits_dataPipe_1_src_2[127:64]
                        : 64'h0)}
              : outIsFold
                  ? (_outOldVdForWREDO_T_7
                       ? (io_in_bits_ctrlPipe_1_vpu_vuopIdx[2:0] == 3'h1
                            ? io_in_bits_dataPipe_1_src_2
                            : {16'h0, io_in_bits_dataPipe_1_src_2[127:16]})
                       : io_in_bits_ctrlPipe_1_vpu_vuopIdx[1:0] == 2'h1
                           ? io_in_bits_dataPipe_1_src_2
                           : {32'h0, io_in_bits_dataPipe_1_src_2[127:32]})
                  : _outOldVdForWREDO_T_7
                      ? {io_in_bits_dataPipe_1_src_2[111:16], 32'h0}
                      : {io_in_bits_dataPipe_1_src_2[95:32], 64'h0})
         : io_in_bits_dataPipe_1_src_2),
    .io_in_mask         (maskToMgu),
    .io_in_info_ta
      (_mgu_io_in_info_ta_T
       | ~((_taIsFalseForVFREDO_T | _taIsFalseForVFREDO_T_1)
           & io_in_bits_ctrlPipe_1_vpu_vuopIdx != 7'((io_in_bits_ctrlPipe_1_vpu_vlmul[2]
                                                        ? {3'h0,
                                                           numOfUopVFREDOSUM_uvlMax
                                                             >> 2'(2'h0
                                                                   - io_in_bits_ctrlPipe_1_vpu_vlmul[1:0])}
                                                        : {3'h0, numOfUopVFREDOSUM_uvlMax}
                                                          << io_in_bits_ctrlPipe_1_vpu_vlmul[1:0])
                                                     - 7'h1))
       & io_in_bits_ctrlPipe_1_vpu_vta),
    .io_in_info_ma      (_mgu_io_in_info_ma_T | io_in_bits_ctrlPipe_1_vpu_vma),
    .io_in_info_vl      (outVlFix),
    .io_in_info_vstart  (io_in_bits_ctrlPipe_1_vpu_vstart),
    .io_in_info_eew     (mgu_io_in_info_eew_r),
    .io_in_info_vdIdx   (mgu_io_in_info_vdIdx_r[2:0]),
    .io_in_info_narrow  (io_in_bits_ctrlPipe_1_vpu_isNarrow),
    .io_in_info_dstMask (io_in_bits_ctrlPipe_1_vpu_isDstMask),
    .io_out_vd          (_mgu_io_out_vd),
    .io_out_active      (/* unused */)
  );
  Mgtu mgtu (
    .io_in_vd  (io_in_bits_ctrlPipe_1_vpu_isDstMask ? _mgu_io_out_vd : resultDataUInt),
    .io_in_vl  (io_in_bits_dataPipe_1_src_4),
    .io_out_vd (_mgtu_io_out_vd)
  );
  assign io_out_valid = io_in_bits_validPipe_1 & validVecThisFu_1;
  assign io_out_bits_ctrl_robIdx_flag = io_in_bits_ctrlPipe_1_robIdx_flag;
  assign io_out_bits_ctrl_robIdx_value = io_in_bits_ctrlPipe_1_robIdx_value;
  assign io_out_bits_ctrl_pdest = io_in_bits_ctrlPipe_1_pdest;
  assign io_out_bits_ctrl_fpWen = io_in_bits_ctrlPipe_1_fpWen;
  assign io_out_bits_ctrl_vecWen = io_in_bits_ctrlPipe_1_vecWen;
  assign io_out_bits_ctrl_v0Wen = io_in_bits_ctrlPipe_1_v0Wen;
  assign io_out_bits_ctrl_fpu_wflags = io_in_bits_ctrlPipe_1_fpu_wflags;
  assign io_out_bits_res_data =
    notModifyVd
      ? io_in_bits_dataPipe_1_src_2
      : io_in_bits_ctrlPipe_1_vpu_isDstMask ? _mgtu_io_out_vd : _mgu_io_out_vd;
  assign io_out_bits_res_fflags =
    notModifyVd
      ? 5'h0
      : (_GEN_8[0] ? _vfalus_0_io_fflags[4:0] : 5'h0)
        | (_GEN_8[1] ? _vfalus_0_io_fflags[9:5] : 5'h0)
        | (_GEN_8[2] ? _vfalus_0_io_fflags[14:10] : 5'h0)
        | (_GEN_8[3] ? _vfalus_0_io_fflags[19:15] : 5'h0)
        | (_GEN_8[4] ? _vfalus_1_io_fflags[4:0] : 5'h0)
        | (_GEN_8[5] ? _vfalus_1_io_fflags[9:5] : 5'h0)
        | (_GEN_8[6] ? _vfalus_1_io_fflags[14:10] : 5'h0)
        | (_GEN_8[7] ? _vfalus_1_io_fflags[19:15] : 5'h0);
endmodule

