
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr_gray_sync2[2]$_DFF_PN0_ (rising edge-triggered flip-flop)
Endpoint: wr_almost_full (output port)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00 ^ rd_ptr_gray_sync2[2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.12    0.45    0.45 ^ rd_ptr_gray_sync2[2]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr_gray_sync2[2] (net)
                  0.12    0.00    0.45 ^ _207_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.10    0.31    0.75 v _207_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _189_ (net)
                  0.10    0.00    0.75 v _208_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_4)
     3    0.03    0.10    0.38    1.13 ^ _208_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_4)
                                         _186_ (net)
                  0.10    0.00    1.13 ^ _233_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.25    1.39 v _233_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _197_ (net)
                  0.08    0.00    1.39 v _399_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.17    0.27    1.66 v _399_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _176_ (net)
                  0.17    0.00    1.66 v _391_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.34    2.00 v _391_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _178_ (net)
                  0.14    0.00    2.00 v _210_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.01    0.06    0.33    2.33 ^ _210_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         wr_count[2] (net)
                  0.06    0.00    2.33 ^ _388_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.13    2.46 ^ _388_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _169_ (net)
                  0.06    0.00    2.46 ^ _389_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.00    0.03    0.10    2.56 ^ _389_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         wr_almost_full (net)
                  0.03    0.00    2.56 ^ wr_almost_full (out)
                                  2.56   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.11e-02   2.16e-03   6.05e-08   1.33e-02  54.3%
Combinational          9.56e-03   1.65e-03   5.67e-08   1.12e-02  45.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.07e-02   3.81e-03   1.17e-07   2.45e-02 100.0%
                          84.4%      15.6%       0.0%
