{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512951392822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512951392829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 00:16:32 2017 " "Processing started: Mon Dec 11 00:16:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512951392829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512951392829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex19 -c ex19 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex19 -c ex19" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512951392829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512951393779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512951393779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fvice/downloads/veri/veri/part_4/ex16/ex16_proto/ex16_proto/clktick_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/fvice/downloads/veri/veri/part_4/ex16/ex16_proto/ex16_proto/clktick_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 clktick_16 " "Found entity 1: clktick_16" {  } { { "../ex16/ex16_proto/ex16_proto/clktick_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/clktick_16.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512951406178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512951406178 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a6 A6 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a6\" differs only in case from object \"A6\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a7 A7 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a7\" differs only in case from object \"A7\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a8 A8 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a8\" differs only in case from object \"A8\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a9 A9 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a9\" differs only in case from object \"A9\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a10 A10 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a10\" differs only in case from object \"A10\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a11 A11 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a11\" differs only in case from object \"A11\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a12 A12 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a12\" differs only in case from object \"A12\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a13 A13 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a13\" differs only in case from object \"A13\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a14 A14 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a14\" differs only in case from object \"A14\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a15 A15 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a15\" differs only in case from object \"A15\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a16 A16 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a16\" differs only in case from object \"A16\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a17 A17 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a17\" differs only in case from object \"A17\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a18 A18 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a18\" differs only in case from object \"A18\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a19 A19 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a19\" differs only in case from object \"A19\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a20 A20 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a20\" differs only in case from object \"A20\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a21 A21 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a21\" differs only in case from object \"A21\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a22 A22 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a22\" differs only in case from object \"A22\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a23 A23 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a23\" differs only in case from object \"A23\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a24 A24 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a24\" differs only in case from object \"A24\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a25 A25 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a25\" differs only in case from object \"A25\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a26 A26 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a26\" differs only in case from object \"A26\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a27 A27 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a27\" differs only in case from object \"A27\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a28 A28 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a28\" differs only in case from object \"A28\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a29 A29 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a29\" differs only in case from object \"A29\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a30 A30 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a30\" differs only in case from object \"A30\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a31 A31 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a31\" differs only in case from object \"A31\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a32 A32 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a32\" differs only in case from object \"A32\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a33 A33 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a33\" differs only in case from object \"A33\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406186 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a34 A34 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a34\" differs only in case from object \"A34\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406186 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a35 A35 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a35\" differs only in case from object \"A35\" in the same scope" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512951406186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fvice/downloads/veri/veri/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/fvice/downloads/veri/veri/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_16 " "Found entity 1: bin2bcd_16" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512951406187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512951406187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fvice/downloads/veri/veri/part_4/ex16/ex16_proto/ex16_proto/add3_ge5.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/fvice/downloads/veri/veri/part_4/ex16/ex16_proto/ex16_proto/add3_ge5.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3_ge5 " "Found entity 1: add3_ge5" {  } { { "../ex16/ex16_proto/ex16_proto/add3_ge5.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/add3_ge5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512951406191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512951406191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fvice/downloads/veri/veri/part_4/ex16/ex16_proto/ex16_proto/spi2dac.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/fvice/downloads/veri/veri/part_4/ex16/ex16_proto/ex16_proto/spi2dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2dac " "Found entity 1: spi2dac" {  } { { "../ex16/ex16_proto/ex16_proto/spi2dac.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/spi2dac.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512951406196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512951406196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fvice/downloads/veri/veri/part_4/ex16/ex16_proto/ex16_proto/spi2adc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/fvice/downloads/veri/veri/part_4/ex16/ex16_proto/ex16_proto/spi2adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2adc " "Found entity 1: spi2adc" {  } { { "../ex16/ex16_proto/ex16_proto/spi2adc.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/spi2adc.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512951406202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512951406202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fvice/downloads/veri/veri/part_4/ex16/ex16_proto/ex16_proto/pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/fvice/downloads/veri/veri/part_4/ex16/ex16_proto/ex16_proto/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../ex16/ex16_proto/ex16_proto/pwm.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512951406209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512951406209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fvice/downloads/veri/veri/part_4/ex16/ex16_proto/ex16_proto/pulse_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/fvice/downloads/veri/veri/part_4/ex16/ex16_proto/ex16_proto/pulse_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "../ex16/ex16_proto/ex16_proto/pulse_gen.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/pulse_gen.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512951406215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512951406215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fvice/downloads/veri/veri/part_4/ex16/ex16_proto/ex16_proto/hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/fvice/downloads/veri/veri/part_4/ex16/ex16_proto/ex16_proto/hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "../ex16/ex16_proto/ex16_proto/hex_to_7seg.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/hex_to_7seg.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512951406220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512951406220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512951406226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512951406226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex19_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ex19_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex19_top " "Found entity 1: ex19_top" {  } { { "ex19_top.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/ex19_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512951406232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512951406232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_13.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_13 " "Found entity 1: counter_13" {  } { { "counter_13.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/counter_13.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512951406237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512951406237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fvice/downloads/veri/veri/part_3/ex10/div_by_5000.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/fvice/downloads/veri/veri/part_3/ex10/div_by_5000.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_5000 " "Found entity 1: div_5000" {  } { { "../../part_3/ex10/div_by_5000.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_3/ex10/div_by_5000.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512951406242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512951406242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512951406251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512951406251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/mult.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512951406256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512951406256 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.v(22) " "Verilog HDL Instantiation warning at processor.v(22): instance has no name" {  } { { "processor.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/processor.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512951406259 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.v(25) " "Verilog HDL Instantiation warning at processor.v(25): instance has no name" {  } { { "processor.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/processor.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512951406259 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.v(26) " "Verilog HDL Instantiation warning at processor.v(26): instance has no name" {  } { { "processor.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/processor.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512951406259 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.v(27) " "Verilog HDL Instantiation warning at processor.v(27): instance has no name" {  } { { "processor.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/processor.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512951406259 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.v(28) " "Verilog HDL Instantiation warning at processor.v(28): instance has no name" {  } { { "processor.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/processor.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512951406259 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.v(29) " "Verilog HDL Instantiation warning at processor.v(29): instance has no name" {  } { { "processor.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/processor.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512951406259 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.v(31) " "Verilog HDL Instantiation warning at processor.v(31): instance has no name" {  } { { "processor.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/processor.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512951406259 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.v(32) " "Verilog HDL Instantiation warning at processor.v(32): instance has no name" {  } { { "processor.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/processor.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512951406259 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex19_top " "Elaborating entity \"ex19_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512951406426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clktick_16 clktick_16:GEN_10K " "Elaborating entity \"clktick_16\" for hierarchy \"clktick_16:GEN_10K\"" {  } { { "ex19_top.v" "GEN_10K" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/ex19_top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951406430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi2dac spi2dac:SPI_DAC " "Elaborating entity \"spi2dac\" for hierarchy \"spi2dac:SPI_DAC\"" {  } { { "ex19_top.v" "SPI_DAC" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/ex19_top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951406435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:PWM_DC " "Elaborating entity \"pwm\" for hierarchy \"pwm:PWM_DC\"" {  } { { "ex19_top.v" "PWM_DC" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/ex19_top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951406438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi2adc spi2adc:SPI_ADC " "Elaborating entity \"spi2adc\" for hierarchy \"spi2adc:SPI_ADC\"" {  } { { "ex19_top.v" "SPI_ADC" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/ex19_top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951406441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:ALLPASS " "Elaborating entity \"processor\" for hierarchy \"processor:ALLPASS\"" {  } { { "ex19_top.v" "ALLPASS" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/ex19_top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951406445 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "full processor.v(12) " "Verilog HDL warning at processor.v(12): object full used but never assigned" {  } { { "processor.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/processor.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1512951406446 "|ex19_top|processor:ALLPASS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fullreg processor.v(13) " "Verilog HDL or VHDL warning at processor.v(13): object \"fullreg\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/processor.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512951406446 "|ex19_top|processor:ALLPASS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_13 processor:ALLPASS\|counter_13:comb_4 " "Elaborating entity \"counter_13\" for hierarchy \"processor:ALLPASS\|counter_13:comb_4\"" {  } { { "processor.v" "comb_4" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/processor.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951406448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult processor:ALLPASS\|mult:m1 " "Elaborating entity \"mult\" for hierarchy \"processor:ALLPASS\|mult:m1\"" {  } { { "processor.v" "m1" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/processor.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951406458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\"" {  } { { "mult.v" "lpm_mult_component" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/mult.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951406692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\"" {  } { { "mult.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/mult.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951406693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512951406693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512951406693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512951406693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 9 " "Parameter \"lpm_widtha\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512951406693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 11 " "Parameter \"lpm_widthb\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512951406693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 20 " "Parameter \"lpm_widthp\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512951406693 ""}  } { { "mult.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/mult.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512951406693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multcore processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|multcore:mult_core " "Elaborating entity \"multcore\" for hierarchy \"processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|multcore:mult_core\"" {  } { { "lpm_mult.tdf" "mult_core" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951406753 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|multcore:mult_core processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|multcore:mult_core\", which is child of megafunction instantiation \"processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "mult.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/mult.v" 58 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951406756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder " "Elaborating entity \"mpar_add\" for hierarchy \"processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\"" {  } { { "multcore.tdf" "padder" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951406796 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mult.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/mult.v" 58 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951406800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951406854 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mult.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/mult.v" 58 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951406857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_a9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a9h " "Found entity 1: add_sub_a9h" {  } { { "db/add_sub_a9h.tdf" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/db/add_sub_a9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512951406923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512951406923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_a9h processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_a9h:auto_generated " "Elaborating entity \"add_sub_a9h\" for hierarchy \"processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_a9h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951406927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add " "Elaborating entity \"mpar_add\" for hierarchy \"processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\"" {  } { { "mpar_add.tdf" "sub_par_add" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951406940 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mult.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/mult.v" 58 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951406941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951406951 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mult.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/mult.v" 58 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951406952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e9h " "Found entity 1: add_sub_e9h" {  } { { "db/add_sub_e9h.tdf" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/db/add_sub_e9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512951407019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512951407019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_e9h processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_e9h:auto_generated " "Elaborating entity \"add_sub_e9h\" for hierarchy \"processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_e9h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951407022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs\"" {  } { { "lpm_mult.tdf" "external_latency_ffs" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951407065 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"processor:ALLPASS\|mult:m1\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "mult.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/mult.v" 58 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951407066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd_16 processor:ALLPASS\|bin2bcd_16:comb_5 " "Elaborating entity \"bin2bcd_16\" for hierarchy \"processor:ALLPASS\|bin2bcd_16:comb_5\"" {  } { { "processor.v" "comb_5" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/processor.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951407072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3_ge5 processor:ALLPASS\|bin2bcd_16:comb_5\|add3_ge5:A1 " "Elaborating entity \"add3_ge5\" for hierarchy \"processor:ALLPASS\|bin2bcd_16:comb_5\|add3_ge5:A1\"" {  } { { "../ex16/ex16_proto/ex16_proto/bin2bcd_16.v" "A1" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex16/ex16_proto/ex16_proto/bin2bcd_16.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951407076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg processor:ALLPASS\|hex_to_7seg:comb_6 " "Elaborating entity \"hex_to_7seg\" for hierarchy \"processor:ALLPASS\|hex_to_7seg:comb_6\"" {  } { { "processor.v" "comb_6" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/processor.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951407136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen processor:ALLPASS\|pulse_gen:comb_10 " "Elaborating entity \"pulse_gen\" for hierarchy \"processor:ALLPASS\|pulse_gen:comb_10\"" {  } { { "processor.v" "comb_10" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/processor.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951407145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM processor:ALLPASS\|RAM:comb_11 " "Elaborating entity \"RAM\" for hierarchy \"processor:ALLPASS\|RAM:comb_11\"" {  } { { "processor.v" "comb_11" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/processor.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951407155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:ALLPASS\|RAM:comb_11\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:ALLPASS\|RAM:comb_11\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/RAM.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951407339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:ALLPASS\|RAM:comb_11\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:ALLPASS\|RAM:comb_11\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/RAM.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951407340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:ALLPASS\|RAM:comb_11\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:ALLPASS\|RAM:comb_11\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512951407340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512951407340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512951407340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512951407340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512951407340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512951407340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512951407340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512951407340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512951407340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512951407340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512951407340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512951407340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512951407340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512951407340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512951407340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512951407340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512951407340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512951407340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512951407340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512951407340 ""}  } { { "RAM.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/RAM.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512951407340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ip02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ip02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ip02 " "Found entity 1: altsyncram_ip02" {  } { { "db/altsyncram_ip02.tdf" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/db/altsyncram_ip02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512951407404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512951407404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ip02 processor:ALLPASS\|RAM:comb_11\|altsyncram:altsyncram_component\|altsyncram_ip02:auto_generated " "Elaborating entity \"altsyncram_ip02\" for hierarchy \"processor:ALLPASS\|RAM:comb_11\|altsyncram:altsyncram_component\|altsyncram_ip02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951407406 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1512951408208 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "ex19_top.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/ex19_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512951408336 "|ex19_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "ex19_top.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/ex19_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512951408336 "|ex19_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "ex19_top.v" "" { Text "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/ex19_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512951408336 "|ex19_top|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512951408336 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512951408446 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512951408762 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/output_files/ex19.map.smsg " "Generated suppressed messages file C:/Users/fvice/Downloads/VERI/VERI/part_4/ex19/output_files/ex19.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512951408863 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512951409153 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512951409153 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "317 " "Implemented 317 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512951409894 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512951409894 ""} { "Info" "ICUT_CUT_TM_LCELLS" "261 " "Implemented 261 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512951409894 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1512951409894 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512951409894 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "713 " "Peak virtual memory: 713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512951409915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 00:16:49 2017 " "Processing ended: Mon Dec 11 00:16:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512951409915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512951409915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512951409915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512951409915 ""}
