
DW1000_simple_TX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002cb0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000030c  08002dbc  08002dbc  00012dbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080030c8  080030c8  00020028  2**0
                  CONTENTS
  4 .ARM          00000000  080030c8  080030c8  00020028  2**0
                  CONTENTS
  5 .preinit_array 00000000  080030c8  080030c8  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080030c8  080030c8  000130c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080030cc  080030cc  000130cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000028  20000000  080030d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f0  20000028  080030f8  00020028  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000118  080030f8  00020118  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e27b  00000000  00000000  00020051  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002210  00000000  00000000  0002e2cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000cd0  00000000  00000000  000304e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000bd8  00000000  00000000  000311b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016f91  00000000  00000000  00031d88  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009bb6  00000000  00000000  00048d19  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00073a81  00000000  00000000  000528cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c6350  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000032ac  00000000  00000000  000c63cc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000028 	.word	0x20000028
 8000128:	00000000 	.word	0x00000000
 800012c:	08002da4 	.word	0x08002da4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000002c 	.word	0x2000002c
 8000148:	08002da4 	.word	0x08002da4

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <short_flash>:
	  HAL_Delay(1000);
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
	  HAL_Delay(1000);
}
void short_flash()
{
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000160:	2200      	movs	r2, #0
 8000162:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000166:	4808      	ldr	r0, [pc, #32]	; (8000188 <short_flash+0x2c>)
 8000168:	f001 fd88 	bl	8001c7c <HAL_GPIO_WritePin>
	  HAL_Delay(200);
 800016c:	20c8      	movs	r0, #200	; 0xc8
 800016e:	f001 fb25 	bl	80017bc <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8000172:	2201      	movs	r2, #1
 8000174:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000178:	4803      	ldr	r0, [pc, #12]	; (8000188 <short_flash+0x2c>)
 800017a:	f001 fd7f 	bl	8001c7c <HAL_GPIO_WritePin>
	  HAL_Delay(200);
 800017e:	20c8      	movs	r0, #200	; 0xc8
 8000180:	f001 fb1c 	bl	80017bc <HAL_Delay>
}
 8000184:	bf00      	nop
 8000186:	bd80      	pop	{r7, pc}
 8000188:	40011000 	.word	0x40011000

0800018c <debugPrint>:
void debugPrint(char _out[])
{
 800018c:	b580      	push	{r7, lr}
 800018e:	b082      	sub	sp, #8
 8000190:	af00      	add	r7, sp, #0
 8000192:	6078      	str	r0, [r7, #4]
	 HAL_UART_Transmit(&huart1, (uint8_t *) _out, strlen(_out), 200);
 8000194:	6878      	ldr	r0, [r7, #4]
 8000196:	f7ff ffd9 	bl	800014c <strlen>
 800019a:	4603      	mov	r3, r0
 800019c:	b29a      	uxth	r2, r3
 800019e:	23c8      	movs	r3, #200	; 0xc8
 80001a0:	6879      	ldr	r1, [r7, #4]
 80001a2:	4803      	ldr	r0, [pc, #12]	; (80001b0 <debugPrint+0x24>)
 80001a4:	f002 fc15 	bl	80029d2 <HAL_UART_Transmit>
	 //char newline[2] = "\r\n";
	 //HAL_UART_Transmit(&huart1, (uint8_t *) newline, 2, 200);
}
 80001a8:	bf00      	nop
 80001aa:	3708      	adds	r7, #8
 80001ac:	46bd      	mov	sp, r7
 80001ae:	bd80      	pop	{r7, pc}
 80001b0:	2000007c 	.word	0x2000007c

080001b4 <DW1000_init>:
	while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
	HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_SET); /**< Put chip select line high */
	//for(uint8_t i=0;i<4;i++)temp = temp*0x100+temp8[3-i];
}
uint8 DW1000_init()
{
 80001b4:	b580      	push	{r7, lr}
 80001b6:	b082      	sub	sp, #8
 80001b8:	af00      	add	r7, sp, #0
	uint8 init_fail = 1;
 80001ba:	2301      	movs	r3, #1
 80001bc:	71fb      	strb	r3, [r7, #7]
	uint8 const fail_count = 20;
 80001be:	2314      	movs	r3, #20
 80001c0:	717b      	strb	r3, [r7, #5]
	for(uint8 i=0;i<fail_count;i++){
 80001c2:	2300      	movs	r3, #0
 80001c4:	71bb      	strb	r3, [r7, #6]
 80001c6:	e00c      	b.n	80001e2 <DW1000_init+0x2e>
	  if (!(dwt_initialise(DWT_LOADUCODE) == DWT_ERROR))
 80001c8:	2001      	movs	r0, #1
 80001ca:	f000 fb11 	bl	80007f0 <dwt_initialise>
 80001ce:	4603      	mov	r3, r0
 80001d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80001d4:	d002      	beq.n	80001dc <DW1000_init+0x28>
	  {
		  //debugPrint("INIT SUCCESS\r\n");
		  init_fail = 0;
 80001d6:	2300      	movs	r3, #0
 80001d8:	71fb      	strb	r3, [r7, #7]
		  break;
 80001da:	e006      	b.n	80001ea <DW1000_init+0x36>
	for(uint8 i=0;i<fail_count;i++){
 80001dc:	79bb      	ldrb	r3, [r7, #6]
 80001de:	3301      	adds	r3, #1
 80001e0:	71bb      	strb	r3, [r7, #6]
 80001e2:	79ba      	ldrb	r2, [r7, #6]
 80001e4:	797b      	ldrb	r3, [r7, #5]
 80001e6:	429a      	cmp	r2, r3
 80001e8:	d3ee      	bcc.n	80001c8 <DW1000_init+0x14>
	  }
	}
	return init_fail;
 80001ea:	79fb      	ldrb	r3, [r7, #7]
}
 80001ec:	4618      	mov	r0, r3
 80001ee:	3708      	adds	r7, #8
 80001f0:	46bd      	mov	sp, r7
 80001f2:	bd80      	pop	{r7, pc}

080001f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b082      	sub	sp, #8
 80001f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001fa:	f001 fa7d 	bl	80016f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001fe:	f000 f8af 	bl	8000360 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000202:	f000 f94d 	bl	80004a0 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000206:	f000 f8eb 	bl	80003e0 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800020a:	f000 f91f 	bl	800044c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  port_set_dw1000_slowrate();
 800020e:	f001 fa1f 	bl	8001650 <port_set_dw1000_slowrate>
  port_set_dw1000_fastrate();
 8000212:	f001 fa29 	bl	8001668 <port_set_dw1000_fastrate>

  while(1)
  {
	  debugPrint("===============Restart_TX V1.0.1=================\r\n");
 8000216:	484c      	ldr	r0, [pc, #304]	; (8000348 <main+0x154>)
 8000218:	f7ff ffb8 	bl	800018c <debugPrint>
	  reset_DW1000(); /* Target specific drive of RSTn line into DW1000 low for a period. */
 800021c:	f001 f9f4 	bl	8001608 <reset_DW1000>
	  while(DW1000_init() == 1)continue;
 8000220:	e000      	b.n	8000224 <main+0x30>
 8000222:	bf00      	nop
 8000224:	f7ff ffc6 	bl	80001b4 <DW1000_init>
 8000228:	4603      	mov	r3, r0
 800022a:	2b01      	cmp	r3, #1
 800022c:	d0f9      	beq.n	8000222 <main+0x2e>
	  //DW1000_init();


	  /* Configure DW1000. See NOTE 7 below. */
	  dwt_configure(&config);
 800022e:	4847      	ldr	r0, [pc, #284]	; (800034c <main+0x158>)
 8000230:	f000 fc34 	bl	8000a9c <dwt_configure>
	  uint32 u32;

	  HAL_Delay(200);
 8000234:	20c8      	movs	r0, #200	; 0xc8
 8000236:	f001 fac1 	bl	80017bc <HAL_Delay>
	  u32 = 0;
 800023a:	2300      	movs	r3, #0
 800023c:	607b      	str	r3, [r7, #4]
	  u32 = dwt_read32bitreg(SYS_STATUS_ID);
 800023e:	2100      	movs	r1, #0
 8000240:	200f      	movs	r0, #15
 8000242:	f000 fe88 	bl	8000f56 <dwt_read32bitoffsetreg>
 8000246:	6078      	str	r0, [r7, #4]
	  //debugInt32Hexln(u32);
	  if (u32 != 0x02800002)continue;
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	4a41      	ldr	r2, [pc, #260]	; (8000350 <main+0x15c>)
 800024c:	4293      	cmp	r3, r2
 800024e:	d000      	beq.n	8000252 <main+0x5e>
  {
 8000250:	e7e1      	b.n	8000216 <main+0x22>

	  uint32 totcheck = 0;
 8000252:	2300      	movs	r3, #0
 8000254:	603b      	str	r3, [r7, #0]

	  /* Loop forever sending frames periodically. */
	 while(1)
	 {
		 /* Write frame data to DW1000 and prepare transmission. See NOTE 4 below.*/
		 reset_DW1000(); /* Target specific drive of RSTn line into DW1000 low for a period. */
 8000256:	f001 f9d7 	bl	8001608 <reset_DW1000>
		 if(DW1000_init() == 1)continue;
 800025a:	f7ff ffab 	bl	80001b4 <DW1000_init>
 800025e:	4603      	mov	r3, r0
 8000260:	2b01      	cmp	r3, #1
 8000262:	d069      	beq.n	8000338 <main+0x144>
		 dwt_configure(&config);
 8000264:	4839      	ldr	r0, [pc, #228]	; (800034c <main+0x158>)
 8000266:	f000 fc19 	bl	8000a9c <dwt_configure>
		 //HAL_Delay(200);
		 u32 = 0;
 800026a:	2300      	movs	r3, #0
 800026c:	607b      	str	r3, [r7, #4]
		 u32 = dwt_read32bitreg(SYS_STATUS_ID);
 800026e:	2100      	movs	r1, #0
 8000270:	200f      	movs	r0, #15
 8000272:	f000 fe70 	bl	8000f56 <dwt_read32bitoffsetreg>
 8000276:	6078      	str	r0, [r7, #4]
		 if (u32 != 0x02800002)continue;
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	4a35      	ldr	r2, [pc, #212]	; (8000350 <main+0x15c>)
 800027c:	4293      	cmp	r3, r2
 800027e:	d15d      	bne.n	800033c <main+0x148>

		 dwt_writetxdata(sizeof(tx_msg), tx_msg, 0); /* Zero offset in TX buffer. */
 8000280:	2200      	movs	r2, #0
 8000282:	4934      	ldr	r1, [pc, #208]	; (8000354 <main+0x160>)
 8000284:	200c      	movs	r0, #12
 8000286:	f000 fd73 	bl	8000d70 <dwt_writetxdata>
		 dwt_writetxfctrl(sizeof(tx_msg), 0, 0); /* Zero offset in TX buffer, no ranging. */
 800028a:	2200      	movs	r2, #0
 800028c:	2100      	movs	r1, #0
 800028e:	200c      	movs	r0, #12
 8000290:	f000 fd8c 	bl	8000dac <dwt_writetxfctrl>

		 debugPrint("*");
 8000294:	4830      	ldr	r0, [pc, #192]	; (8000358 <main+0x164>)
 8000296:	f7ff ff79 	bl	800018c <debugPrint>

		 totcheck = 0;
 800029a:	2300      	movs	r3, #0
 800029c:	603b      	str	r3, [r7, #0]
		 while ( u32 != 0x02800002)
 800029e:	e00b      	b.n	80002b8 <main+0xc4>
		 {
			 u32 = dwt_read32bitreg(SYS_STATUS_ID);
 80002a0:	2100      	movs	r1, #0
 80002a2:	200f      	movs	r0, #15
 80002a4:	f000 fe57 	bl	8000f56 <dwt_read32bitoffsetreg>
 80002a8:	6078      	str	r0, [r7, #4]
			 totcheck ++;
 80002aa:	683b      	ldr	r3, [r7, #0]
 80002ac:	3301      	adds	r3, #1
 80002ae:	603b      	str	r3, [r7, #0]
			 if (totcheck >1024)break;
 80002b0:	683b      	ldr	r3, [r7, #0]
 80002b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80002b6:	d804      	bhi.n	80002c2 <main+0xce>
		 while ( u32 != 0x02800002)
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	4a25      	ldr	r2, [pc, #148]	; (8000350 <main+0x15c>)
 80002bc:	4293      	cmp	r3, r2
 80002be:	d1ef      	bne.n	80002a0 <main+0xac>
 80002c0:	e000      	b.n	80002c4 <main+0xd0>
			 if (totcheck >1024)break;
 80002c2:	bf00      	nop
		 }
		 if (u32 != 0x02800002)continue;
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	4a22      	ldr	r2, [pc, #136]	; (8000350 <main+0x15c>)
 80002c8:	4293      	cmp	r3, r2
 80002ca:	d139      	bne.n	8000340 <main+0x14c>

		 /* Start transmission. */
		 dwt_starttx(DWT_START_TX_IMMEDIATE);
 80002cc:	2000      	movs	r0, #0
 80002ce:	f000 ffe3 	bl	8001298 <dwt_starttx>

		 /* Poll DW1000 until TX frame sent event set. See NOTE 5 below.
		  * STATUS register is 5 bytes long but, as the event we are looking at is in the first byte of the register, we can use this simplest API
		  * function to access it.*/
		 u32 = 0;
 80002d2:	2300      	movs	r3, #0
 80002d4:	607b      	str	r3, [r7, #4]
		 u32 = dwt_read32bitreg(SYS_STATUS_ID)& SYS_STATUS_TXFRS;
 80002d6:	2100      	movs	r1, #0
 80002d8:	200f      	movs	r0, #15
 80002da:	f000 fe3c 	bl	8000f56 <dwt_read32bitoffsetreg>
 80002de:	4603      	mov	r3, r0
 80002e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80002e4:	607b      	str	r3, [r7, #4]
		 while ( u32 != SYS_STATUS_TXFRS)
 80002e6:	e00e      	b.n	8000306 <main+0x112>
		 {
			 //debugPrint("not ok\r\n");
			 u32 = dwt_read32bitreg(SYS_STATUS_ID)& SYS_STATUS_TXFRS;
 80002e8:	2100      	movs	r1, #0
 80002ea:	200f      	movs	r0, #15
 80002ec:	f000 fe33 	bl	8000f56 <dwt_read32bitoffsetreg>
 80002f0:	4603      	mov	r3, r0
 80002f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80002f6:	607b      	str	r3, [r7, #4]
			 totcheck ++;
 80002f8:	683b      	ldr	r3, [r7, #0]
 80002fa:	3301      	adds	r3, #1
 80002fc:	603b      	str	r3, [r7, #0]
			 if (totcheck >1024)break;
 80002fe:	683b      	ldr	r3, [r7, #0]
 8000300:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000304:	d803      	bhi.n	800030e <main+0x11a>
		 while ( u32 != SYS_STATUS_TXFRS)
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	2b80      	cmp	r3, #128	; 0x80
 800030a:	d1ed      	bne.n	80002e8 <main+0xf4>
 800030c:	e000      	b.n	8000310 <main+0x11c>
			 if (totcheck >1024)break;
 800030e:	bf00      	nop
		 }
		 if (u32 != SYS_STATUS_TXFRS)continue;
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	2b80      	cmp	r3, #128	; 0x80
 8000314:	d116      	bne.n	8000344 <main+0x150>

		 debugPrint("ok!\r\n");
 8000316:	4811      	ldr	r0, [pc, #68]	; (800035c <main+0x168>)
 8000318:	f7ff ff38 	bl	800018c <debugPrint>

		 /* Clear TX frame sent event. */
		 dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_TXFRS);
 800031c:	2280      	movs	r2, #128	; 0x80
 800031e:	2100      	movs	r1, #0
 8000320:	200f      	movs	r0, #15
 8000322:	f000 fe8b 	bl	800103c <dwt_write32bitoffsetreg>

		 /* Execute a delay between transmissions. */
		 //Sleep(TX_DELAY_MS);
		 short_flash();
 8000326:	f7ff ff19 	bl	800015c <short_flash>

		 /* Increment the blink frame sequence number (modulo 256). */
		 tx_msg[BLINK_FRAME_SN_IDX]++;
 800032a:	4b0a      	ldr	r3, [pc, #40]	; (8000354 <main+0x160>)
 800032c:	785b      	ldrb	r3, [r3, #1]
 800032e:	3301      	adds	r3, #1
 8000330:	b2da      	uxtb	r2, r3
 8000332:	4b08      	ldr	r3, [pc, #32]	; (8000354 <main+0x160>)
 8000334:	705a      	strb	r2, [r3, #1]
 8000336:	e78e      	b.n	8000256 <main+0x62>
		 if(DW1000_init() == 1)continue;
 8000338:	bf00      	nop
 800033a:	e78c      	b.n	8000256 <main+0x62>
		 if (u32 != 0x02800002)continue;
 800033c:	bf00      	nop
 800033e:	e78a      	b.n	8000256 <main+0x62>
		 if (u32 != 0x02800002)continue;
 8000340:	bf00      	nop
 8000342:	e788      	b.n	8000256 <main+0x62>
		 if (u32 != SYS_STATUS_TXFRS)continue;
 8000344:	bf00      	nop
		 reset_DW1000(); /* Target specific drive of RSTn line into DW1000 low for a period. */
 8000346:	e786      	b.n	8000256 <main+0x62>
 8000348:	08002fa8 	.word	0x08002fa8
 800034c:	20000000 	.word	0x20000000
 8000350:	02800002 	.word	0x02800002
 8000354:	2000000c 	.word	0x2000000c
 8000358:	08002fdc 	.word	0x08002fdc
 800035c:	08002fe0 	.word	0x08002fe0

08000360 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b090      	sub	sp, #64	; 0x40
 8000364:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000366:	f107 0318 	add.w	r3, r7, #24
 800036a:	2228      	movs	r2, #40	; 0x28
 800036c:	2100      	movs	r1, #0
 800036e:	4618      	mov	r0, r3
 8000370:	f002 fd10 	bl	8002d94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000374:	1d3b      	adds	r3, r7, #4
 8000376:	2200      	movs	r2, #0
 8000378:	601a      	str	r2, [r3, #0]
 800037a:	605a      	str	r2, [r3, #4]
 800037c:	609a      	str	r2, [r3, #8]
 800037e:	60da      	str	r2, [r3, #12]
 8000380:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000382:	2302      	movs	r3, #2
 8000384:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000386:	2301      	movs	r3, #1
 8000388:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800038a:	2310      	movs	r3, #16
 800038c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800038e:	2302      	movs	r3, #2
 8000390:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000392:	2300      	movs	r3, #0
 8000394:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8000396:	2300      	movs	r3, #0
 8000398:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800039a:	f107 0318 	add.w	r3, r7, #24
 800039e:	4618      	mov	r0, r3
 80003a0:	f001 fc84 	bl	8001cac <HAL_RCC_OscConfig>
 80003a4:	4603      	mov	r3, r0
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d001      	beq.n	80003ae <SystemClock_Config+0x4e>
  {
    Error_Handler();
 80003aa:	f000 f8f5 	bl	8000598 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003ae:	230f      	movs	r3, #15
 80003b0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003b2:	2302      	movs	r3, #2
 80003b4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003b6:	2300      	movs	r3, #0
 80003b8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003c0:	2300      	movs	r3, #0
 80003c2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80003c4:	1d3b      	adds	r3, r7, #4
 80003c6:	2100      	movs	r1, #0
 80003c8:	4618      	mov	r0, r3
 80003ca:	f001 feef 	bl	80021ac <HAL_RCC_ClockConfig>
 80003ce:	4603      	mov	r3, r0
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d001      	beq.n	80003d8 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80003d4:	f000 f8e0 	bl	8000598 <Error_Handler>
  }
}
 80003d8:	bf00      	nop
 80003da:	3740      	adds	r7, #64	; 0x40
 80003dc:	46bd      	mov	sp, r7
 80003de:	bd80      	pop	{r7, pc}

080003e0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80003e4:	4b17      	ldr	r3, [pc, #92]	; (8000444 <MX_SPI1_Init+0x64>)
 80003e6:	4a18      	ldr	r2, [pc, #96]	; (8000448 <MX_SPI1_Init+0x68>)
 80003e8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80003ea:	4b16      	ldr	r3, [pc, #88]	; (8000444 <MX_SPI1_Init+0x64>)
 80003ec:	f44f 7282 	mov.w	r2, #260	; 0x104
 80003f0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80003f2:	4b14      	ldr	r3, [pc, #80]	; (8000444 <MX_SPI1_Init+0x64>)
 80003f4:	2200      	movs	r2, #0
 80003f6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80003f8:	4b12      	ldr	r3, [pc, #72]	; (8000444 <MX_SPI1_Init+0x64>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80003fe:	4b11      	ldr	r3, [pc, #68]	; (8000444 <MX_SPI1_Init+0x64>)
 8000400:	2200      	movs	r2, #0
 8000402:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000404:	4b0f      	ldr	r3, [pc, #60]	; (8000444 <MX_SPI1_Init+0x64>)
 8000406:	2200      	movs	r2, #0
 8000408:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800040a:	4b0e      	ldr	r3, [pc, #56]	; (8000444 <MX_SPI1_Init+0x64>)
 800040c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000410:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000412:	4b0c      	ldr	r3, [pc, #48]	; (8000444 <MX_SPI1_Init+0x64>)
 8000414:	2238      	movs	r2, #56	; 0x38
 8000416:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000418:	4b0a      	ldr	r3, [pc, #40]	; (8000444 <MX_SPI1_Init+0x64>)
 800041a:	2200      	movs	r2, #0
 800041c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800041e:	4b09      	ldr	r3, [pc, #36]	; (8000444 <MX_SPI1_Init+0x64>)
 8000420:	2200      	movs	r2, #0
 8000422:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000424:	4b07      	ldr	r3, [pc, #28]	; (8000444 <MX_SPI1_Init+0x64>)
 8000426:	2200      	movs	r2, #0
 8000428:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800042a:	4b06      	ldr	r3, [pc, #24]	; (8000444 <MX_SPI1_Init+0x64>)
 800042c:	220a      	movs	r2, #10
 800042e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000430:	4804      	ldr	r0, [pc, #16]	; (8000444 <MX_SPI1_Init+0x64>)
 8000432:	f002 f857 	bl	80024e4 <HAL_SPI_Init>
 8000436:	4603      	mov	r3, r0
 8000438:	2b00      	cmp	r3, #0
 800043a:	d001      	beq.n	8000440 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800043c:	f000 f8ac 	bl	8000598 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000440:	bf00      	nop
 8000442:	bd80      	pop	{r7, pc}
 8000444:	200000bc 	.word	0x200000bc
 8000448:	40013000 	.word	0x40013000

0800044c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000450:	4b11      	ldr	r3, [pc, #68]	; (8000498 <MX_USART1_UART_Init+0x4c>)
 8000452:	4a12      	ldr	r2, [pc, #72]	; (800049c <MX_USART1_UART_Init+0x50>)
 8000454:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000456:	4b10      	ldr	r3, [pc, #64]	; (8000498 <MX_USART1_UART_Init+0x4c>)
 8000458:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800045c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800045e:	4b0e      	ldr	r3, [pc, #56]	; (8000498 <MX_USART1_UART_Init+0x4c>)
 8000460:	2200      	movs	r2, #0
 8000462:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000464:	4b0c      	ldr	r3, [pc, #48]	; (8000498 <MX_USART1_UART_Init+0x4c>)
 8000466:	2200      	movs	r2, #0
 8000468:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800046a:	4b0b      	ldr	r3, [pc, #44]	; (8000498 <MX_USART1_UART_Init+0x4c>)
 800046c:	2200      	movs	r2, #0
 800046e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000470:	4b09      	ldr	r3, [pc, #36]	; (8000498 <MX_USART1_UART_Init+0x4c>)
 8000472:	220c      	movs	r2, #12
 8000474:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000476:	4b08      	ldr	r3, [pc, #32]	; (8000498 <MX_USART1_UART_Init+0x4c>)
 8000478:	2200      	movs	r2, #0
 800047a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800047c:	4b06      	ldr	r3, [pc, #24]	; (8000498 <MX_USART1_UART_Init+0x4c>)
 800047e:	2200      	movs	r2, #0
 8000480:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000482:	4805      	ldr	r0, [pc, #20]	; (8000498 <MX_USART1_UART_Init+0x4c>)
 8000484:	f002 fa58 	bl	8002938 <HAL_UART_Init>
 8000488:	4603      	mov	r3, r0
 800048a:	2b00      	cmp	r3, #0
 800048c:	d001      	beq.n	8000492 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800048e:	f000 f883 	bl	8000598 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000492:	bf00      	nop
 8000494:	bd80      	pop	{r7, pc}
 8000496:	bf00      	nop
 8000498:	2000007c 	.word	0x2000007c
 800049c:	40013800 	.word	0x40013800

080004a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b088      	sub	sp, #32
 80004a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004a6:	f107 0310 	add.w	r3, r7, #16
 80004aa:	2200      	movs	r2, #0
 80004ac:	601a      	str	r2, [r3, #0]
 80004ae:	605a      	str	r2, [r3, #4]
 80004b0:	609a      	str	r2, [r3, #8]
 80004b2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004b4:	4b33      	ldr	r3, [pc, #204]	; (8000584 <MX_GPIO_Init+0xe4>)
 80004b6:	699b      	ldr	r3, [r3, #24]
 80004b8:	4a32      	ldr	r2, [pc, #200]	; (8000584 <MX_GPIO_Init+0xe4>)
 80004ba:	f043 0310 	orr.w	r3, r3, #16
 80004be:	6193      	str	r3, [r2, #24]
 80004c0:	4b30      	ldr	r3, [pc, #192]	; (8000584 <MX_GPIO_Init+0xe4>)
 80004c2:	699b      	ldr	r3, [r3, #24]
 80004c4:	f003 0310 	and.w	r3, r3, #16
 80004c8:	60fb      	str	r3, [r7, #12]
 80004ca:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80004cc:	4b2d      	ldr	r3, [pc, #180]	; (8000584 <MX_GPIO_Init+0xe4>)
 80004ce:	699b      	ldr	r3, [r3, #24]
 80004d0:	4a2c      	ldr	r2, [pc, #176]	; (8000584 <MX_GPIO_Init+0xe4>)
 80004d2:	f043 0320 	orr.w	r3, r3, #32
 80004d6:	6193      	str	r3, [r2, #24]
 80004d8:	4b2a      	ldr	r3, [pc, #168]	; (8000584 <MX_GPIO_Init+0xe4>)
 80004da:	699b      	ldr	r3, [r3, #24]
 80004dc:	f003 0320 	and.w	r3, r3, #32
 80004e0:	60bb      	str	r3, [r7, #8]
 80004e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004e4:	4b27      	ldr	r3, [pc, #156]	; (8000584 <MX_GPIO_Init+0xe4>)
 80004e6:	699b      	ldr	r3, [r3, #24]
 80004e8:	4a26      	ldr	r2, [pc, #152]	; (8000584 <MX_GPIO_Init+0xe4>)
 80004ea:	f043 0304 	orr.w	r3, r3, #4
 80004ee:	6193      	str	r3, [r2, #24]
 80004f0:	4b24      	ldr	r3, [pc, #144]	; (8000584 <MX_GPIO_Init+0xe4>)
 80004f2:	699b      	ldr	r3, [r3, #24]
 80004f4:	f003 0304 	and.w	r3, r3, #4
 80004f8:	607b      	str	r3, [r7, #4]
 80004fa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004fc:	4b21      	ldr	r3, [pc, #132]	; (8000584 <MX_GPIO_Init+0xe4>)
 80004fe:	699b      	ldr	r3, [r3, #24]
 8000500:	4a20      	ldr	r2, [pc, #128]	; (8000584 <MX_GPIO_Init+0xe4>)
 8000502:	f043 0308 	orr.w	r3, r3, #8
 8000506:	6193      	str	r3, [r2, #24]
 8000508:	4b1e      	ldr	r3, [pc, #120]	; (8000584 <MX_GPIO_Init+0xe4>)
 800050a:	699b      	ldr	r3, [r3, #24]
 800050c:	f003 0308 	and.w	r3, r3, #8
 8000510:	603b      	str	r3, [r7, #0]
 8000512:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000514:	2200      	movs	r2, #0
 8000516:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800051a:	481b      	ldr	r0, [pc, #108]	; (8000588 <MX_GPIO_Init+0xe8>)
 800051c:	f001 fbae 	bl	8001c7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DW_RST_Pin|DW_NSS_Pin, GPIO_PIN_RESET);
 8000520:	2200      	movs	r2, #0
 8000522:	2118      	movs	r1, #24
 8000524:	4819      	ldr	r0, [pc, #100]	; (800058c <MX_GPIO_Init+0xec>)
 8000526:	f001 fba9 	bl	8001c7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800052a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800052e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000530:	2301      	movs	r3, #1
 8000532:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000534:	2300      	movs	r3, #0
 8000536:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000538:	2302      	movs	r3, #2
 800053a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800053c:	f107 0310 	add.w	r3, r7, #16
 8000540:	4619      	mov	r1, r3
 8000542:	4811      	ldr	r0, [pc, #68]	; (8000588 <MX_GPIO_Init+0xe8>)
 8000544:	f001 fa40 	bl	80019c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DW_RST_Pin DW_NSS_Pin */
  GPIO_InitStruct.Pin = DW_RST_Pin|DW_NSS_Pin;
 8000548:	2318      	movs	r3, #24
 800054a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800054c:	2301      	movs	r3, #1
 800054e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000550:	2300      	movs	r3, #0
 8000552:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000554:	2302      	movs	r3, #2
 8000556:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000558:	f107 0310 	add.w	r3, r7, #16
 800055c:	4619      	mov	r1, r3
 800055e:	480b      	ldr	r0, [pc, #44]	; (800058c <MX_GPIO_Init+0xec>)
 8000560:	f001 fa32 	bl	80019c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DW_IRQn_Pin */
  GPIO_InitStruct.Pin = DW_IRQn_Pin;
 8000564:	2301      	movs	r3, #1
 8000566:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000568:	4b09      	ldr	r3, [pc, #36]	; (8000590 <MX_GPIO_Init+0xf0>)
 800056a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800056c:	2300      	movs	r3, #0
 800056e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DW_IRQn_GPIO_Port, &GPIO_InitStruct);
 8000570:	f107 0310 	add.w	r3, r7, #16
 8000574:	4619      	mov	r1, r3
 8000576:	4807      	ldr	r0, [pc, #28]	; (8000594 <MX_GPIO_Init+0xf4>)
 8000578:	f001 fa26 	bl	80019c8 <HAL_GPIO_Init>

}
 800057c:	bf00      	nop
 800057e:	3720      	adds	r7, #32
 8000580:	46bd      	mov	sp, r7
 8000582:	bd80      	pop	{r7, pc}
 8000584:	40021000 	.word	0x40021000
 8000588:	40011000 	.word	0x40011000
 800058c:	40010800 	.word	0x40010800
 8000590:	10110000 	.word	0x10110000
 8000594:	40010c00 	.word	0x40010c00

08000598 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800059c:	bf00      	nop
 800059e:	46bd      	mov	sp, r7
 80005a0:	bc80      	pop	{r7}
 80005a2:	4770      	bx	lr

080005a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b085      	sub	sp, #20
 80005a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005aa:	4b15      	ldr	r3, [pc, #84]	; (8000600 <HAL_MspInit+0x5c>)
 80005ac:	699b      	ldr	r3, [r3, #24]
 80005ae:	4a14      	ldr	r2, [pc, #80]	; (8000600 <HAL_MspInit+0x5c>)
 80005b0:	f043 0301 	orr.w	r3, r3, #1
 80005b4:	6193      	str	r3, [r2, #24]
 80005b6:	4b12      	ldr	r3, [pc, #72]	; (8000600 <HAL_MspInit+0x5c>)
 80005b8:	699b      	ldr	r3, [r3, #24]
 80005ba:	f003 0301 	and.w	r3, r3, #1
 80005be:	60bb      	str	r3, [r7, #8]
 80005c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005c2:	4b0f      	ldr	r3, [pc, #60]	; (8000600 <HAL_MspInit+0x5c>)
 80005c4:	69db      	ldr	r3, [r3, #28]
 80005c6:	4a0e      	ldr	r2, [pc, #56]	; (8000600 <HAL_MspInit+0x5c>)
 80005c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005cc:	61d3      	str	r3, [r2, #28]
 80005ce:	4b0c      	ldr	r3, [pc, #48]	; (8000600 <HAL_MspInit+0x5c>)
 80005d0:	69db      	ldr	r3, [r3, #28]
 80005d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005d6:	607b      	str	r3, [r7, #4]
 80005d8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80005da:	4b0a      	ldr	r3, [pc, #40]	; (8000604 <HAL_MspInit+0x60>)
 80005dc:	685b      	ldr	r3, [r3, #4]
 80005de:	60fb      	str	r3, [r7, #12]
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80005e6:	60fb      	str	r3, [r7, #12]
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80005ee:	60fb      	str	r3, [r7, #12]
 80005f0:	4a04      	ldr	r2, [pc, #16]	; (8000604 <HAL_MspInit+0x60>)
 80005f2:	68fb      	ldr	r3, [r7, #12]
 80005f4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005f6:	bf00      	nop
 80005f8:	3714      	adds	r7, #20
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bc80      	pop	{r7}
 80005fe:	4770      	bx	lr
 8000600:	40021000 	.word	0x40021000
 8000604:	40010000 	.word	0x40010000

08000608 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b088      	sub	sp, #32
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000610:	f107 0310 	add.w	r3, r7, #16
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
 8000618:	605a      	str	r2, [r3, #4]
 800061a:	609a      	str	r2, [r3, #8]
 800061c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	4a1b      	ldr	r2, [pc, #108]	; (8000690 <HAL_SPI_MspInit+0x88>)
 8000624:	4293      	cmp	r3, r2
 8000626:	d12f      	bne.n	8000688 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000628:	4b1a      	ldr	r3, [pc, #104]	; (8000694 <HAL_SPI_MspInit+0x8c>)
 800062a:	699b      	ldr	r3, [r3, #24]
 800062c:	4a19      	ldr	r2, [pc, #100]	; (8000694 <HAL_SPI_MspInit+0x8c>)
 800062e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000632:	6193      	str	r3, [r2, #24]
 8000634:	4b17      	ldr	r3, [pc, #92]	; (8000694 <HAL_SPI_MspInit+0x8c>)
 8000636:	699b      	ldr	r3, [r3, #24]
 8000638:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800063c:	60fb      	str	r3, [r7, #12]
 800063e:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000640:	4b14      	ldr	r3, [pc, #80]	; (8000694 <HAL_SPI_MspInit+0x8c>)
 8000642:	699b      	ldr	r3, [r3, #24]
 8000644:	4a13      	ldr	r2, [pc, #76]	; (8000694 <HAL_SPI_MspInit+0x8c>)
 8000646:	f043 0304 	orr.w	r3, r3, #4
 800064a:	6193      	str	r3, [r2, #24]
 800064c:	4b11      	ldr	r3, [pc, #68]	; (8000694 <HAL_SPI_MspInit+0x8c>)
 800064e:	699b      	ldr	r3, [r3, #24]
 8000650:	f003 0304 	and.w	r3, r3, #4
 8000654:	60bb      	str	r3, [r7, #8]
 8000656:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000658:	23a0      	movs	r3, #160	; 0xa0
 800065a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800065c:	2302      	movs	r3, #2
 800065e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000660:	2303      	movs	r3, #3
 8000662:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000664:	f107 0310 	add.w	r3, r7, #16
 8000668:	4619      	mov	r1, r3
 800066a:	480b      	ldr	r0, [pc, #44]	; (8000698 <HAL_SPI_MspInit+0x90>)
 800066c:	f001 f9ac 	bl	80019c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000670:	2340      	movs	r3, #64	; 0x40
 8000672:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000674:	2300      	movs	r3, #0
 8000676:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000678:	2300      	movs	r3, #0
 800067a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800067c:	f107 0310 	add.w	r3, r7, #16
 8000680:	4619      	mov	r1, r3
 8000682:	4805      	ldr	r0, [pc, #20]	; (8000698 <HAL_SPI_MspInit+0x90>)
 8000684:	f001 f9a0 	bl	80019c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000688:	bf00      	nop
 800068a:	3720      	adds	r7, #32
 800068c:	46bd      	mov	sp, r7
 800068e:	bd80      	pop	{r7, pc}
 8000690:	40013000 	.word	0x40013000
 8000694:	40021000 	.word	0x40021000
 8000698:	40010800 	.word	0x40010800

0800069c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b088      	sub	sp, #32
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a4:	f107 0310 	add.w	r3, r7, #16
 80006a8:	2200      	movs	r2, #0
 80006aa:	601a      	str	r2, [r3, #0]
 80006ac:	605a      	str	r2, [r3, #4]
 80006ae:	609a      	str	r2, [r3, #8]
 80006b0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	4a1c      	ldr	r2, [pc, #112]	; (8000728 <HAL_UART_MspInit+0x8c>)
 80006b8:	4293      	cmp	r3, r2
 80006ba:	d131      	bne.n	8000720 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80006bc:	4b1b      	ldr	r3, [pc, #108]	; (800072c <HAL_UART_MspInit+0x90>)
 80006be:	699b      	ldr	r3, [r3, #24]
 80006c0:	4a1a      	ldr	r2, [pc, #104]	; (800072c <HAL_UART_MspInit+0x90>)
 80006c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006c6:	6193      	str	r3, [r2, #24]
 80006c8:	4b18      	ldr	r3, [pc, #96]	; (800072c <HAL_UART_MspInit+0x90>)
 80006ca:	699b      	ldr	r3, [r3, #24]
 80006cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006d0:	60fb      	str	r3, [r7, #12]
 80006d2:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006d4:	4b15      	ldr	r3, [pc, #84]	; (800072c <HAL_UART_MspInit+0x90>)
 80006d6:	699b      	ldr	r3, [r3, #24]
 80006d8:	4a14      	ldr	r2, [pc, #80]	; (800072c <HAL_UART_MspInit+0x90>)
 80006da:	f043 0304 	orr.w	r3, r3, #4
 80006de:	6193      	str	r3, [r2, #24]
 80006e0:	4b12      	ldr	r3, [pc, #72]	; (800072c <HAL_UART_MspInit+0x90>)
 80006e2:	699b      	ldr	r3, [r3, #24]
 80006e4:	f003 0304 	and.w	r3, r3, #4
 80006e8:	60bb      	str	r3, [r7, #8]
 80006ea:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80006ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80006f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006f2:	2302      	movs	r3, #2
 80006f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006f6:	2303      	movs	r3, #3
 80006f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006fa:	f107 0310 	add.w	r3, r7, #16
 80006fe:	4619      	mov	r1, r3
 8000700:	480b      	ldr	r0, [pc, #44]	; (8000730 <HAL_UART_MspInit+0x94>)
 8000702:	f001 f961 	bl	80019c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000706:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800070a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800070c:	2300      	movs	r3, #0
 800070e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000710:	2300      	movs	r3, #0
 8000712:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000714:	f107 0310 	add.w	r3, r7, #16
 8000718:	4619      	mov	r1, r3
 800071a:	4805      	ldr	r0, [pc, #20]	; (8000730 <HAL_UART_MspInit+0x94>)
 800071c:	f001 f954 	bl	80019c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000720:	bf00      	nop
 8000722:	3720      	adds	r7, #32
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	40013800 	.word	0x40013800
 800072c:	40021000 	.word	0x40021000
 8000730:	40010800 	.word	0x40010800

08000734 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000738:	bf00      	nop
 800073a:	46bd      	mov	sp, r7
 800073c:	bc80      	pop	{r7}
 800073e:	4770      	bx	lr

08000740 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000744:	e7fe      	b.n	8000744 <HardFault_Handler+0x4>

08000746 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000746:	b480      	push	{r7}
 8000748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800074a:	e7fe      	b.n	800074a <MemManage_Handler+0x4>

0800074c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000750:	e7fe      	b.n	8000750 <BusFault_Handler+0x4>

08000752 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000752:	b480      	push	{r7}
 8000754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000756:	e7fe      	b.n	8000756 <UsageFault_Handler+0x4>

08000758 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800075c:	bf00      	nop
 800075e:	46bd      	mov	sp, r7
 8000760:	bc80      	pop	{r7}
 8000762:	4770      	bx	lr

08000764 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000768:	bf00      	nop
 800076a:	46bd      	mov	sp, r7
 800076c:	bc80      	pop	{r7}
 800076e:	4770      	bx	lr

08000770 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000774:	bf00      	nop
 8000776:	46bd      	mov	sp, r7
 8000778:	bc80      	pop	{r7}
 800077a:	4770      	bx	lr

0800077c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000780:	f001 f800 	bl	8001784 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000784:	bf00      	nop
 8000786:	bd80      	pop	{r7, pc}

08000788 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800078c:	4b15      	ldr	r3, [pc, #84]	; (80007e4 <SystemInit+0x5c>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	4a14      	ldr	r2, [pc, #80]	; (80007e4 <SystemInit+0x5c>)
 8000792:	f043 0301 	orr.w	r3, r3, #1
 8000796:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000798:	4b12      	ldr	r3, [pc, #72]	; (80007e4 <SystemInit+0x5c>)
 800079a:	685a      	ldr	r2, [r3, #4]
 800079c:	4911      	ldr	r1, [pc, #68]	; (80007e4 <SystemInit+0x5c>)
 800079e:	4b12      	ldr	r3, [pc, #72]	; (80007e8 <SystemInit+0x60>)
 80007a0:	4013      	ands	r3, r2
 80007a2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80007a4:	4b0f      	ldr	r3, [pc, #60]	; (80007e4 <SystemInit+0x5c>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	4a0e      	ldr	r2, [pc, #56]	; (80007e4 <SystemInit+0x5c>)
 80007aa:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80007ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007b2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80007b4:	4b0b      	ldr	r3, [pc, #44]	; (80007e4 <SystemInit+0x5c>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	4a0a      	ldr	r2, [pc, #40]	; (80007e4 <SystemInit+0x5c>)
 80007ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80007be:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80007c0:	4b08      	ldr	r3, [pc, #32]	; (80007e4 <SystemInit+0x5c>)
 80007c2:	685b      	ldr	r3, [r3, #4]
 80007c4:	4a07      	ldr	r2, [pc, #28]	; (80007e4 <SystemInit+0x5c>)
 80007c6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80007ca:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80007cc:	4b05      	ldr	r3, [pc, #20]	; (80007e4 <SystemInit+0x5c>)
 80007ce:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80007d2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80007d4:	4b05      	ldr	r3, [pc, #20]	; (80007ec <SystemInit+0x64>)
 80007d6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80007da:	609a      	str	r2, [r3, #8]
#endif 
}
 80007dc:	bf00      	nop
 80007de:	46bd      	mov	sp, r7
 80007e0:	bc80      	pop	{r7}
 80007e2:	4770      	bx	lr
 80007e4:	40021000 	.word	0x40021000
 80007e8:	f8ff0000 	.word	0xf8ff0000
 80007ec:	e000ed00 	.word	0xe000ed00

080007f0 <dwt_initialise>:
#define VBAT_ADDRESS   (0x08)
#define VTEMP_ADDRESS  (0x09)
#define XTRIM_ADDRESS  (0x1E)

int dwt_initialise(int config)
{
 80007f0:	b590      	push	{r4, r7, lr}
 80007f2:	b087      	sub	sp, #28
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]

    uint16 otp_xtaltrim_and_rev = 0;
 80007f8:	2300      	movs	r3, #0
 80007fa:	82fb      	strh	r3, [r7, #22]
    uint32 ldo_tune = 0;
 80007fc:	2300      	movs	r3, #0
 80007fe:	613b      	str	r3, [r7, #16]

    pdw1000local->dblbuffon = 0; // - set to 0 - meaning double buffer mode is off by default
 8000800:	4b9f      	ldr	r3, [pc, #636]	; (8000a80 <dwt_initialise+0x290>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	2200      	movs	r2, #0
 8000806:	751a      	strb	r2, [r3, #20]
    pdw1000local->wait4resp = 0; // - set to 0 - meaning wait for response not active
 8000808:	4b9d      	ldr	r3, [pc, #628]	; (8000a80 <dwt_initialise+0x290>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	2200      	movs	r2, #0
 800080e:	755a      	strb	r2, [r3, #21]
    pdw1000local->sleep_mode = 0; // - set to 0 - meaning sleep mode has not been configured
 8000810:	4b9b      	ldr	r3, [pc, #620]	; (8000a80 <dwt_initialise+0x290>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	2200      	movs	r2, #0
 8000816:	82da      	strh	r2, [r3, #22]

    pdw1000local->cbTxDone = NULL;
 8000818:	4b99      	ldr	r3, [pc, #612]	; (8000a80 <dwt_initialise+0x290>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	2200      	movs	r2, #0
 800081e:	629a      	str	r2, [r3, #40]	; 0x28
    pdw1000local->cbRxOk = NULL;
 8000820:	4b97      	ldr	r3, [pc, #604]	; (8000a80 <dwt_initialise+0x290>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	2200      	movs	r2, #0
 8000826:	62da      	str	r2, [r3, #44]	; 0x2c
    pdw1000local->cbRxTo = NULL;
 8000828:	4b95      	ldr	r3, [pc, #596]	; (8000a80 <dwt_initialise+0x290>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	2200      	movs	r2, #0
 800082e:	631a      	str	r2, [r3, #48]	; 0x30
    pdw1000local->cbRxErr = NULL;
 8000830:	4b93      	ldr	r3, [pc, #588]	; (8000a80 <dwt_initialise+0x290>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	2200      	movs	r2, #0
 8000836:	635a      	str	r2, [r3, #52]	; 0x34
#if DWT_API_ERROR_CHECK
    pdw1000local->otp_mask = config ; // Save the READ_OTP config mask
#endif

    // Read and validate device ID, return -1 if not recognised
    if (DWT_DEVICE_ID != dwt_readdevid()) // MP IC ONLY (i.e. DW1000) FOR THIS CODE
 8000838:	f000 f926 	bl	8000a88 <dwt_readdevid>
 800083c:	4602      	mov	r2, r0
 800083e:	4b91      	ldr	r3, [pc, #580]	; (8000a84 <dwt_initialise+0x294>)
 8000840:	429a      	cmp	r2, r3
 8000842:	d002      	beq.n	800084a <dwt_initialise+0x5a>
    {
        return DWT_ERROR ;
 8000844:	f04f 33ff 	mov.w	r3, #4294967295
 8000848:	e115      	b.n	8000a76 <dwt_initialise+0x286>
    }

    if(!(DWT_DW_WAKE_UP & config)) // Don't reset the device if DWT_DW_WAKE_UP bit is set, e.g. when calling this API after wake up
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	f003 0302 	and.w	r3, r3, #2
 8000850:	2b00      	cmp	r3, #0
 8000852:	d101      	bne.n	8000858 <dwt_initialise+0x68>
    {
        dwt_softreset(); // Make sure the device is completely reset before starting initialisation
 8000854:	f000 fd6e 	bl	8001334 <dwt_softreset>
    }

    if(!((DWT_DW_WAKE_UP & config) && ((DWT_READ_OTP_TMP | DWT_READ_OTP_BAT | DWT_READ_OTP_LID | DWT_READ_OTP_PID | DWT_DW_WUP_RD_OTPREV)& config)))
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	f003 0302 	and.w	r3, r3, #2
 800085e:	2b00      	cmp	r3, #0
 8000860:	d004      	beq.n	800086c <dwt_initialise+0x7c>
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 8000868:	2b00      	cmp	r3, #0
 800086a:	d102      	bne.n	8000872 <dwt_initialise+0x82>
    {
        _dwt_enableclocks(FORCE_SYS_XTI); // NOTE: set system clock to XTI - this is necessary to make sure the values read by _dwt_otpread are reliable
 800086c:	2000      	movs	r0, #0
 800086e:	f000 fc6d 	bl	800114c <_dwt_enableclocks>
    }                                  // when not reading from OTP, clocks don't need to change.

    // Configure the CPLL lock detect
    dwt_write8bitoffsetreg(EXT_SYNC_ID, EC_CTRL_OFFSET, EC_CTRL_PLLLCK);
 8000872:	2204      	movs	r2, #4
 8000874:	2100      	movs	r1, #0
 8000876:	2024      	movs	r0, #36	; 0x24
 8000878:	f000 fbb1 	bl	8000fde <dwt_write8bitoffsetreg>

    // When DW1000 IC is initialised from power up, then the LDO value should be kicked from OTP, otherwise if this API is called after
    // DW1000 IC has been woken up (DWT_DW_WAKE_UP bit is set) this can be skipped as LDO would have already been automatically
    // kicked/loaded on wake up
    if(!(DWT_DW_WAKE_UP & config))
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	f003 0302 	and.w	r3, r3, #2
 8000882:	2b00      	cmp	r3, #0
 8000884:	d116      	bne.n	80008b4 <dwt_initialise+0xc4>
    {
        // Load LDO tune from OTP and kick it if there is a value actually programmed.
        ldo_tune = _dwt_otpread(LDOTUNE_ADDRESS);
 8000886:	2004      	movs	r0, #4
 8000888:	f000 fbff 	bl	800108a <_dwt_otpread>
 800088c:	6138      	str	r0, [r7, #16]
        if((ldo_tune & 0xFF) != 0)
 800088e:	693b      	ldr	r3, [r7, #16]
 8000890:	b2db      	uxtb	r3, r3
 8000892:	2b00      	cmp	r3, #0
 8000894:	d01f      	beq.n	80008d6 <dwt_initialise+0xe6>
        {
            // Kick LDO tune
            dwt_write8bitoffsetreg(OTP_IF_ID, OTP_SF, OTP_SF_LDO_KICK); // Set load LDO kick bit
 8000896:	2202      	movs	r2, #2
 8000898:	2112      	movs	r1, #18
 800089a:	202d      	movs	r0, #45	; 0x2d
 800089c:	f000 fb9f 	bl	8000fde <dwt_write8bitoffsetreg>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO; // LDO tune must be kicked at wake-up
 80008a0:	4b77      	ldr	r3, [pc, #476]	; (8000a80 <dwt_initialise+0x290>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	8ada      	ldrh	r2, [r3, #22]
 80008a6:	4b76      	ldr	r3, [pc, #472]	; (8000a80 <dwt_initialise+0x290>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80008ae:	b292      	uxth	r2, r2
 80008b0:	82da      	strh	r2, [r3, #22]
 80008b2:	e010      	b.n	80008d6 <dwt_initialise+0xe6>
        }
    }
    else
    {   //if LDOTUNE reg contains value different from default it means it was kicked from OTP and thus set AON_WCFG_ONW_LLDO.
        if(dwt_read32bitoffsetreg(RF_CONF_ID, LDOTUNE) != LDOTUNE_DEFAULT)
 80008b4:	2130      	movs	r1, #48	; 0x30
 80008b6:	2028      	movs	r0, #40	; 0x28
 80008b8:	f000 fb4d 	bl	8000f56 <dwt_read32bitoffsetreg>
 80008bc:	4603      	mov	r3, r0
 80008be:	f1b3 3f88 	cmp.w	r3, #2290649224	; 0x88888888
 80008c2:	d008      	beq.n	80008d6 <dwt_initialise+0xe6>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO;
 80008c4:	4b6e      	ldr	r3, [pc, #440]	; (8000a80 <dwt_initialise+0x290>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	8ada      	ldrh	r2, [r3, #22]
 80008ca:	4b6d      	ldr	r3, [pc, #436]	; (8000a80 <dwt_initialise+0x290>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80008d2:	b292      	uxth	r2, r2
 80008d4:	82da      	strh	r2, [r3, #22]
    }

    if((!(DWT_DW_WAKE_UP & config)) || ((DWT_DW_WAKE_UP & config) && (DWT_DW_WUP_RD_OTPREV & config)))
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	f003 0302 	and.w	r3, r3, #2
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d009      	beq.n	80008f4 <dwt_initialise+0x104>
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	f003 0302 	and.w	r3, r3, #2
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d011      	beq.n	800090e <dwt_initialise+0x11e>
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	f003 0308 	and.w	r3, r3, #8
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d00c      	beq.n	800090e <dwt_initialise+0x11e>
    {
        // Read OTP revision number
        otp_xtaltrim_and_rev = _dwt_otpread(XTRIM_ADDRESS) & 0xffff;        // Read 32 bit value, XTAL trim val is in low octet-0 (5 bits)
 80008f4:	201e      	movs	r0, #30
 80008f6:	f000 fbc8 	bl	800108a <_dwt_otpread>
 80008fa:	4603      	mov	r3, r0
 80008fc:	82fb      	strh	r3, [r7, #22]
        pdw1000local->otprev = (otp_xtaltrim_and_rev >> 8) & 0xff;          // OTP revision is the next byte
 80008fe:	8afb      	ldrh	r3, [r7, #22]
 8000900:	0a1b      	lsrs	r3, r3, #8
 8000902:	b29a      	uxth	r2, r3
 8000904:	4b5e      	ldr	r3, [pc, #376]	; (8000a80 <dwt_initialise+0x290>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	b2d2      	uxtb	r2, r2
 800090a:	72da      	strb	r2, [r3, #11]
 800090c:	e003      	b.n	8000916 <dwt_initialise+0x126>
    }
    else
        pdw1000local->otprev = 0; // If OTP valuse are not used, if this API is called after DW1000 IC has been woken up
 800090e:	4b5c      	ldr	r3, [pc, #368]	; (8000a80 <dwt_initialise+0x290>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	2200      	movs	r2, #0
 8000914:	72da      	strb	r2, [r3, #11]
                                  // (DWT_DW_WAKE_UP bit is set), set otprev to 0

    if(!(DWT_DW_WAKE_UP & config))
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	f003 0302 	and.w	r3, r3, #2
 800091c:	2b00      	cmp	r3, #0
 800091e:	d10b      	bne.n	8000938 <dwt_initialise+0x148>
    {
        // XTAL trim value is set in OTP for DW1000 module and EVK/TREK boards but that might not be the case in a custom design
        if ((otp_xtaltrim_and_rev & 0x1F) == 0) // A value of 0 means that the crystal has not been trimmed
 8000920:	8afb      	ldrh	r3, [r7, #22]
 8000922:	f003 031f 	and.w	r3, r3, #31
 8000926:	2b00      	cmp	r3, #0
 8000928:	d101      	bne.n	800092e <dwt_initialise+0x13e>
        {
            otp_xtaltrim_and_rev = FS_XTALT_MIDRANGE ; // Set to mid-range if no calibration value inside
 800092a:	2310      	movs	r3, #16
 800092c:	82fb      	strh	r3, [r7, #22]
        }
        // Configure XTAL trim
        dwt_setxtaltrim((uint8)otp_xtaltrim_and_rev);
 800092e:	8afb      	ldrh	r3, [r7, #22]
 8000930:	b2db      	uxtb	r3, r3
 8000932:	4618      	mov	r0, r3
 8000934:	f000 fd24 	bl	8001380 <dwt_setxtaltrim>
    }

    if(DWT_READ_OTP_PID & config)
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	f003 0310 	and.w	r3, r3, #16
 800093e:	2b00      	cmp	r3, #0
 8000940:	d007      	beq.n	8000952 <dwt_initialise+0x162>
    {
        // Load Part from OTP
        pdw1000local->partID = _dwt_otpread(PARTID_ADDRESS);
 8000942:	4b4f      	ldr	r3, [pc, #316]	; (8000a80 <dwt_initialise+0x290>)
 8000944:	681c      	ldr	r4, [r3, #0]
 8000946:	2006      	movs	r0, #6
 8000948:	f000 fb9f 	bl	800108a <_dwt_otpread>
 800094c:	4603      	mov	r3, r0
 800094e:	6023      	str	r3, [r4, #0]
 8000950:	e003      	b.n	800095a <dwt_initialise+0x16a>
    }
    else
    {
        pdw1000local->partID = 0;
 8000952:	4b4b      	ldr	r3, [pc, #300]	; (8000a80 <dwt_initialise+0x290>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	2200      	movs	r2, #0
 8000958:	601a      	str	r2, [r3, #0]
    }

    if(DWT_READ_OTP_LID & config)
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	f003 0320 	and.w	r3, r3, #32
 8000960:	2b00      	cmp	r3, #0
 8000962:	d007      	beq.n	8000974 <dwt_initialise+0x184>
    {
        // Load Lot ID from OTP
        pdw1000local->lotID = _dwt_otpread(LOTID_ADDRESS);
 8000964:	4b46      	ldr	r3, [pc, #280]	; (8000a80 <dwt_initialise+0x290>)
 8000966:	681c      	ldr	r4, [r3, #0]
 8000968:	2007      	movs	r0, #7
 800096a:	f000 fb8e 	bl	800108a <_dwt_otpread>
 800096e:	4603      	mov	r3, r0
 8000970:	6063      	str	r3, [r4, #4]
 8000972:	e003      	b.n	800097c <dwt_initialise+0x18c>
    }
    else
    {
        pdw1000local->lotID = 0;
 8000974:	4b42      	ldr	r3, [pc, #264]	; (8000a80 <dwt_initialise+0x290>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	2200      	movs	r2, #0
 800097a:	605a      	str	r2, [r3, #4]
    }

    if(DWT_READ_OTP_BAT & config)
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000982:	2b00      	cmp	r3, #0
 8000984:	d008      	beq.n	8000998 <dwt_initialise+0x1a8>
    {
        // Load VBAT from OTP
        pdw1000local->vBatP = _dwt_otpread(VBAT_ADDRESS) & 0xff;
 8000986:	2008      	movs	r0, #8
 8000988:	f000 fb7f 	bl	800108a <_dwt_otpread>
 800098c:	4602      	mov	r2, r0
 800098e:	4b3c      	ldr	r3, [pc, #240]	; (8000a80 <dwt_initialise+0x290>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	b2d2      	uxtb	r2, r2
 8000994:	721a      	strb	r2, [r3, #8]
 8000996:	e003      	b.n	80009a0 <dwt_initialise+0x1b0>
    }
    else
    {
        pdw1000local->vBatP = 0;
 8000998:	4b39      	ldr	r3, [pc, #228]	; (8000a80 <dwt_initialise+0x290>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	2200      	movs	r2, #0
 800099e:	721a      	strb	r2, [r3, #8]
    }

    if(DWT_READ_OTP_TMP & config)
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d008      	beq.n	80009bc <dwt_initialise+0x1cc>
    {
        // Load TEMP from OTP
        pdw1000local->tempP = _dwt_otpread(VTEMP_ADDRESS) & 0xff;
 80009aa:	2009      	movs	r0, #9
 80009ac:	f000 fb6d 	bl	800108a <_dwt_otpread>
 80009b0:	4602      	mov	r2, r0
 80009b2:	4b33      	ldr	r3, [pc, #204]	; (8000a80 <dwt_initialise+0x290>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	b2d2      	uxtb	r2, r2
 80009b8:	725a      	strb	r2, [r3, #9]
 80009ba:	e003      	b.n	80009c4 <dwt_initialise+0x1d4>
    }
    else
    {
        pdw1000local->tempP = 0;
 80009bc:	4b30      	ldr	r3, [pc, #192]	; (8000a80 <dwt_initialise+0x290>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	2200      	movs	r2, #0
 80009c2:	725a      	strb	r2, [r3, #9]
    }

    // Load leading edge detect code (LDE/microcode)
    if(!(DWT_DW_WAKE_UP & config))
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	f003 0302 	and.w	r3, r3, #2
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d121      	bne.n	8000a12 <dwt_initialise+0x222>
    {
        if(DWT_LOADUCODE & config)
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	f003 0301 	and.w	r3, r3, #1
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d00b      	beq.n	80009f0 <dwt_initialise+0x200>
        {
            _dwt_loaducodefromrom();
 80009d8:	f000 fba4 	bl	8001124 <_dwt_loaducodefromrom>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE; // microcode must be loaded at wake-up if loaded on initialisation
 80009dc:	4b28      	ldr	r3, [pc, #160]	; (8000a80 <dwt_initialise+0x290>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	8ada      	ldrh	r2, [r3, #22]
 80009e2:	4b27      	ldr	r3, [pc, #156]	; (8000a80 <dwt_initialise+0x290>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80009ea:	b292      	uxth	r2, r2
 80009ec:	82da      	strh	r2, [r3, #22]
 80009ee:	e01e      	b.n	8000a2e <dwt_initialise+0x23e>
        }
        else // Should disable the LDERUN bit enable if LDE has not been loaded
        {
            uint16 rega = dwt_read16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1) ;
 80009f0:	2105      	movs	r1, #5
 80009f2:	2036      	movs	r0, #54	; 0x36
 80009f4:	f000 fad6 	bl	8000fa4 <dwt_read16bitoffsetreg>
 80009f8:	4603      	mov	r3, r0
 80009fa:	81fb      	strh	r3, [r7, #14]
            rega &= 0xFDFF ; // Clear LDERUN bit
 80009fc:	89fb      	ldrh	r3, [r7, #14]
 80009fe:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000a02:	81fb      	strh	r3, [r7, #14]
            dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1, rega) ;
 8000a04:	89fb      	ldrh	r3, [r7, #14]
 8000a06:	461a      	mov	r2, r3
 8000a08:	2105      	movs	r1, #5
 8000a0a:	2036      	movs	r0, #54	; 0x36
 8000a0c:	f000 fafa 	bl	8001004 <dwt_write16bitoffsetreg>
 8000a10:	e00d      	b.n	8000a2e <dwt_initialise+0x23e>
        }
    }
    else //if DWT_DW_WUP_NO_UCODE is set then assume that the UCODE was loaded from ROM (i.e. DWT_LOADUCODE was set on power up),
    {     //thus set AON_WCFG_ONW_LLDE, otherwise don't set the AON_WCFG_ONW_LLDE bit in the sleep_mode configuration
        if((DWT_DW_WUP_NO_UCODE & config) == 0)
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	f003 0304 	and.w	r3, r3, #4
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d108      	bne.n	8000a2e <dwt_initialise+0x23e>
        {
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE;
 8000a1c:	4b18      	ldr	r3, [pc, #96]	; (8000a80 <dwt_initialise+0x290>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	8ada      	ldrh	r2, [r3, #22]
 8000a22:	4b17      	ldr	r3, [pc, #92]	; (8000a80 <dwt_initialise+0x290>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000a2a:	b292      	uxth	r2, r2
 8000a2c:	82da      	strh	r2, [r3, #22]
        }
    }

    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
 8000a2e:	2001      	movs	r0, #1
 8000a30:	f000 fb8c 	bl	800114c <_dwt_enableclocks>

    // The 3 bits in AON CFG1 register must be cleared to ensure proper operation of the DW1000 in DEEPSLEEP mode.
    dwt_write8bitoffsetreg(AON_ID, AON_CFG1_OFFSET, 0x00);
 8000a34:	2200      	movs	r2, #0
 8000a36:	210a      	movs	r1, #10
 8000a38:	202c      	movs	r0, #44	; 0x2c
 8000a3a:	f000 fad0 	bl	8000fde <dwt_write8bitoffsetreg>

    // Read system register / store local copy
    pdw1000local->sysCFGreg = dwt_read32bitreg(SYS_CFG_ID) ; // Read sysconfig register
 8000a3e:	4b10      	ldr	r3, [pc, #64]	; (8000a80 <dwt_initialise+0x290>)
 8000a40:	681c      	ldr	r4, [r3, #0]
 8000a42:	2100      	movs	r1, #0
 8000a44:	2004      	movs	r0, #4
 8000a46:	f000 fa86 	bl	8000f56 <dwt_read32bitoffsetreg>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	6123      	str	r3, [r4, #16]
    pdw1000local->longFrames = (pdw1000local->sysCFGreg & SYS_CFG_PHR_MODE_11) >> SYS_CFG_PHR_MODE_SHFT ; //configure longFrames
 8000a4e:	4b0c      	ldr	r3, [pc, #48]	; (8000a80 <dwt_initialise+0x290>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	691b      	ldr	r3, [r3, #16]
 8000a54:	0c1b      	lsrs	r3, r3, #16
 8000a56:	b2da      	uxtb	r2, r3
 8000a58:	4b09      	ldr	r3, [pc, #36]	; (8000a80 <dwt_initialise+0x290>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	f002 0203 	and.w	r2, r2, #3
 8000a60:	b2d2      	uxtb	r2, r2
 8000a62:	729a      	strb	r2, [r3, #10]

    pdw1000local->txFCTRL = dwt_read32bitreg(TX_FCTRL_ID) ;
 8000a64:	4b06      	ldr	r3, [pc, #24]	; (8000a80 <dwt_initialise+0x290>)
 8000a66:	681c      	ldr	r4, [r3, #0]
 8000a68:	2100      	movs	r1, #0
 8000a6a:	2008      	movs	r0, #8
 8000a6c:	f000 fa73 	bl	8000f56 <dwt_read32bitoffsetreg>
 8000a70:	4603      	mov	r3, r0
 8000a72:	60e3      	str	r3, [r4, #12]
    return DWT_SUCCESS ;
 8000a74:	2300      	movs	r3, #0

} // end dwt_initialise()
 8000a76:	4618      	mov	r0, r3
 8000a78:	371c      	adds	r7, #28
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd90      	pop	{r4, r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	2000001c 	.word	0x2000001c
 8000a84:	deca0130 	.word	0xdeca0130

08000a88 <dwt_readdevid>:
 * output parameters
 *
 * returns the read value which for DW1000 is 0xDECA0130
 */
uint32 dwt_readdevid(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
    return dwt_read32bitoffsetreg(DEV_ID_ID,0);
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	2000      	movs	r0, #0
 8000a90:	f000 fa61 	bl	8000f56 <dwt_read32bitoffsetreg>
 8000a94:	4603      	mov	r3, r0
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	bd80      	pop	{r7, pc}
	...

08000a9c <dwt_configure>:
 * output parameters
 *
 * no return value
 */
void dwt_configure(dwt_config_t *config)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b086      	sub	sp, #24
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
    uint8 nsSfd_result  = 0;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	75fb      	strb	r3, [r7, #23]
    uint8 useDWnsSFD = 0;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	75bb      	strb	r3, [r7, #22]
    uint8 chan = config->chan ;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	781b      	ldrb	r3, [r3, #0]
 8000ab0:	74fb      	strb	r3, [r7, #19]
    uint32 regval ;
    uint16 reg16 = lde_replicaCoeff[config->rxCode];
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	795b      	ldrb	r3, [r3, #5]
 8000ab6:	461a      	mov	r2, r3
 8000ab8:	4ba1      	ldr	r3, [pc, #644]	; (8000d40 <dwt_configure+0x2a4>)
 8000aba:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000abe:	82bb      	strh	r3, [r7, #20]
    uint8 prfIndex = config->prf - DWT_PRF_16M;
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	785b      	ldrb	r3, [r3, #1]
 8000ac4:	3b01      	subs	r3, #1
 8000ac6:	74bb      	strb	r3, [r7, #18]
    uint8 bw = ((chan == 4) || (chan == 7)) ? 1 : 0 ; // Select wide or narrow band
 8000ac8:	7cfb      	ldrb	r3, [r7, #19]
 8000aca:	2b04      	cmp	r3, #4
 8000acc:	d002      	beq.n	8000ad4 <dwt_configure+0x38>
 8000ace:	7cfb      	ldrb	r3, [r7, #19]
 8000ad0:	2b07      	cmp	r3, #7
 8000ad2:	d101      	bne.n	8000ad8 <dwt_configure+0x3c>
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	e000      	b.n	8000ada <dwt_configure+0x3e>
 8000ad8:	2300      	movs	r3, #0
 8000ada:	747b      	strb	r3, [r7, #17]
           || (config->txPreambLength == DWT_PLEN_2048) || (config->txPreambLength == DWT_PLEN_4096));
    assert((config->phrMode == DWT_PHRMODE_STD) || (config->phrMode == DWT_PHRMODE_EXT));
#endif

    // For 110 kbps we need a special setup
    if(DWT_BR_110K == config->dataRate)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	79db      	ldrb	r3, [r3, #7]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d10b      	bne.n	8000afc <dwt_configure+0x60>
    {
        pdw1000local->sysCFGreg |= SYS_CFG_RXM110K ;
 8000ae4:	4b97      	ldr	r3, [pc, #604]	; (8000d44 <dwt_configure+0x2a8>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	691a      	ldr	r2, [r3, #16]
 8000aea:	4b96      	ldr	r3, [pc, #600]	; (8000d44 <dwt_configure+0x2a8>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8000af2:	611a      	str	r2, [r3, #16]
        reg16 >>= 3; // lde_replicaCoeff must be divided by 8
 8000af4:	8abb      	ldrh	r3, [r7, #20]
 8000af6:	08db      	lsrs	r3, r3, #3
 8000af8:	82bb      	strh	r3, [r7, #20]
 8000afa:	e007      	b.n	8000b0c <dwt_configure+0x70>
    }
    else
    {
        pdw1000local->sysCFGreg &= (~SYS_CFG_RXM110K) ;
 8000afc:	4b91      	ldr	r3, [pc, #580]	; (8000d44 <dwt_configure+0x2a8>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	691a      	ldr	r2, [r3, #16]
 8000b02:	4b90      	ldr	r3, [pc, #576]	; (8000d44 <dwt_configure+0x2a8>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8000b0a:	611a      	str	r2, [r3, #16]
    }

    pdw1000local->longFrames = config->phrMode ;
 8000b0c:	4b8d      	ldr	r3, [pc, #564]	; (8000d44 <dwt_configure+0x2a8>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	687a      	ldr	r2, [r7, #4]
 8000b12:	7a12      	ldrb	r2, [r2, #8]
 8000b14:	729a      	strb	r2, [r3, #10]

    pdw1000local->sysCFGreg &= ~SYS_CFG_PHR_MODE_11;
 8000b16:	4b8b      	ldr	r3, [pc, #556]	; (8000d44 <dwt_configure+0x2a8>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	691a      	ldr	r2, [r3, #16]
 8000b1c:	4b89      	ldr	r3, [pc, #548]	; (8000d44 <dwt_configure+0x2a8>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8000b24:	611a      	str	r2, [r3, #16]
    pdw1000local->sysCFGreg |= (SYS_CFG_PHR_MODE_11 & ((uint32)config->phrMode << SYS_CFG_PHR_MODE_SHFT));
 8000b26:	4b87      	ldr	r3, [pc, #540]	; (8000d44 <dwt_configure+0x2a8>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	6919      	ldr	r1, [r3, #16]
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	7a1b      	ldrb	r3, [r3, #8]
 8000b30:	041b      	lsls	r3, r3, #16
 8000b32:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8000b36:	4b83      	ldr	r3, [pc, #524]	; (8000d44 <dwt_configure+0x2a8>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	430a      	orrs	r2, r1
 8000b3c:	611a      	str	r2, [r3, #16]

    dwt_write32bitreg(SYS_CFG_ID,pdw1000local->sysCFGreg) ;
 8000b3e:	4b81      	ldr	r3, [pc, #516]	; (8000d44 <dwt_configure+0x2a8>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	691b      	ldr	r3, [r3, #16]
 8000b44:	461a      	mov	r2, r3
 8000b46:	2100      	movs	r1, #0
 8000b48:	2004      	movs	r0, #4
 8000b4a:	f000 fa77 	bl	800103c <dwt_write32bitoffsetreg>
    // Set the lde_replicaCoeff
    dwt_write16bitoffsetreg(LDE_IF_ID, LDE_REPC_OFFSET, reg16) ;
 8000b4e:	8abb      	ldrh	r3, [r7, #20]
 8000b50:	461a      	mov	r2, r3
 8000b52:	f642 0104 	movw	r1, #10244	; 0x2804
 8000b56:	202e      	movs	r0, #46	; 0x2e
 8000b58:	f000 fa54 	bl	8001004 <dwt_write16bitoffsetreg>

    _dwt_configlde(prfIndex);
 8000b5c:	7cbb      	ldrb	r3, [r7, #18]
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f000 fac0 	bl	80010e4 <_dwt_configlde>

    // Configure PLL2/RF PLL block CFG/TUNE (for a given channel)
    dwt_write32bitoffsetreg(FS_CTRL_ID, FS_PLLCFG_OFFSET, fs_pll_cfg[chan_idx[chan]]);
 8000b64:	7cfb      	ldrb	r3, [r7, #19]
 8000b66:	4a78      	ldr	r2, [pc, #480]	; (8000d48 <dwt_configure+0x2ac>)
 8000b68:	5cd3      	ldrb	r3, [r2, r3]
 8000b6a:	461a      	mov	r2, r3
 8000b6c:	4b77      	ldr	r3, [pc, #476]	; (8000d4c <dwt_configure+0x2b0>)
 8000b6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b72:	461a      	mov	r2, r3
 8000b74:	2107      	movs	r1, #7
 8000b76:	202b      	movs	r0, #43	; 0x2b
 8000b78:	f000 fa60 	bl	800103c <dwt_write32bitoffsetreg>
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_PLLTUNE_OFFSET, fs_pll_tune[chan_idx[chan]]);
 8000b7c:	7cfb      	ldrb	r3, [r7, #19]
 8000b7e:	4a72      	ldr	r2, [pc, #456]	; (8000d48 <dwt_configure+0x2ac>)
 8000b80:	5cd3      	ldrb	r3, [r2, r3]
 8000b82:	461a      	mov	r2, r3
 8000b84:	4b72      	ldr	r3, [pc, #456]	; (8000d50 <dwt_configure+0x2b4>)
 8000b86:	5c9b      	ldrb	r3, [r3, r2]
 8000b88:	461a      	mov	r2, r3
 8000b8a:	210b      	movs	r1, #11
 8000b8c:	202b      	movs	r0, #43	; 0x2b
 8000b8e:	f000 fa26 	bl	8000fde <dwt_write8bitoffsetreg>

    // Configure RF RX blocks (for specified channel/bandwidth)
    dwt_write8bitoffsetreg(RF_CONF_ID, RF_RXCTRLH_OFFSET, rx_config[bw]);
 8000b92:	7c7b      	ldrb	r3, [r7, #17]
 8000b94:	4a6f      	ldr	r2, [pc, #444]	; (8000d54 <dwt_configure+0x2b8>)
 8000b96:	5cd3      	ldrb	r3, [r2, r3]
 8000b98:	461a      	mov	r2, r3
 8000b9a:	210b      	movs	r1, #11
 8000b9c:	2028      	movs	r0, #40	; 0x28
 8000b9e:	f000 fa1e 	bl	8000fde <dwt_write8bitoffsetreg>

    // Configure RF TX blocks (for specified channel and PRF)
    // Configure RF TX control
    dwt_write32bitoffsetreg(RF_CONF_ID, RF_TXCTRL_OFFSET, tx_config[chan_idx[chan]]);
 8000ba2:	7cfb      	ldrb	r3, [r7, #19]
 8000ba4:	4a68      	ldr	r2, [pc, #416]	; (8000d48 <dwt_configure+0x2ac>)
 8000ba6:	5cd3      	ldrb	r3, [r2, r3]
 8000ba8:	461a      	mov	r2, r3
 8000baa:	4b6b      	ldr	r3, [pc, #428]	; (8000d58 <dwt_configure+0x2bc>)
 8000bac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bb0:	461a      	mov	r2, r3
 8000bb2:	210c      	movs	r1, #12
 8000bb4:	2028      	movs	r0, #40	; 0x28
 8000bb6:	f000 fa41 	bl	800103c <dwt_write32bitoffsetreg>

    // Configure the baseband parameters (for specified PRF, bit rate, PAC, and SFD settings)
    // DTUNE0
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE0b_OFFSET, sftsh[config->dataRate][config->nsSFD]);
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	79db      	ldrb	r3, [r3, #7]
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	799b      	ldrb	r3, [r3, #6]
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	4a65      	ldr	r2, [pc, #404]	; (8000d5c <dwt_configure+0x2c0>)
 8000bc8:	0043      	lsls	r3, r0, #1
 8000bca:	440b      	add	r3, r1
 8000bcc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000bd0:	461a      	mov	r2, r3
 8000bd2:	2102      	movs	r1, #2
 8000bd4:	2027      	movs	r0, #39	; 0x27
 8000bd6:	f000 fa15 	bl	8001004 <dwt_write16bitoffsetreg>

    // DTUNE1
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1a_OFFSET, dtune1[prfIndex]);
 8000bda:	7cbb      	ldrb	r3, [r7, #18]
 8000bdc:	4a60      	ldr	r2, [pc, #384]	; (8000d60 <dwt_configure+0x2c4>)
 8000bde:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000be2:	461a      	mov	r2, r3
 8000be4:	2104      	movs	r1, #4
 8000be6:	2027      	movs	r0, #39	; 0x27
 8000be8:	f000 fa0c 	bl	8001004 <dwt_write16bitoffsetreg>

    if(config->dataRate == DWT_BR_110K)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	79db      	ldrb	r3, [r3, #7]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d105      	bne.n	8000c00 <dwt_configure+0x164>
    {
        dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_110K);
 8000bf4:	2264      	movs	r2, #100	; 0x64
 8000bf6:	2106      	movs	r1, #6
 8000bf8:	2027      	movs	r0, #39	; 0x27
 8000bfa:	f000 fa03 	bl	8001004 <dwt_write16bitoffsetreg>
 8000bfe:	e018      	b.n	8000c32 <dwt_configure+0x196>
    }
    else
    {
        if(config->txPreambLength == DWT_PLEN_64)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	789b      	ldrb	r3, [r3, #2]
 8000c04:	2b04      	cmp	r3, #4
 8000c06:	d10a      	bne.n	8000c1e <dwt_configure+0x182>
        {
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_6M8_PRE64);
 8000c08:	2210      	movs	r2, #16
 8000c0a:	2106      	movs	r1, #6
 8000c0c:	2027      	movs	r0, #39	; 0x27
 8000c0e:	f000 f9f9 	bl	8001004 <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE64);
 8000c12:	2210      	movs	r2, #16
 8000c14:	2126      	movs	r1, #38	; 0x26
 8000c16:	2027      	movs	r0, #39	; 0x27
 8000c18:	f000 f9e1 	bl	8000fde <dwt_write8bitoffsetreg>
 8000c1c:	e009      	b.n	8000c32 <dwt_configure+0x196>
        }
        else
        {
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_850K_6M8);
 8000c1e:	2220      	movs	r2, #32
 8000c20:	2106      	movs	r1, #6
 8000c22:	2027      	movs	r0, #39	; 0x27
 8000c24:	f000 f9ee 	bl	8001004 <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE128PLUS);
 8000c28:	2228      	movs	r2, #40	; 0x28
 8000c2a:	2126      	movs	r1, #38	; 0x26
 8000c2c:	2027      	movs	r0, #39	; 0x27
 8000c2e:	f000 f9d6 	bl	8000fde <dwt_write8bitoffsetreg>
        }
    }

    // DTUNE2
    dwt_write32bitoffsetreg(DRX_CONF_ID, DRX_TUNE2_OFFSET, digital_bb_config[prfIndex][config->rxPAC]);
 8000c32:	7cbb      	ldrb	r3, [r7, #18]
 8000c34:	687a      	ldr	r2, [r7, #4]
 8000c36:	78d2      	ldrb	r2, [r2, #3]
 8000c38:	4611      	mov	r1, r2
 8000c3a:	4a4a      	ldr	r2, [pc, #296]	; (8000d64 <dwt_configure+0x2c8>)
 8000c3c:	009b      	lsls	r3, r3, #2
 8000c3e:	440b      	add	r3, r1
 8000c40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c44:	461a      	mov	r2, r3
 8000c46:	2108      	movs	r1, #8
 8000c48:	2027      	movs	r0, #39	; 0x27
 8000c4a:	f000 f9f7 	bl	800103c <dwt_write32bitoffsetreg>

    // DTUNE3 (SFD timeout)
    // Don't allow 0 - SFD timeout will always be enabled
    if(config->sfdTO == 0)
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	895b      	ldrh	r3, [r3, #10]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d103      	bne.n	8000c5e <dwt_configure+0x1c2>
    {
        config->sfdTO = DWT_SFDTOC_DEF;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	f241 0241 	movw	r2, #4161	; 0x1041
 8000c5c:	815a      	strh	r2, [r3, #10]
    }
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_SFDTOC_OFFSET, config->sfdTO);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	895b      	ldrh	r3, [r3, #10]
 8000c62:	461a      	mov	r2, r3
 8000c64:	2120      	movs	r1, #32
 8000c66:	2027      	movs	r0, #39	; 0x27
 8000c68:	f000 f9cc 	bl	8001004 <dwt_write16bitoffsetreg>

    // Configure AGC parameters
    dwt_write32bitoffsetreg( AGC_CFG_STS_ID, 0xC, agc_config.lo32);
 8000c6c:	4b3e      	ldr	r3, [pc, #248]	; (8000d68 <dwt_configure+0x2cc>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	461a      	mov	r2, r3
 8000c72:	210c      	movs	r1, #12
 8000c74:	2023      	movs	r0, #35	; 0x23
 8000c76:	f000 f9e1 	bl	800103c <dwt_write32bitoffsetreg>
    dwt_write16bitoffsetreg( AGC_CFG_STS_ID, 0x4, agc_config.target[prfIndex]);
 8000c7a:	7cbb      	ldrb	r3, [r7, #18]
 8000c7c:	4a3a      	ldr	r2, [pc, #232]	; (8000d68 <dwt_configure+0x2cc>)
 8000c7e:	005b      	lsls	r3, r3, #1
 8000c80:	4413      	add	r3, r2
 8000c82:	889b      	ldrh	r3, [r3, #4]
 8000c84:	461a      	mov	r2, r3
 8000c86:	2104      	movs	r1, #4
 8000c88:	2023      	movs	r0, #35	; 0x23
 8000c8a:	f000 f9bb 	bl	8001004 <dwt_write16bitoffsetreg>

    // Set (non-standard) user SFD for improved performance,
    if(config->nsSFD)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	799b      	ldrb	r3, [r3, #6]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d00d      	beq.n	8000cb2 <dwt_configure+0x216>
    {
        // Write non standard (DW) SFD length
        dwt_write8bitoffsetreg(USR_SFD_ID, 0x00, dwnsSFDlen[config->dataRate]);
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	79db      	ldrb	r3, [r3, #7]
 8000c9a:	461a      	mov	r2, r3
 8000c9c:	4b33      	ldr	r3, [pc, #204]	; (8000d6c <dwt_configure+0x2d0>)
 8000c9e:	5c9b      	ldrb	r3, [r3, r2]
 8000ca0:	461a      	mov	r2, r3
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	2021      	movs	r0, #33	; 0x21
 8000ca6:	f000 f99a 	bl	8000fde <dwt_write8bitoffsetreg>
        nsSfd_result = 3 ;
 8000caa:	2303      	movs	r3, #3
 8000cac:	75fb      	strb	r3, [r7, #23]
        useDWnsSFD = 1 ;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	75bb      	strb	r3, [r7, #22]
    }
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 8000cb2:	7cfb      	ldrb	r3, [r7, #19]
 8000cb4:	f003 020f 	and.w	r2, r3, #15
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
 8000cb8:	7cfb      	ldrb	r3, [r7, #19]
 8000cba:	011b      	lsls	r3, r3, #4
 8000cbc:	b2db      	uxtb	r3, r3
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 8000cbe:	431a      	orrs	r2, r3
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	785b      	ldrb	r3, [r3, #1]
 8000cc4:	049b      	lsls	r3, r3, #18
 8000cc6:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
 8000cca:	431a      	orrs	r2, r3
              ((CHAN_CTRL_TNSSFD|CHAN_CTRL_RNSSFD) & ((uint32)nsSfd_result << CHAN_CTRL_TNSSFD_SHIFT)) | // nsSFD enable RX&TX
 8000ccc:	7dfb      	ldrb	r3, [r7, #23]
 8000cce:	051b      	lsls	r3, r3, #20
 8000cd0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
 8000cd4:	431a      	orrs	r2, r3
              (CHAN_CTRL_DWSFD & ((uint32)useDWnsSFD << CHAN_CTRL_DWSFD_SHIFT)) | // Use DW nsSFD
 8000cd6:	7dbb      	ldrb	r3, [r7, #22]
 8000cd8:	045b      	lsls	r3, r3, #17
 8000cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
              ((CHAN_CTRL_TNSSFD|CHAN_CTRL_RNSSFD) & ((uint32)nsSfd_result << CHAN_CTRL_TNSSFD_SHIFT)) | // nsSFD enable RX&TX
 8000cde:	431a      	orrs	r2, r3
              (CHAN_CTRL_TX_PCOD_MASK & ((uint32)config->txCode << CHAN_CTRL_TX_PCOD_SHIFT)) | // TX Preamble Code
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	791b      	ldrb	r3, [r3, #4]
 8000ce4:	059b      	lsls	r3, r3, #22
 8000ce6:	f003 63f8 	and.w	r3, r3, #130023424	; 0x7c00000
              (CHAN_CTRL_DWSFD & ((uint32)useDWnsSFD << CHAN_CTRL_DWSFD_SHIFT)) | // Use DW nsSFD
 8000cea:	431a      	orrs	r2, r3
              (CHAN_CTRL_RX_PCOD_MASK & ((uint32)config->rxCode << CHAN_CTRL_RX_PCOD_SHIFT)) ; // RX Preamble Code
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	795b      	ldrb	r3, [r3, #5]
 8000cf0:	06db      	lsls	r3, r3, #27
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 8000cf2:	4313      	orrs	r3, r2
 8000cf4:	60fb      	str	r3, [r7, #12]

    dwt_write32bitreg(CHAN_CTRL_ID,regval) ;
 8000cf6:	68fa      	ldr	r2, [r7, #12]
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	201f      	movs	r0, #31
 8000cfc:	f000 f99e 	bl	800103c <dwt_write32bitoffsetreg>

    // Set up TX Preamble Size, PRF and Data Rate
    pdw1000local->txFCTRL = ((uint32)(config->txPreambLength | config->prf) << TX_FCTRL_TXPRF_SHFT) | ((uint32)config->dataRate << TX_FCTRL_TXBR_SHFT);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	789a      	ldrb	r2, [r3, #2]
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	785b      	ldrb	r3, [r3, #1]
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	b2db      	uxtb	r3, r3
 8000d0c:	0419      	lsls	r1, r3, #16
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	79db      	ldrb	r3, [r3, #7]
 8000d12:	035a      	lsls	r2, r3, #13
 8000d14:	4b0b      	ldr	r3, [pc, #44]	; (8000d44 <dwt_configure+0x2a8>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	430a      	orrs	r2, r1
 8000d1a:	60da      	str	r2, [r3, #12]
    dwt_write32bitreg(TX_FCTRL_ID, pdw1000local->txFCTRL);
 8000d1c:	4b09      	ldr	r3, [pc, #36]	; (8000d44 <dwt_configure+0x2a8>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	68db      	ldr	r3, [r3, #12]
 8000d22:	461a      	mov	r2, r3
 8000d24:	2100      	movs	r1, #0
 8000d26:	2008      	movs	r0, #8
 8000d28:	f000 f988 	bl	800103c <dwt_write32bitoffsetreg>

    // The SFD transmit pattern is initialised by the DW1000 upon a user TX request, but (due to an IC issue) it is not done for an auto-ACK TX. The
    // SYS_CTRL write below works around this issue, by simultaneously initiating and aborting a transmission, which correctly initialises the SFD
    // after its configuration or reconfiguration.
    // This issue is not documented at the time of writing this code. It should be in next release of DW1000 User Manual (v2.09, from July 2016).
    dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, SYS_CTRL_TXSTRT | SYS_CTRL_TRXOFF); // Request TX start and TRX off at the same time
 8000d2c:	2242      	movs	r2, #66	; 0x42
 8000d2e:	2100      	movs	r1, #0
 8000d30:	200d      	movs	r0, #13
 8000d32:	f000 f954 	bl	8000fde <dwt_write8bitoffsetreg>
} // end dwt_configure()
 8000d36:	bf00      	nop
 8000d38:	3718      	adds	r7, #24
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	08003094 	.word	0x08003094
 8000d44:	2000001c 	.word	0x2000001c
 8000d48:	08003014 	.word	0x08003014
 8000d4c:	08003034 	.word	0x08003034
 8000d50:	0800304c 	.word	0x0800304c
 8000d54:	08003054 	.word	0x08003054
 8000d58:	0800301c 	.word	0x0800301c
 8000d5c:	08003064 	.word	0x08003064
 8000d60:	08003070 	.word	0x08003070
 8000d64:	08003074 	.word	0x08003074
 8000d68:	08003058 	.word	0x08003058
 8000d6c:	08003060 	.word	0x08003060

08000d70 <dwt_writetxdata>:
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_writetxdata(uint16 txFrameLength, uint8 *txFrameBytes, uint16 txBufferOffset)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	6039      	str	r1, [r7, #0]
 8000d7a:	80fb      	strh	r3, [r7, #6]
 8000d7c:	4613      	mov	r3, r2
 8000d7e:	80bb      	strh	r3, [r7, #4]
    assert(txFrameLength >= 2);
    assert((pdw1000local->longFrames && (txFrameLength <= 1023)) || (txFrameLength <= 127));
    assert((txBufferOffset + txFrameLength) <= 1024);
#endif

    if ((txBufferOffset + txFrameLength) <= 1024)
 8000d80:	88ba      	ldrh	r2, [r7, #4]
 8000d82:	88fb      	ldrh	r3, [r7, #6]
 8000d84:	4413      	add	r3, r2
 8000d86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d8a:	dc09      	bgt.n	8000da0 <dwt_writetxdata+0x30>
    {
        // Write the data to the IC TX buffer, (-2 bytes for auto generated CRC)
        dwt_writetodevice( TX_BUFFER_ID, txBufferOffset, txFrameLength-2, txFrameBytes);
 8000d8c:	88fb      	ldrh	r3, [r7, #6]
 8000d8e:	3b02      	subs	r3, #2
 8000d90:	461a      	mov	r2, r3
 8000d92:	88b9      	ldrh	r1, [r7, #4]
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	2009      	movs	r0, #9
 8000d98:	f000 f828 	bl	8000dec <dwt_writetodevice>
        return DWT_SUCCESS;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	e001      	b.n	8000da4 <dwt_writetxdata+0x34>
    }
    else
    {
        return DWT_ERROR;
 8000da0:	f04f 33ff 	mov.w	r3, #4294967295
    }
} // end dwt_writetxdata()
 8000da4:	4618      	mov	r0, r3
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}

08000dac <dwt_writetxfctrl>:
 * output parameters
 *
 * no return value
 */
void dwt_writetxfctrl(uint16 txFrameLength, uint16 txBufferOffset, int ranging)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b084      	sub	sp, #16
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	4603      	mov	r3, r0
 8000db4:	603a      	str	r2, [r7, #0]
 8000db6:	80fb      	strh	r3, [r7, #6]
 8000db8:	460b      	mov	r3, r1
 8000dba:	80bb      	strh	r3, [r7, #4]
    assert((ranging == 0) || (ranging == 1))
#endif

    // Write the frame length to the TX frame control register
    // pdw1000local->txFCTRL has kept configured bit rate information
    uint32 reg32 = pdw1000local->txFCTRL | txFrameLength | ((uint32)txBufferOffset << TX_FCTRL_TXBOFFS_SHFT) | ((uint32)ranging << TX_FCTRL_TR_SHFT);
 8000dbc:	4b0a      	ldr	r3, [pc, #40]	; (8000de8 <dwt_writetxfctrl+0x3c>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	68da      	ldr	r2, [r3, #12]
 8000dc2:	88fb      	ldrh	r3, [r7, #6]
 8000dc4:	431a      	orrs	r2, r3
 8000dc6:	88bb      	ldrh	r3, [r7, #4]
 8000dc8:	059b      	lsls	r3, r3, #22
 8000dca:	431a      	orrs	r2, r3
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	03db      	lsls	r3, r3, #15
 8000dd0:	4313      	orrs	r3, r2
 8000dd2:	60fb      	str	r3, [r7, #12]
    dwt_write32bitreg(TX_FCTRL_ID, reg32);
 8000dd4:	68fa      	ldr	r2, [r7, #12]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	2008      	movs	r0, #8
 8000dda:	f000 f92f 	bl	800103c <dwt_write32bitoffsetreg>
} // end dwt_writetxfctrl()
 8000dde:	bf00      	nop
 8000de0:	3710      	adds	r7, #16
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	2000001c 	.word	0x2000001c

08000dec <dwt_writetodevice>:
    uint16  recordNumber,
    uint16  index,
    uint32        length,
    const uint8   *buffer
)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b086      	sub	sp, #24
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	60ba      	str	r2, [r7, #8]
 8000df4:	607b      	str	r3, [r7, #4]
 8000df6:	4603      	mov	r3, r0
 8000df8:	81fb      	strh	r3, [r7, #14]
 8000dfa:	460b      	mov	r3, r1
 8000dfc:	81bb      	strh	r3, [r7, #12]
    uint8 header[3] ; // Buffer to compose header in
    int   cnt = 0; // Counter for length of header
 8000dfe:	2300      	movs	r3, #0
 8000e00:	617b      	str	r3, [r7, #20]
#ifdef DWT_API_ERROR_CHECK
    assert(recordNumber <= 0x3F); // Record number is limited to 6-bits.
#endif

    // Write message header selecting WRITE operation and addresses as appropriate (this is one to three bytes long)
    if (index == 0) // For index of 0, no sub-index is required
 8000e02:	89bb      	ldrh	r3, [r7, #12]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d10d      	bne.n	8000e24 <dwt_writetodevice+0x38>
    {
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8000e08:	89fb      	ldrh	r3, [r7, #14]
 8000e0a:	b2da      	uxtb	r2, r3
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	1c59      	adds	r1, r3, #1
 8000e10:	6179      	str	r1, [r7, #20]
 8000e12:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000e16:	b2d2      	uxtb	r2, r2
 8000e18:	f107 0118 	add.w	r1, r7, #24
 8000e1c:	440b      	add	r3, r1
 8000e1e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8000e22:	e033      	b.n	8000e8c <dwt_writetodevice+0xa0>
    else
    {
#ifdef DWT_API_ERROR_CHECK
        assert((index <= 0x7FFF) && ((index + length) <= 0x7FFF)); // Index and sub-addressable area are limited to 15-bits.
#endif
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8000e24:	89fb      	ldrh	r3, [r7, #14]
 8000e26:	b2da      	uxtb	r2, r3
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	1c59      	adds	r1, r3, #1
 8000e2c:	6179      	str	r1, [r7, #20]
 8000e2e:	f062 023f 	orn	r2, r2, #63	; 0x3f
 8000e32:	b2d2      	uxtb	r2, r2
 8000e34:	f107 0118 	add.w	r1, r7, #24
 8000e38:	440b      	add	r3, r1
 8000e3a:	f803 2c08 	strb.w	r2, [r3, #-8]

        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 8000e3e:	89bb      	ldrh	r3, [r7, #12]
 8000e40:	2b7f      	cmp	r3, #127	; 0x7f
 8000e42:	d80a      	bhi.n	8000e5a <dwt_writetodevice+0x6e>
        {
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8000e44:	697b      	ldr	r3, [r7, #20]
 8000e46:	1c5a      	adds	r2, r3, #1
 8000e48:	617a      	str	r2, [r7, #20]
 8000e4a:	89ba      	ldrh	r2, [r7, #12]
 8000e4c:	b2d2      	uxtb	r2, r2
 8000e4e:	f107 0118 	add.w	r1, r7, #24
 8000e52:	440b      	add	r3, r1
 8000e54:	f803 2c08 	strb.w	r2, [r3, #-8]
 8000e58:	e018      	b.n	8000e8c <dwt_writetodevice+0xa0>
        }
        else
        {
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 8000e5a:	89bb      	ldrh	r3, [r7, #12]
 8000e5c:	b2da      	uxtb	r2, r3
 8000e5e:	697b      	ldr	r3, [r7, #20]
 8000e60:	1c59      	adds	r1, r3, #1
 8000e62:	6179      	str	r1, [r7, #20]
 8000e64:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000e68:	b2d2      	uxtb	r2, r2
 8000e6a:	f107 0118 	add.w	r1, r7, #24
 8000e6e:	440b      	add	r3, r1
 8000e70:	f803 2c08 	strb.w	r2, [r3, #-8]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 8000e74:	89bb      	ldrh	r3, [r7, #12]
 8000e76:	09db      	lsrs	r3, r3, #7
 8000e78:	b299      	uxth	r1, r3
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	1c5a      	adds	r2, r3, #1
 8000e7e:	617a      	str	r2, [r7, #20]
 8000e80:	b2ca      	uxtb	r2, r1
 8000e82:	f107 0118 	add.w	r1, r7, #24
 8000e86:	440b      	add	r3, r1
 8000e88:	f803 2c08 	strb.w	r2, [r3, #-8]
        }
    }

    // Write it to the SPI
    writetospi(cnt,header,length,buffer);
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	b298      	uxth	r0, r3
 8000e90:	f107 0110 	add.w	r1, r7, #16
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	68ba      	ldr	r2, [r7, #8]
 8000e98:	f000 fab4 	bl	8001404 <writetospi>
} // end dwt_writetodevice()
 8000e9c:	bf00      	nop
 8000e9e:	3718      	adds	r7, #24
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}

08000ea4 <dwt_readfromdevice>:
    uint16  recordNumber,
    uint16  index,
    uint32        length,
    uint8         *buffer
)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b086      	sub	sp, #24
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	60ba      	str	r2, [r7, #8]
 8000eac:	607b      	str	r3, [r7, #4]
 8000eae:	4603      	mov	r3, r0
 8000eb0:	81fb      	strh	r3, [r7, #14]
 8000eb2:	460b      	mov	r3, r1
 8000eb4:	81bb      	strh	r3, [r7, #12]
    uint8 header[3] ; // Buffer to compose header in
    int   cnt = 0; // Counter for length of header
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	617b      	str	r3, [r7, #20]
#ifdef DWT_API_ERROR_CHECK
    assert(recordNumber <= 0x3F); // Record number is limited to 6-bits.
#endif

    // Write message header selecting READ operation and addresses as appropriate (this is one to three bytes long)
    if (index == 0) // For index of 0, no sub-index is required
 8000eba:	89bb      	ldrh	r3, [r7, #12]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d10a      	bne.n	8000ed6 <dwt_readfromdevice+0x32>
    {
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8000ec0:	697b      	ldr	r3, [r7, #20]
 8000ec2:	1c5a      	adds	r2, r3, #1
 8000ec4:	617a      	str	r2, [r7, #20]
 8000ec6:	89fa      	ldrh	r2, [r7, #14]
 8000ec8:	b2d2      	uxtb	r2, r2
 8000eca:	f107 0118 	add.w	r1, r7, #24
 8000ece:	440b      	add	r3, r1
 8000ed0:	f803 2c08 	strb.w	r2, [r3, #-8]
 8000ed4:	e033      	b.n	8000f3e <dwt_readfromdevice+0x9a>
    else
    {
#ifdef DWT_API_ERROR_CHECK
        assert((index <= 0x7FFF) && ((index + length) <= 0x7FFF)); // Index and sub-addressable area are limited to 15-bits.
#endif
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8000ed6:	89fb      	ldrh	r3, [r7, #14]
 8000ed8:	b2da      	uxtb	r2, r3
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	1c59      	adds	r1, r3, #1
 8000ede:	6179      	str	r1, [r7, #20]
 8000ee0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000ee4:	b2d2      	uxtb	r2, r2
 8000ee6:	f107 0118 	add.w	r1, r7, #24
 8000eea:	440b      	add	r3, r1
 8000eec:	f803 2c08 	strb.w	r2, [r3, #-8]

        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 8000ef0:	89bb      	ldrh	r3, [r7, #12]
 8000ef2:	2b7f      	cmp	r3, #127	; 0x7f
 8000ef4:	d80a      	bhi.n	8000f0c <dwt_readfromdevice+0x68>
        {
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	1c5a      	adds	r2, r3, #1
 8000efa:	617a      	str	r2, [r7, #20]
 8000efc:	89ba      	ldrh	r2, [r7, #12]
 8000efe:	b2d2      	uxtb	r2, r2
 8000f00:	f107 0118 	add.w	r1, r7, #24
 8000f04:	440b      	add	r3, r1
 8000f06:	f803 2c08 	strb.w	r2, [r3, #-8]
 8000f0a:	e018      	b.n	8000f3e <dwt_readfromdevice+0x9a>
        }
        else
        {
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 8000f0c:	89bb      	ldrh	r3, [r7, #12]
 8000f0e:	b2da      	uxtb	r2, r3
 8000f10:	697b      	ldr	r3, [r7, #20]
 8000f12:	1c59      	adds	r1, r3, #1
 8000f14:	6179      	str	r1, [r7, #20]
 8000f16:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000f1a:	b2d2      	uxtb	r2, r2
 8000f1c:	f107 0118 	add.w	r1, r7, #24
 8000f20:	440b      	add	r3, r1
 8000f22:	f803 2c08 	strb.w	r2, [r3, #-8]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 8000f26:	89bb      	ldrh	r3, [r7, #12]
 8000f28:	09db      	lsrs	r3, r3, #7
 8000f2a:	b299      	uxth	r1, r3
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	1c5a      	adds	r2, r3, #1
 8000f30:	617a      	str	r2, [r7, #20]
 8000f32:	b2ca      	uxtb	r2, r1
 8000f34:	f107 0118 	add.w	r1, r7, #24
 8000f38:	440b      	add	r3, r1
 8000f3a:	f803 2c08 	strb.w	r2, [r3, #-8]
        }
    }

    // Do the read from the SPI
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	b298      	uxth	r0, r3
 8000f42:	f107 0110 	add.w	r1, r7, #16
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	68ba      	ldr	r2, [r7, #8]
 8000f4a:	f000 fa8f 	bl	800146c <readfromspi>
} // end dwt_readfromdevice()
 8000f4e:	bf00      	nop
 8000f50:	3718      	adds	r7, #24
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}

08000f56 <dwt_read32bitoffsetreg>:
 * output parameters
 *
 * returns 32 bit register value
 */
uint32 dwt_read32bitoffsetreg(int regFileID, int regOffset)
{
 8000f56:	b580      	push	{r7, lr}
 8000f58:	b086      	sub	sp, #24
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	6078      	str	r0, [r7, #4]
 8000f5e:	6039      	str	r1, [r7, #0]
    uint32  regval = 0 ;
 8000f60:	2300      	movs	r3, #0
 8000f62:	617b      	str	r3, [r7, #20]
    int     j ;
    uint8   buffer[4] ;

    dwt_readfromdevice(regFileID,regOffset,4,buffer); // Read 4 bytes (32-bits) register into buffer
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	b298      	uxth	r0, r3
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	b299      	uxth	r1, r3
 8000f6c:	f107 030c 	add.w	r3, r7, #12
 8000f70:	2204      	movs	r2, #4
 8000f72:	f7ff ff97 	bl	8000ea4 <dwt_readfromdevice>

    for (j = 3 ; j >= 0 ; j --)
 8000f76:	2303      	movs	r3, #3
 8000f78:	613b      	str	r3, [r7, #16]
 8000f7a:	e00b      	b.n	8000f94 <dwt_read32bitoffsetreg+0x3e>
    {
        regval = (regval << 8) + buffer[j] ;
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	021b      	lsls	r3, r3, #8
 8000f80:	f107 010c 	add.w	r1, r7, #12
 8000f84:	693a      	ldr	r2, [r7, #16]
 8000f86:	440a      	add	r2, r1
 8000f88:	7812      	ldrb	r2, [r2, #0]
 8000f8a:	4413      	add	r3, r2
 8000f8c:	617b      	str	r3, [r7, #20]
    for (j = 3 ; j >= 0 ; j --)
 8000f8e:	693b      	ldr	r3, [r7, #16]
 8000f90:	3b01      	subs	r3, #1
 8000f92:	613b      	str	r3, [r7, #16]
 8000f94:	693b      	ldr	r3, [r7, #16]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	daf0      	bge.n	8000f7c <dwt_read32bitoffsetreg+0x26>
    }
    return regval ;
 8000f9a:	697b      	ldr	r3, [r7, #20]

} // end dwt_read32bitoffsetreg()
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3718      	adds	r7, #24
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <dwt_read16bitoffsetreg>:
 * output parameters
 *
 * returns 16 bit register value
 */
uint16 dwt_read16bitoffsetreg(int regFileID, int regOffset)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b084      	sub	sp, #16
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	6039      	str	r1, [r7, #0]
    uint16  regval = 0 ;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	81fb      	strh	r3, [r7, #14]
    uint8   buffer[2] ;

    dwt_readfromdevice(regFileID,regOffset,2,buffer); // Read 2 bytes (16-bits) register into buffer
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	b298      	uxth	r0, r3
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	b299      	uxth	r1, r3
 8000fba:	f107 030c 	add.w	r3, r7, #12
 8000fbe:	2202      	movs	r2, #2
 8000fc0:	f7ff ff70 	bl	8000ea4 <dwt_readfromdevice>

    regval = ((uint16)buffer[1] << 8) + buffer[0] ;
 8000fc4:	7b7b      	ldrb	r3, [r7, #13]
 8000fc6:	b29b      	uxth	r3, r3
 8000fc8:	021b      	lsls	r3, r3, #8
 8000fca:	b29a      	uxth	r2, r3
 8000fcc:	7b3b      	ldrb	r3, [r7, #12]
 8000fce:	b29b      	uxth	r3, r3
 8000fd0:	4413      	add	r3, r2
 8000fd2:	81fb      	strh	r3, [r7, #14]
    return regval ;
 8000fd4:	89fb      	ldrh	r3, [r7, #14]

} // end dwt_read16bitoffsetreg()
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3710      	adds	r7, #16
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <dwt_write8bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write8bitoffsetreg(int regFileID, int regOffset, uint8 regval)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b084      	sub	sp, #16
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	60f8      	str	r0, [r7, #12]
 8000fe6:	60b9      	str	r1, [r7, #8]
 8000fe8:	4613      	mov	r3, r2
 8000fea:	71fb      	strb	r3, [r7, #7]
    dwt_writetodevice(regFileID, regOffset, 1, &regval);
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	b298      	uxth	r0, r3
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	b299      	uxth	r1, r3
 8000ff4:	1dfb      	adds	r3, r7, #7
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	f7ff fef8 	bl	8000dec <dwt_writetodevice>
}
 8000ffc:	bf00      	nop
 8000ffe:	3710      	adds	r7, #16
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}

08001004 <dwt_write16bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write16bitoffsetreg(int regFileID, int regOffset, uint16 regval)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b086      	sub	sp, #24
 8001008:	af00      	add	r7, sp, #0
 800100a:	60f8      	str	r0, [r7, #12]
 800100c:	60b9      	str	r1, [r7, #8]
 800100e:	4613      	mov	r3, r2
 8001010:	80fb      	strh	r3, [r7, #6]
    uint8   buffer[2] ;

    buffer[0] = regval & 0xFF;
 8001012:	88fb      	ldrh	r3, [r7, #6]
 8001014:	b2db      	uxtb	r3, r3
 8001016:	753b      	strb	r3, [r7, #20]
    buffer[1] = regval >> 8 ;
 8001018:	88fb      	ldrh	r3, [r7, #6]
 800101a:	0a1b      	lsrs	r3, r3, #8
 800101c:	b29b      	uxth	r3, r3
 800101e:	b2db      	uxtb	r3, r3
 8001020:	757b      	strb	r3, [r7, #21]

    dwt_writetodevice(regFileID,regOffset,2,&buffer);
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	b298      	uxth	r0, r3
 8001026:	68bb      	ldr	r3, [r7, #8]
 8001028:	b299      	uxth	r1, r3
 800102a:	f107 0314 	add.w	r3, r7, #20
 800102e:	2202      	movs	r2, #2
 8001030:	f7ff fedc 	bl	8000dec <dwt_writetodevice>
} // end dwt_write16bitoffsetreg()
 8001034:	bf00      	nop
 8001036:	3718      	adds	r7, #24
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <dwt_write32bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write32bitoffsetreg(int regFileID, int regOffset, uint32 regval)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b086      	sub	sp, #24
 8001040:	af00      	add	r7, sp, #0
 8001042:	60f8      	str	r0, [r7, #12]
 8001044:	60b9      	str	r1, [r7, #8]
 8001046:	607a      	str	r2, [r7, #4]
    int     j ;
    uint8   buffer[4] ;

    for ( j = 0 ; j < 4 ; j++ )
 8001048:	2300      	movs	r3, #0
 800104a:	617b      	str	r3, [r7, #20]
 800104c:	e00d      	b.n	800106a <dwt_write32bitoffsetreg+0x2e>
    {
        buffer[j] = regval & 0xff ;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	b2d9      	uxtb	r1, r3
 8001052:	f107 0210 	add.w	r2, r7, #16
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	4413      	add	r3, r2
 800105a:	460a      	mov	r2, r1
 800105c:	701a      	strb	r2, [r3, #0]
        regval >>= 8 ;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	0a1b      	lsrs	r3, r3, #8
 8001062:	607b      	str	r3, [r7, #4]
    for ( j = 0 ; j < 4 ; j++ )
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	3301      	adds	r3, #1
 8001068:	617b      	str	r3, [r7, #20]
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	2b03      	cmp	r3, #3
 800106e:	ddee      	ble.n	800104e <dwt_write32bitoffsetreg+0x12>
    }

    dwt_writetodevice(regFileID,regOffset,4,buffer);
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	b298      	uxth	r0, r3
 8001074:	68bb      	ldr	r3, [r7, #8]
 8001076:	b299      	uxth	r1, r3
 8001078:	f107 0310 	add.w	r3, r7, #16
 800107c:	2204      	movs	r2, #4
 800107e:	f7ff feb5 	bl	8000dec <dwt_writetodevice>
} // end dwt_write32bitoffsetreg()
 8001082:	bf00      	nop
 8001084:	3718      	adds	r7, #24
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}

0800108a <_dwt_otpread>:
 * output parameters
 *
 * returns the 32bit of read data
 */
uint32 _dwt_otpread(uint16 address)
{
 800108a:	b580      	push	{r7, lr}
 800108c:	b084      	sub	sp, #16
 800108e:	af00      	add	r7, sp, #0
 8001090:	4603      	mov	r3, r0
 8001092:	80fb      	strh	r3, [r7, #6]
    uint32 ret_data;

    // Write the address
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_ADDR, address);
 8001094:	88fb      	ldrh	r3, [r7, #6]
 8001096:	461a      	mov	r2, r3
 8001098:	2104      	movs	r1, #4
 800109a:	202d      	movs	r0, #45	; 0x2d
 800109c:	f7ff ffb2 	bl	8001004 <dwt_write16bitoffsetreg>

    // Perform OTP Read - Manual read mode has to be set
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_OTPREAD | OTP_CTRL_OTPRDEN);
 80010a0:	2203      	movs	r2, #3
 80010a2:	2106      	movs	r1, #6
 80010a4:	202d      	movs	r0, #45	; 0x2d
 80010a6:	f7ff ff9a 	bl	8000fde <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, 0x00); // OTPREAD is self clearing but OTPRDEN is not
 80010aa:	2200      	movs	r2, #0
 80010ac:	2106      	movs	r1, #6
 80010ae:	202d      	movs	r0, #45	; 0x2d
 80010b0:	f7ff ff95 	bl	8000fde <dwt_write8bitoffsetreg>

    // Read read data, available 40ns after rising edge of OTP_READ
    ret_data = dwt_read32bitoffsetreg(OTP_IF_ID, OTP_RDAT);
 80010b4:	210a      	movs	r1, #10
 80010b6:	202d      	movs	r0, #45	; 0x2d
 80010b8:	f7ff ff4d 	bl	8000f56 <dwt_read32bitoffsetreg>
 80010bc:	60f8      	str	r0, [r7, #12]

    // Return the 32bit of read data
    return ret_data;
 80010be:	68fb      	ldr	r3, [r7, #12]
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	3710      	adds	r7, #16
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}

080010c8 <_dwt_aonarrayupload>:
 * output parameters
 *
 * no return value
 */
void _dwt_aonarrayupload(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, 0x00); // Clear the register
 80010cc:	2200      	movs	r2, #0
 80010ce:	2102      	movs	r1, #2
 80010d0:	202c      	movs	r0, #44	; 0x2c
 80010d2:	f7ff ff84 	bl	8000fde <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, AON_CTRL_SAVE);
 80010d6:	2202      	movs	r2, #2
 80010d8:	2102      	movs	r1, #2
 80010da:	202c      	movs	r0, #44	; 0x2c
 80010dc:	f7ff ff7f 	bl	8000fde <dwt_write8bitoffsetreg>
}
 80010e0:	bf00      	nop
 80010e2:	bd80      	pop	{r7, pc}

080010e4 <_dwt_configlde>:
 * output parameters
 *
 * no return value
 */
void _dwt_configlde(int prfIndex)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
    dwt_write8bitoffsetreg(LDE_IF_ID, LDE_CFG1_OFFSET, LDE_PARAM1); // 8-bit configuration register
 80010ec:	226d      	movs	r2, #109	; 0x6d
 80010ee:	f640 0106 	movw	r1, #2054	; 0x806
 80010f2:	202e      	movs	r0, #46	; 0x2e
 80010f4:	f7ff ff73 	bl	8000fde <dwt_write8bitoffsetreg>

    if(prfIndex)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d007      	beq.n	800110e <_dwt_configlde+0x2a>
    {
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_64); // 16-bit LDE configuration tuning register
 80010fe:	f240 6207 	movw	r2, #1543	; 0x607
 8001102:	f641 0106 	movw	r1, #6150	; 0x1806
 8001106:	202e      	movs	r0, #46	; 0x2e
 8001108:	f7ff ff7c 	bl	8001004 <dwt_write16bitoffsetreg>
    }
    else
    {
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
    }
}
 800110c:	e006      	b.n	800111c <_dwt_configlde+0x38>
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
 800110e:	f241 6207 	movw	r2, #5639	; 0x1607
 8001112:	f641 0106 	movw	r1, #6150	; 0x1806
 8001116:	202e      	movs	r0, #46	; 0x2e
 8001118:	f7ff ff74 	bl	8001004 <dwt_write16bitoffsetreg>
}
 800111c:	bf00      	nop
 800111e:	3708      	adds	r7, #8
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <_dwt_loaducodefromrom>:
 * output parameters
 *
 * no return value
 */
void _dwt_loaducodefromrom(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
    // Set up clocks
    _dwt_enableclocks(FORCE_LDE);
 8001128:	200e      	movs	r0, #14
 800112a:	f000 f80f 	bl	800114c <_dwt_enableclocks>

    // Kick off the LDE load
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_LDELOAD); // Set load LDE kick bit
 800112e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001132:	2106      	movs	r1, #6
 8001134:	202d      	movs	r0, #45	; 0x2d
 8001136:	f7ff ff65 	bl	8001004 <dwt_write16bitoffsetreg>

    deca_sleep(1); // Allow time for code to upload (should take up to 120 us)
 800113a:	2001      	movs	r0, #1
 800113c:	f000 f956 	bl	80013ec <deca_sleep>

    // Default clocks (ENABLE_ALL_SEQ)
    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
 8001140:	2001      	movs	r0, #1
 8001142:	f000 f803 	bl	800114c <_dwt_enableclocks>
}
 8001146:	bf00      	nop
 8001148:	bd80      	pop	{r7, pc}
	...

0800114c <_dwt_enableclocks>:
 * output parameters none
 *
 * no return value
 */
void _dwt_enableclocks(int clocks)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
    uint8 reg[2];

    dwt_readfromdevice(PMSC_ID, PMSC_CTRL0_OFFSET, 2, reg);
 8001154:	f107 030c 	add.w	r3, r7, #12
 8001158:	2202      	movs	r2, #2
 800115a:	2100      	movs	r1, #0
 800115c:	2036      	movs	r0, #54	; 0x36
 800115e:	f7ff fea1 	bl	8000ea4 <dwt_readfromdevice>
    switch(clocks)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2b0e      	cmp	r3, #14
 8001166:	d876      	bhi.n	8001256 <_dwt_enableclocks+0x10a>
 8001168:	a201      	add	r2, pc, #4	; (adr r2, 8001170 <_dwt_enableclocks+0x24>)
 800116a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800116e:	bf00      	nop
 8001170:	080011bd 	.word	0x080011bd
 8001174:	080011ad 	.word	0x080011ad
 8001178:	080011d3 	.word	0x080011d3
 800117c:	08001257 	.word	0x08001257
 8001180:	08001257 	.word	0x08001257
 8001184:	08001257 	.word	0x08001257
 8001188:	08001257 	.word	0x08001257
 800118c:	080011e9 	.word	0x080011e9
 8001190:	08001209 	.word	0x08001209
 8001194:	08001257 	.word	0x08001257
 8001198:	08001257 	.word	0x08001257
 800119c:	0800121f 	.word	0x0800121f
 80011a0:	0800122b 	.word	0x0800122b
 80011a4:	08001237 	.word	0x08001237
 80011a8:	0800124d 	.word	0x0800124d
    {
        case ENABLE_ALL_SEQ:
        {
            reg[0] = 0x00 ;
 80011ac:	2300      	movs	r3, #0
 80011ae:	733b      	strb	r3, [r7, #12]
            reg[1] = reg[1] & 0xfe;
 80011b0:	7b7b      	ldrb	r3, [r7, #13]
 80011b2:	f023 0301 	bic.w	r3, r3, #1
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	737b      	strb	r3, [r7, #13]
        }
        break;
 80011ba:	e04d      	b.n	8001258 <_dwt_enableclocks+0x10c>
        case FORCE_SYS_XTI:
        {
            // System and RX
            reg[0] = 0x01 | (reg[0] & 0xfc);
 80011bc:	7b3b      	ldrb	r3, [r7, #12]
 80011be:	b25b      	sxtb	r3, r3
 80011c0:	f023 0303 	bic.w	r3, r3, #3
 80011c4:	b25b      	sxtb	r3, r3
 80011c6:	f043 0301 	orr.w	r3, r3, #1
 80011ca:	b25b      	sxtb	r3, r3
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	733b      	strb	r3, [r7, #12]
        }
        break;
 80011d0:	e042      	b.n	8001258 <_dwt_enableclocks+0x10c>
        case FORCE_SYS_PLL:
        {
            // System
            reg[0] = 0x02 | (reg[0] & 0xfc);
 80011d2:	7b3b      	ldrb	r3, [r7, #12]
 80011d4:	b25b      	sxtb	r3, r3
 80011d6:	f023 0303 	bic.w	r3, r3, #3
 80011da:	b25b      	sxtb	r3, r3
 80011dc:	f043 0302 	orr.w	r3, r3, #2
 80011e0:	b25b      	sxtb	r3, r3
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	733b      	strb	r3, [r7, #12]
        }
        break;
 80011e6:	e037      	b.n	8001258 <_dwt_enableclocks+0x10c>
        case READ_ACC_ON:
        {
            reg[0] = 0x48 | (reg[0] & 0xb3);
 80011e8:	7b3b      	ldrb	r3, [r7, #12]
 80011ea:	b25b      	sxtb	r3, r3
 80011ec:	f023 034c 	bic.w	r3, r3, #76	; 0x4c
 80011f0:	b25b      	sxtb	r3, r3
 80011f2:	f043 0348 	orr.w	r3, r3, #72	; 0x48
 80011f6:	b25b      	sxtb	r3, r3
 80011f8:	b2db      	uxtb	r3, r3
 80011fa:	733b      	strb	r3, [r7, #12]
            reg[1] = 0x80 | reg[1];
 80011fc:	7b7b      	ldrb	r3, [r7, #13]
 80011fe:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001202:	b2db      	uxtb	r3, r3
 8001204:	737b      	strb	r3, [r7, #13]
        }
        break;
 8001206:	e027      	b.n	8001258 <_dwt_enableclocks+0x10c>
        case READ_ACC_OFF:
        {
            reg[0] = reg[0] & 0xb3;
 8001208:	7b3b      	ldrb	r3, [r7, #12]
 800120a:	f023 034c 	bic.w	r3, r3, #76	; 0x4c
 800120e:	b2db      	uxtb	r3, r3
 8001210:	733b      	strb	r3, [r7, #12]
            reg[1] = 0x7f & reg[1];
 8001212:	7b7b      	ldrb	r3, [r7, #13]
 8001214:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001218:	b2db      	uxtb	r3, r3
 800121a:	737b      	strb	r3, [r7, #13]
        }
        break;
 800121c:	e01c      	b.n	8001258 <_dwt_enableclocks+0x10c>
        case FORCE_OTP_ON:
        {
            reg[1] = 0x02 | reg[1];
 800121e:	7b7b      	ldrb	r3, [r7, #13]
 8001220:	f043 0302 	orr.w	r3, r3, #2
 8001224:	b2db      	uxtb	r3, r3
 8001226:	737b      	strb	r3, [r7, #13]
        }
        break;
 8001228:	e016      	b.n	8001258 <_dwt_enableclocks+0x10c>
        case FORCE_OTP_OFF:
        {
            reg[1] = reg[1] & 0xfd;
 800122a:	7b7b      	ldrb	r3, [r7, #13]
 800122c:	f023 0302 	bic.w	r3, r3, #2
 8001230:	b2db      	uxtb	r3, r3
 8001232:	737b      	strb	r3, [r7, #13]
        }
        break;
 8001234:	e010      	b.n	8001258 <_dwt_enableclocks+0x10c>
        case FORCE_TX_PLL:
        {
            reg[0] = 0x20 | (reg[0] & 0xcf);
 8001236:	7b3b      	ldrb	r3, [r7, #12]
 8001238:	b25b      	sxtb	r3, r3
 800123a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800123e:	b25b      	sxtb	r3, r3
 8001240:	f043 0320 	orr.w	r3, r3, #32
 8001244:	b25b      	sxtb	r3, r3
 8001246:	b2db      	uxtb	r3, r3
 8001248:	733b      	strb	r3, [r7, #12]
        }
        break;
 800124a:	e005      	b.n	8001258 <_dwt_enableclocks+0x10c>
        case FORCE_LDE:
        {
            reg[0] = 0x01;
 800124c:	2301      	movs	r3, #1
 800124e:	733b      	strb	r3, [r7, #12]
            reg[1] = 0x03;
 8001250:	2303      	movs	r3, #3
 8001252:	737b      	strb	r3, [r7, #13]
        }
        break;
 8001254:	e000      	b.n	8001258 <_dwt_enableclocks+0x10c>
        default:
        break;
 8001256:	bf00      	nop
    }


    // Need to write lower byte separately before setting the higher byte(s)
    dwt_writetodevice(PMSC_ID, PMSC_CTRL0_OFFSET, 1, &reg[0]);
 8001258:	f107 030c 	add.w	r3, r7, #12
 800125c:	2201      	movs	r2, #1
 800125e:	2100      	movs	r1, #0
 8001260:	2036      	movs	r0, #54	; 0x36
 8001262:	f7ff fdc3 	bl	8000dec <dwt_writetodevice>
    dwt_writetodevice(PMSC_ID, 0x1, 1, &reg[1]);
 8001266:	f107 030c 	add.w	r3, r7, #12
 800126a:	3301      	adds	r3, #1
 800126c:	2201      	movs	r2, #1
 800126e:	2101      	movs	r1, #1
 8001270:	2036      	movs	r0, #54	; 0x36
 8001272:	f7ff fdbb 	bl	8000dec <dwt_writetodevice>

} // end _dwt_enableclocks()
 8001276:	bf00      	nop
 8001278:	3710      	adds	r7, #16
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop

08001280 <_dwt_disablesequencing>:
 * output parameters none
 *
 * no return value
 */
void _dwt_disablesequencing(void) // Disable sequencing and go to state "INIT"
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
    _dwt_enableclocks(FORCE_SYS_XTI); // Set system clock to XTI
 8001284:	2000      	movs	r0, #0
 8001286:	f7ff ff61 	bl	800114c <_dwt_enableclocks>

    dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET, PMSC_CTRL1_PKTSEQ_DISABLE); // Disable PMSC ctrl of RF and RX clk blocks
 800128a:	2200      	movs	r2, #0
 800128c:	2104      	movs	r1, #4
 800128e:	2036      	movs	r0, #54	; 0x36
 8001290:	f7ff feb8 	bl	8001004 <dwt_write16bitoffsetreg>
}
 8001294:	bf00      	nop
 8001296:	bd80      	pop	{r7, pc}

08001298 <dwt_starttx>:
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed transmission will be cancelled if the delayed time has passed)
 */

int dwt_starttx(uint8 mode)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	71fb      	strb	r3, [r7, #7]
    int retval = DWT_SUCCESS ;
 80012a2:	2300      	movs	r3, #0
 80012a4:	60fb      	str	r3, [r7, #12]
    uint8 temp  = 0x00;
 80012a6:	2300      	movs	r3, #0
 80012a8:	72fb      	strb	r3, [r7, #11]
    uint16 checkTxOK = 0 ;
 80012aa:	2300      	movs	r3, #0
 80012ac:	813b      	strh	r3, [r7, #8]

    if(mode & DWT_RESPONSE_EXPECTED)
 80012ae:	79fb      	ldrb	r3, [r7, #7]
 80012b0:	f003 0302 	and.w	r3, r3, #2
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d005      	beq.n	80012c4 <dwt_starttx+0x2c>
    {
        temp = (uint8)SYS_CTRL_WAIT4RESP ; // Set wait4response bit
 80012b8:	2380      	movs	r3, #128	; 0x80
 80012ba:	72fb      	strb	r3, [r7, #11]
        pdw1000local->wait4resp = 1;
 80012bc:	4b1c      	ldr	r3, [pc, #112]	; (8001330 <dwt_starttx+0x98>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	2201      	movs	r2, #1
 80012c2:	755a      	strb	r2, [r3, #21]
    }

    if (mode & DWT_START_TX_DELAYED)
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d020      	beq.n	8001310 <dwt_starttx+0x78>
    {
        // Both SYS_CTRL_TXSTRT and SYS_CTRL_TXDLYS to correctly enable TX
        temp |= (uint8)(SYS_CTRL_TXDLYS | SYS_CTRL_TXSTRT) ;
 80012ce:	7afb      	ldrb	r3, [r7, #11]
 80012d0:	f043 0306 	orr.w	r3, r3, #6
 80012d4:	72fb      	strb	r3, [r7, #11]
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 80012d6:	7afb      	ldrb	r3, [r7, #11]
 80012d8:	461a      	mov	r2, r3
 80012da:	2100      	movs	r1, #0
 80012dc:	200d      	movs	r0, #13
 80012de:	f7ff fe7e 	bl	8000fde <dwt_write8bitoffsetreg>
        checkTxOK = dwt_read16bitoffsetreg(SYS_STATUS_ID, 3); // Read at offset 3 to get the upper 2 bytes out of 5
 80012e2:	2103      	movs	r1, #3
 80012e4:	200f      	movs	r0, #15
 80012e6:	f7ff fe5d 	bl	8000fa4 <dwt_read16bitoffsetreg>
 80012ea:	4603      	mov	r3, r0
 80012ec:	813b      	strh	r3, [r7, #8]
        if ((checkTxOK & SYS_STATUS_TXERR) == 0) // Transmit Delayed Send set over Half a Period away or Power Up error (there is enough time to send but not to power up individual blocks).
 80012ee:	893b      	ldrh	r3, [r7, #8]
 80012f0:	f403 6381 	and.w	r3, r3, #1032	; 0x408
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d102      	bne.n	80012fe <dwt_starttx+0x66>
        {
            retval = DWT_SUCCESS ; // All okay
 80012f8:	2300      	movs	r3, #0
 80012fa:	60fb      	str	r3, [r7, #12]
 80012fc:	e012      	b.n	8001324 <dwt_starttx+0x8c>
        }
        else
        {
            // If HPDWARN or TXPUTE are set this indicates that the TXDLYS was set too late for the specified DX_TIME.
            // remedial action is to cancel delayed send and report error
            dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, (uint8)SYS_CTRL_TRXOFF);
 80012fe:	2240      	movs	r2, #64	; 0x40
 8001300:	2100      	movs	r1, #0
 8001302:	200d      	movs	r0, #13
 8001304:	f7ff fe6b 	bl	8000fde <dwt_write8bitoffsetreg>
            retval = DWT_ERROR ; // Failed !
 8001308:	f04f 33ff 	mov.w	r3, #4294967295
 800130c:	60fb      	str	r3, [r7, #12]
 800130e:	e009      	b.n	8001324 <dwt_starttx+0x8c>
        }
    }
    else
    {
        temp |= (uint8)SYS_CTRL_TXSTRT ;
 8001310:	7afb      	ldrb	r3, [r7, #11]
 8001312:	f043 0302 	orr.w	r3, r3, #2
 8001316:	72fb      	strb	r3, [r7, #11]
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 8001318:	7afb      	ldrb	r3, [r7, #11]
 800131a:	461a      	mov	r2, r3
 800131c:	2100      	movs	r1, #0
 800131e:	200d      	movs	r0, #13
 8001320:	f7ff fe5d 	bl	8000fde <dwt_write8bitoffsetreg>
    }

    return retval;
 8001324:	68fb      	ldr	r3, [r7, #12]

} // end dwt_starttx()
 8001326:	4618      	mov	r0, r3
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	2000001c 	.word	0x2000001c

08001334 <dwt_softreset>:
 * output parameters
 *
 * no return value
 */
void dwt_softreset(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
    _dwt_disablesequencing();
 8001338:	f7ff ffa2 	bl	8001280 <_dwt_disablesequencing>

    // Clear any AON auto download bits (as reset will trigger AON download)
    dwt_write16bitoffsetreg(AON_ID, AON_WCFG_OFFSET, 0x00);
 800133c:	2200      	movs	r2, #0
 800133e:	2100      	movs	r1, #0
 8001340:	202c      	movs	r0, #44	; 0x2c
 8001342:	f7ff fe5f 	bl	8001004 <dwt_write16bitoffsetreg>
    // Clear the wake-up configuration
    dwt_write8bitoffsetreg(AON_ID, AON_CFG0_OFFSET, 0x00);
 8001346:	2200      	movs	r2, #0
 8001348:	2106      	movs	r1, #6
 800134a:	202c      	movs	r0, #44	; 0x2c
 800134c:	f7ff fe47 	bl	8000fde <dwt_write8bitoffsetreg>
    // Upload the new configuration
    _dwt_aonarrayupload();
 8001350:	f7ff feba 	bl	80010c8 <_dwt_aonarrayupload>

    // Reset HIF, TX, RX and PMSC (set the reset bits)
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_ALL);
 8001354:	2200      	movs	r2, #0
 8001356:	2103      	movs	r1, #3
 8001358:	2036      	movs	r0, #54	; 0x36
 800135a:	f7ff fe40 	bl	8000fde <dwt_write8bitoffsetreg>

    // DW1000 needs a 10us sleep to let clk PLL lock after reset - the PLL will automatically lock after the reset
    // Could also have polled the PLL lock flag, but then the SPI needs to be < 3MHz !! So a simple delay is easier
    deca_sleep(1);
 800135e:	2001      	movs	r0, #1
 8001360:	f000 f844 	bl	80013ec <deca_sleep>

    // Clear the reset bits
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
 8001364:	22f0      	movs	r2, #240	; 0xf0
 8001366:	2103      	movs	r1, #3
 8001368:	2036      	movs	r0, #54	; 0x36
 800136a:	f7ff fe38 	bl	8000fde <dwt_write8bitoffsetreg>

    pdw1000local->wait4resp = 0;
 800136e:	4b03      	ldr	r3, [pc, #12]	; (800137c <dwt_softreset+0x48>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	2200      	movs	r2, #0
 8001374:	755a      	strb	r2, [r3, #21]
}
 8001376:	bf00      	nop
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	2000001c 	.word	0x2000001c

08001380 <dwt_setxtaltrim>:
 * output parameters
 *
 * no return value
 */
void dwt_setxtaltrim(uint8 value)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b084      	sub	sp, #16
 8001384:	af00      	add	r7, sp, #0
 8001386:	4603      	mov	r3, r0
 8001388:	71fb      	strb	r3, [r7, #7]
    // The 3 MSb in this 8-bit register must be kept to 0b011 to avoid any malfunction.
    uint8 reg_val = (3 << 5) | (value & FS_XTALT_MASK);
 800138a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800138e:	f003 031f 	and.w	r3, r3, #31
 8001392:	b25b      	sxtb	r3, r3
 8001394:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001398:	b25b      	sxtb	r3, r3
 800139a:	73fb      	strb	r3, [r7, #15]
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_XTALT_OFFSET, reg_val);
 800139c:	7bfb      	ldrb	r3, [r7, #15]
 800139e:	461a      	mov	r2, r3
 80013a0:	210e      	movs	r1, #14
 80013a2:	202b      	movs	r0, #43	; 0x2b
 80013a4:	f7ff fe1b 	bl	8000fde <dwt_write8bitoffsetreg>
}
 80013a8:	bf00      	nop
 80013aa:	3710      	adds	r7, #16
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <decamutexon>:
 * output parameters
 *
 * returns the state of the DW1000 interrupt
 */
decaIrqStatus_t decamutexon(void)           
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
	decaIrqStatus_t s = port_GetEXT_IRQStatus();
 80013b6:	f000 f971 	bl	800169c <port_GetEXT_IRQStatus>
 80013ba:	4603      	mov	r3, r0
 80013bc:	607b      	str	r3, [r7, #4]

	if(s) {
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <decamutexon+0x18>
		port_DisableEXT_IRQ(); //disable the external interrupt line
 80013c4:	f000 f95c 	bl	8001680 <port_DisableEXT_IRQ>
	}
	return s ;   // return state before disable, value is used to re-enable in decamutexoff call
 80013c8:	687b      	ldr	r3, [r7, #4]
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <decamutexoff>:
 * output parameters
 *
 * returns the state of the DW1000 interrupt
 */
void decamutexoff(decaIrqStatus_t s)        // put a function here that re-enables the interrupt at the end of the critical section
{
 80013d2:	b580      	push	{r7, lr}
 80013d4:	b082      	sub	sp, #8
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	6078      	str	r0, [r7, #4]
	if(s) { //need to check the port state as we can't use level sensitive interrupt on the STM ARM
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <decamutexoff+0x12>
		port_EnableEXT_IRQ();
 80013e0:	f000 f955 	bl	800168e <port_EnableEXT_IRQ>
	}
}
 80013e4:	bf00      	nop
 80013e6:	3708      	adds	r7, #8
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}

080013ec <deca_sleep>:
#include "sleep.h"
#include "port.h"

/* Wrapper function to be used by decadriver. Declared in deca_device_api.h */
__INLINE void deca_sleep(unsigned int time_ms)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
	Sleep(time_ms);
 80013f4:	6878      	ldr	r0, [r7, #4]
 80013f6:	f000 f8df 	bl	80015b8 <Sleep>
}
 80013fa:	bf00      	nop
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
	...

08001404 <writetospi>:
#pragma GCC optimize ("O3")
int writetospi(uint16_t headerLength,
               const    uint8_t *headerBuffer,
               uint32_t bodyLength,
               const    uint8_t *bodyBuffer)
{
 8001404:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
 8001408:	4683      	mov	fp, r0
 800140a:	468a      	mov	sl, r1
 800140c:	4691      	mov	r9, r2
 800140e:	4698      	mov	r8, r3
    decaIrqStatus_t  stat ;
    stat = decamutexon() ;
 8001410:	f7ff ffce 	bl	80013b0 <decamutexon>
 8001414:	4606      	mov	r6, r0

    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8001416:	4d13      	ldr	r5, [pc, #76]	; (8001464 <writetospi+0x60>)
 8001418:	4628      	mov	r0, r5
 800141a:	f001 f9f8 	bl	800280e <HAL_SPI_GetState>
 800141e:	2801      	cmp	r0, #1
 8001420:	4604      	mov	r4, r0
 8001422:	d1f9      	bne.n	8001418 <writetospi+0x14>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_RESET); /**< Put chip select line low */
 8001424:	2200      	movs	r2, #0
 8001426:	2110      	movs	r1, #16
 8001428:	480f      	ldr	r0, [pc, #60]	; (8001468 <writetospi+0x64>)
 800142a:	f000 fc27 	bl	8001c7c <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&headerBuffer[0], headerLength, HAL_MAX_DELAY);    /* Send header in polling mode */
 800142e:	465a      	mov	r2, fp
 8001430:	4651      	mov	r1, sl
 8001432:	f04f 33ff 	mov.w	r3, #4294967295
 8001436:	480b      	ldr	r0, [pc, #44]	; (8001464 <writetospi+0x60>)
 8001438:	f001 f8b5 	bl	80025a6 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, (uint8_t *)&bodyBuffer[0], bodyLength, HAL_MAX_DELAY);        /* Send data in polling mode */
 800143c:	f04f 33ff 	mov.w	r3, #4294967295
 8001440:	fa1f f289 	uxth.w	r2, r9
 8001444:	4641      	mov	r1, r8
 8001446:	4807      	ldr	r0, [pc, #28]	; (8001464 <writetospi+0x60>)
 8001448:	f001 f8ad 	bl	80025a6 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_SET); /**< Put chip select line high */
 800144c:	4622      	mov	r2, r4
 800144e:	2110      	movs	r1, #16
 8001450:	4805      	ldr	r0, [pc, #20]	; (8001468 <writetospi+0x64>)
 8001452:	f000 fc13 	bl	8001c7c <HAL_GPIO_WritePin>

    decamutexoff(stat);
 8001456:	4630      	mov	r0, r6
 8001458:	f7ff ffbb 	bl	80013d2 <decamutexoff>

    return 0;
} // end writetospi()
 800145c:	2000      	movs	r0, #0
 800145e:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}
 8001462:	bf00      	nop
 8001464:	200000bc 	.word	0x200000bc
 8001468:	40010800 	.word	0x40010800

0800146c <readfromspi>:
#pragma GCC optimize ("O3")
int readfromspi(uint16_t headerLength,
                const uint8_t *headerBuffer,
                uint32_t readlength,
                uint8_t *readBuffer)
{
 800146c:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 8001470:	4680      	mov	r8, r0
 8001472:	460c      	mov	r4, r1
 8001474:	4616      	mov	r6, r2
 8001476:	461d      	mov	r5, r3
    int i;
    decaIrqStatus_t  stat ;
    //stat = decamutexon() ;

    /* Blocking: Check whether previous transfer has been finished */
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8001478:	f8df 906c 	ldr.w	r9, [pc, #108]	; 80014e8 <readfromspi+0x7c>
 800147c:	4648      	mov	r0, r9
 800147e:	f001 f9c6 	bl	800280e <HAL_SPI_GetState>
 8001482:	2801      	cmp	r0, #1
 8001484:	d1fa      	bne.n	800147c <readfromspi+0x10>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_RESET); /**< Put chip select line low */
 8001486:	2200      	movs	r2, #0
 8001488:	2110      	movs	r1, #16
 800148a:	4816      	ldr	r0, [pc, #88]	; (80014e4 <readfromspi+0x78>)
 800148c:	f000 fbf6 	bl	8001c7c <HAL_GPIO_WritePin>
    //usleep(5);
    /* Send header */
    for(i=0; i<headerLength; i++)
 8001490:	f1b8 0f00 	cmp.w	r8, #0
 8001494:	d00c      	beq.n	80014b0 <readfromspi+0x44>
    {
        HAL_SPI_Transmit(&hspi1, (uint8_t *)&headerBuffer[i], 1, HAL_MAX_DELAY); //No timeout
 8001496:	f8df 9050 	ldr.w	r9, [pc, #80]	; 80014e8 <readfromspi+0x7c>
 800149a:	44a0      	add	r8, r4
 800149c:	2201      	movs	r2, #1
 800149e:	4621      	mov	r1, r4
 80014a0:	f04f 33ff 	mov.w	r3, #4294967295
 80014a4:	4414      	add	r4, r2
 80014a6:	4648      	mov	r0, r9
 80014a8:	f001 f87d 	bl	80025a6 <HAL_SPI_Transmit>
    for(i=0; i<headerLength; i++)
 80014ac:	4544      	cmp	r4, r8
 80014ae:	d1f5      	bne.n	800149c <readfromspi+0x30>



    /* for the data buffer use LL functions directly as the HAL SPI read function
     * has issue reading single bytes */
    while(readlength-- > 0)
 80014b0:	b17e      	cbz	r6, 80014d2 <readfromspi+0x66>
        /* Wait until TXE flag is set to send data */
        while(__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_TXE) == RESET)
        {
        }

        hspi1.Instance->DR = 0; /* set output to 0 (MOSI), this is necessary for
 80014b2:	2000      	movs	r0, #0
 80014b4:	4c0c      	ldr	r4, [pc, #48]	; (80014e8 <readfromspi+0x7c>)
 80014b6:	19a9      	adds	r1, r5, r6
        while(__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_TXE) == RESET)
 80014b8:	6823      	ldr	r3, [r4, #0]
 80014ba:	689a      	ldr	r2, [r3, #8]
 80014bc:	0796      	lsls	r6, r2, #30
 80014be:	d5fc      	bpl.n	80014ba <readfromspi+0x4e>
        hspi1.Instance->DR = 0; /* set output to 0 (MOSI), this is necessary for
 80014c0:	60d8      	str	r0, [r3, #12]
        e.g. when waking up DW1000 from DEEPSLEEP via dwt_spicswakeup() function.
        */

        /* Wait until RXNE flag is set to read data */
        while(__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_RXNE) == RESET)
 80014c2:	689a      	ldr	r2, [r3, #8]
 80014c4:	07d2      	lsls	r2, r2, #31
 80014c6:	d5fc      	bpl.n	80014c2 <readfromspi+0x56>
        {
        }

        (*readBuffer++) = hspi1.Instance->DR;  //copy data read form (MISO)
 80014c8:	68db      	ldr	r3, [r3, #12]
 80014ca:	f805 3b01 	strb.w	r3, [r5], #1
    while(readlength-- > 0)
 80014ce:	428d      	cmp	r5, r1
 80014d0:	d1f2      	bne.n	80014b8 <readfromspi+0x4c>
    }

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_SET); /**< Put chip select line high */
 80014d2:	2201      	movs	r2, #1
 80014d4:	2110      	movs	r1, #16
 80014d6:	4803      	ldr	r0, [pc, #12]	; (80014e4 <readfromspi+0x78>)
 80014d8:	f000 fbd0 	bl	8001c7c <HAL_GPIO_WritePin>

    //decamutexoff(stat);

    return 0;
} // end readfromspi()
 80014dc:	2000      	movs	r0, #0
 80014de:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80014e2:	bf00      	nop
 80014e4:	40010800 	.word	0x40010800
 80014e8:	200000bc 	.word	0x200000bc

080014ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b083      	sub	sp, #12
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	4603      	mov	r3, r0
 80014f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	db0b      	blt.n	8001516 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014fe:	79fb      	ldrb	r3, [r7, #7]
 8001500:	f003 021f 	and.w	r2, r3, #31
 8001504:	4906      	ldr	r1, [pc, #24]	; (8001520 <__NVIC_EnableIRQ+0x34>)
 8001506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800150a:	095b      	lsrs	r3, r3, #5
 800150c:	2001      	movs	r0, #1
 800150e:	fa00 f202 	lsl.w	r2, r0, r2
 8001512:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001516:	bf00      	nop
 8001518:	370c      	adds	r7, #12
 800151a:	46bd      	mov	sp, r7
 800151c:	bc80      	pop	{r7}
 800151e:	4770      	bx	lr
 8001520:	e000e100 	.word	0xe000e100

08001524 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001524:	b480      	push	{r7}
 8001526:	b083      	sub	sp, #12
 8001528:	af00      	add	r7, sp, #0
 800152a:	4603      	mov	r3, r0
 800152c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800152e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001532:	2b00      	cmp	r3, #0
 8001534:	db10      	blt.n	8001558 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001536:	79fb      	ldrb	r3, [r7, #7]
 8001538:	f003 021f 	and.w	r2, r3, #31
 800153c:	4909      	ldr	r1, [pc, #36]	; (8001564 <__NVIC_DisableIRQ+0x40>)
 800153e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001542:	095b      	lsrs	r3, r3, #5
 8001544:	2001      	movs	r0, #1
 8001546:	fa00 f202 	lsl.w	r2, r0, r2
 800154a:	3320      	adds	r3, #32
 800154c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001550:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001554:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8001558:	bf00      	nop
 800155a:	370c      	adds	r7, #12
 800155c:	46bd      	mov	sp, r7
 800155e:	bc80      	pop	{r7}
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	e000e100 	.word	0xe000e100

08001568 <usleep>:
/* @fn    usleep
 * @brief precise usleep() delay
 * */
#pragma GCC optimize ("O0")
void usleep(useconds_t usec)
{
 8001568:	b480      	push	{r7}
 800156a:	b085      	sub	sp, #20
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
    int i,j;
#pragma GCC ivdep
    for(i=0;i<usec;i++)
 8001570:	2300      	movs	r3, #0
 8001572:	60fb      	str	r3, [r7, #12]
 8001574:	e012      	b.n	800159c <usleep+0x34>
    {
#pragma GCC ivdep
        for(j=0;j<2;j++)
 8001576:	2300      	movs	r3, #0
 8001578:	60bb      	str	r3, [r7, #8]
 800157a:	e004      	b.n	8001586 <usleep+0x1e>
        {
            __NOP();
 800157c:	bf00      	nop
            __NOP();
 800157e:	bf00      	nop
        for(j=0;j<2;j++)
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	3301      	adds	r3, #1
 8001584:	60bb      	str	r3, [r7, #8]
 8001586:	68bb      	ldr	r3, [r7, #8]
 8001588:	2b01      	cmp	r3, #1
 800158a:	bfd4      	ite	le
 800158c:	2301      	movle	r3, #1
 800158e:	2300      	movgt	r3, #0
 8001590:	b2db      	uxtb	r3, r3
 8001592:	2b00      	cmp	r3, #0
 8001594:	d1f2      	bne.n	800157c <usleep+0x14>
    for(i=0;i<usec;i++)
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	3301      	adds	r3, #1
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	687a      	ldr	r2, [r7, #4]
 80015a0:	429a      	cmp	r2, r3
 80015a2:	bf8c      	ite	hi
 80015a4:	2301      	movhi	r3, #1
 80015a6:	2300      	movls	r3, #0
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d1e3      	bne.n	8001576 <usleep+0xe>
        }
    }
}
 80015ae:	bf00      	nop
 80015b0:	3714      	adds	r7, #20
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bc80      	pop	{r7}
 80015b6:	4770      	bx	lr

080015b8 <Sleep>:
/* @fn    Sleep
 * @brief Sleep delay in ms using SysTick timer
 * */
__INLINE void
Sleep(uint32_t x)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
    HAL_Delay(x);
 80015c0:	6878      	ldr	r0, [r7, #4]
 80015c2:	f000 f8fb 	bl	80017bc <HAL_Delay>
}
 80015c6:	bf00      	nop
 80015c8:	3708      	adds	r7, #8
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
	...

080015d0 <EXTI_GetITEnStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The "enable" state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITEnStatus(uint32_t x)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
    return ((NVIC->ISER[(((uint32_t)x) >> 5UL)] &\
 80015d8:	4a0a      	ldr	r2, [pc, #40]	; (8001604 <EXTI_GetITEnStatus+0x34>)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	095b      	lsrs	r3, r3, #5
 80015de:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
            (uint32_t)(1UL << (((uint32_t)x) & 0x1FUL)) ) == (uint32_t)RESET)?(RESET):(SET);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	f003 031f 	and.w	r3, r3, #31
 80015e8:	fa22 f303 	lsr.w	r3, r2, r3
 80015ec:	f003 0301 	and.w	r3, r3, #1
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	bf14      	ite	ne
 80015f4:	2301      	movne	r3, #1
 80015f6:	2300      	moveq	r3, #0
 80015f8:	b2db      	uxtb	r3, r3
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	370c      	adds	r7, #12
 80015fe:	46bd      	mov	sp, r7
 8001600:	bc80      	pop	{r7}
 8001602:	4770      	bx	lr
 8001604:	e000e100 	.word	0xe000e100

08001608 <reset_DW1000>:
 *          In general it is output, but it also can be used to reset the digital
 *          part of DW1000 by driving this pin low.
 *          Note, the DW_RESET pin should not be driven high externally.
 * */
void reset_DW1000(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef    GPIO_InitStruct;

    // Enable GPIO used for DW1000 reset as open collector output
    GPIO_InitStruct.Pin = DW_RST_Pin;
 800160e:	2308      	movs	r3, #8
 8001610:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001612:	2301      	movs	r3, #1
 8001614:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001616:	2302      	movs	r3, #2
 8001618:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(DW_RST_GPIO_Port, &GPIO_InitStruct);
 800161a:	463b      	mov	r3, r7
 800161c:	4619      	mov	r1, r3
 800161e:	480b      	ldr	r0, [pc, #44]	; (800164c <reset_DW1000+0x44>)
 8001620:	f000 f9d2 	bl	80019c8 <HAL_GPIO_Init>

    //drive the RSTn pin low
    HAL_GPIO_WritePin(DW_RST_GPIO_Port, DW_RST_Pin, GPIO_PIN_RESET);
 8001624:	2200      	movs	r2, #0
 8001626:	2108      	movs	r1, #8
 8001628:	4808      	ldr	r0, [pc, #32]	; (800164c <reset_DW1000+0x44>)
 800162a:	f000 fb27 	bl	8001c7c <HAL_GPIO_WritePin>

    usleep(1);
 800162e:	2001      	movs	r0, #1
 8001630:	f7ff ff9a 	bl	8001568 <usleep>

    //put the pin back to output open-drain (not active)
    //setup_DW1000RSTnIRQ(0);
    HAL_GPIO_WritePin(DW_RST_GPIO_Port, DW_RST_Pin, GPIO_PIN_SET);
 8001634:	2201      	movs	r2, #1
 8001636:	2108      	movs	r1, #8
 8001638:	4804      	ldr	r0, [pc, #16]	; (800164c <reset_DW1000+0x44>)
 800163a:	f000 fb1f 	bl	8001c7c <HAL_GPIO_WritePin>



    Sleep(2);
 800163e:	2002      	movs	r0, #2
 8001640:	f7ff ffba 	bl	80015b8 <Sleep>
}
 8001644:	bf00      	nop
 8001646:	3710      	adds	r7, #16
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	40010800 	.word	0x40010800

08001650 <port_set_dw1000_slowrate>:
/* @fn      port_set_dw1000_slowrate
 * @brief   set 2.25MHz
 *          note: hspi1 is clocked from 72MHz
 * */
void port_set_dw1000_slowrate(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001654:	4b03      	ldr	r3, [pc, #12]	; (8001664 <port_set_dw1000_slowrate+0x14>)
 8001656:	2238      	movs	r2, #56	; 0x38
 8001658:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(&hspi1);
 800165a:	4802      	ldr	r0, [pc, #8]	; (8001664 <port_set_dw1000_slowrate+0x14>)
 800165c:	f000 ff42 	bl	80024e4 <HAL_SPI_Init>
}
 8001660:	bf00      	nop
 8001662:	bd80      	pop	{r7, pc}
 8001664:	200000bc 	.word	0x200000bc

08001668 <port_set_dw1000_fastrate>:
/* @fn      port_set_dw1000_fastrate
 * @brief   set 18MHz
 *          note: hspi1 is clocked from 72MHz
 * */
void port_set_dw1000_fastrate(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800166c:	4b03      	ldr	r3, [pc, #12]	; (800167c <port_set_dw1000_fastrate+0x14>)
 800166e:	2238      	movs	r2, #56	; 0x38
 8001670:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(&hspi1);
 8001672:	4802      	ldr	r0, [pc, #8]	; (800167c <port_set_dw1000_fastrate+0x14>)
 8001674:	f000 ff36 	bl	80024e4 <HAL_SPI_Init>
}
 8001678:	bf00      	nop
 800167a:	bd80      	pop	{r7, pc}
 800167c:	200000bc 	.word	0x200000bc

08001680 <port_DisableEXT_IRQ>:
/* @fn      port_DisableEXT_IRQ
 * @brief   wrapper to disable DW_IRQ pin IRQ
 *          in current implementation it disables all IRQ from lines 5:9
 * */
__INLINE void port_DisableEXT_IRQ(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
    NVIC_DisableIRQ(DECAIRQ_EXTI_IRQn);
 8001684:	2017      	movs	r0, #23
 8001686:	f7ff ff4d 	bl	8001524 <__NVIC_DisableIRQ>
}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}

0800168e <port_EnableEXT_IRQ>:
/* @fn      port_EnableEXT_IRQ
 * @brief   wrapper to enable DW_IRQ pin IRQ
 *          in current implementation it enables all IRQ from lines 5:9
 * */
__INLINE void port_EnableEXT_IRQ(void)
{
 800168e:	b580      	push	{r7, lr}
 8001690:	af00      	add	r7, sp, #0
    NVIC_EnableIRQ(DECAIRQ_EXTI_IRQn);
 8001692:	2017      	movs	r0, #23
 8001694:	f7ff ff2a 	bl	80014ec <__NVIC_EnableIRQ>
}
 8001698:	bf00      	nop
 800169a:	bd80      	pop	{r7, pc}

0800169c <port_GetEXT_IRQStatus>:

/* @fn      port_GetEXT_IRQStatus
 * @brief   wrapper to read a DW_IRQ pin IRQ status
 * */
__INLINE uint32_t port_GetEXT_IRQStatus(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
    return EXTI_GetITEnStatus(DECAIRQ_EXTI_IRQn);
 80016a0:	2017      	movs	r0, #23
 80016a2:	f7ff ff95 	bl	80015d0 <EXTI_GetITEnStatus>
 80016a6:	4603      	mov	r3, r0
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	bd80      	pop	{r7, pc}

080016ac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80016ac:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80016ae:	e003      	b.n	80016b8 <LoopCopyDataInit>

080016b0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80016b0:	4b0b      	ldr	r3, [pc, #44]	; (80016e0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80016b2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80016b4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80016b6:	3104      	adds	r1, #4

080016b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80016b8:	480a      	ldr	r0, [pc, #40]	; (80016e4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80016ba:	4b0b      	ldr	r3, [pc, #44]	; (80016e8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80016bc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80016be:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80016c0:	d3f6      	bcc.n	80016b0 <CopyDataInit>
  ldr r2, =_sbss
 80016c2:	4a0a      	ldr	r2, [pc, #40]	; (80016ec <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80016c4:	e002      	b.n	80016cc <LoopFillZerobss>

080016c6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80016c6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80016c8:	f842 3b04 	str.w	r3, [r2], #4

080016cc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80016cc:	4b08      	ldr	r3, [pc, #32]	; (80016f0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80016ce:	429a      	cmp	r2, r3
  bcc FillZerobss
 80016d0:	d3f9      	bcc.n	80016c6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80016d2:	f7ff f859 	bl	8000788 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80016d6:	f001 fb39 	bl	8002d4c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80016da:	f7fe fd8b 	bl	80001f4 <main>
  bx lr
 80016de:	4770      	bx	lr
  ldr r3, =_sidata
 80016e0:	080030d0 	.word	0x080030d0
  ldr r0, =_sdata
 80016e4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80016e8:	20000028 	.word	0x20000028
  ldr r2, =_sbss
 80016ec:	20000028 	.word	0x20000028
  ldr r3, = _ebss
 80016f0:	20000118 	.word	0x20000118

080016f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016f4:	e7fe      	b.n	80016f4 <ADC1_2_IRQHandler>
	...

080016f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016fc:	4b08      	ldr	r3, [pc, #32]	; (8001720 <HAL_Init+0x28>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a07      	ldr	r2, [pc, #28]	; (8001720 <HAL_Init+0x28>)
 8001702:	f043 0310 	orr.w	r3, r3, #16
 8001706:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001708:	2003      	movs	r0, #3
 800170a:	f000 f929 	bl	8001960 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800170e:	2000      	movs	r0, #0
 8001710:	f000 f808 	bl	8001724 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001714:	f7fe ff46 	bl	80005a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001718:	2300      	movs	r3, #0
}
 800171a:	4618      	mov	r0, r3
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	40022000 	.word	0x40022000

08001724 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800172c:	4b12      	ldr	r3, [pc, #72]	; (8001778 <HAL_InitTick+0x54>)
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	4b12      	ldr	r3, [pc, #72]	; (800177c <HAL_InitTick+0x58>)
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	4619      	mov	r1, r3
 8001736:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800173a:	fbb3 f3f1 	udiv	r3, r3, r1
 800173e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001742:	4618      	mov	r0, r3
 8001744:	f000 f933 	bl	80019ae <HAL_SYSTICK_Config>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	e00e      	b.n	8001770 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2b0f      	cmp	r3, #15
 8001756:	d80a      	bhi.n	800176e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001758:	2200      	movs	r2, #0
 800175a:	6879      	ldr	r1, [r7, #4]
 800175c:	f04f 30ff 	mov.w	r0, #4294967295
 8001760:	f000 f909 	bl	8001976 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001764:	4a06      	ldr	r2, [pc, #24]	; (8001780 <HAL_InitTick+0x5c>)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800176a:	2300      	movs	r3, #0
 800176c:	e000      	b.n	8001770 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
}
 8001770:	4618      	mov	r0, r3
 8001772:	3708      	adds	r7, #8
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	20000018 	.word	0x20000018
 800177c:	20000024 	.word	0x20000024
 8001780:	20000020 	.word	0x20000020

08001784 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001788:	4b05      	ldr	r3, [pc, #20]	; (80017a0 <HAL_IncTick+0x1c>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	461a      	mov	r2, r3
 800178e:	4b05      	ldr	r3, [pc, #20]	; (80017a4 <HAL_IncTick+0x20>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4413      	add	r3, r2
 8001794:	4a03      	ldr	r2, [pc, #12]	; (80017a4 <HAL_IncTick+0x20>)
 8001796:	6013      	str	r3, [r2, #0]
}
 8001798:	bf00      	nop
 800179a:	46bd      	mov	sp, r7
 800179c:	bc80      	pop	{r7}
 800179e:	4770      	bx	lr
 80017a0:	20000024 	.word	0x20000024
 80017a4:	20000114 	.word	0x20000114

080017a8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
  return uwTick;
 80017ac:	4b02      	ldr	r3, [pc, #8]	; (80017b8 <HAL_GetTick+0x10>)
 80017ae:	681b      	ldr	r3, [r3, #0]
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bc80      	pop	{r7}
 80017b6:	4770      	bx	lr
 80017b8:	20000114 	.word	0x20000114

080017bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017c4:	f7ff fff0 	bl	80017a8 <HAL_GetTick>
 80017c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017d4:	d005      	beq.n	80017e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017d6:	4b09      	ldr	r3, [pc, #36]	; (80017fc <HAL_Delay+0x40>)
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	461a      	mov	r2, r3
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	4413      	add	r3, r2
 80017e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017e2:	bf00      	nop
 80017e4:	f7ff ffe0 	bl	80017a8 <HAL_GetTick>
 80017e8:	4602      	mov	r2, r0
 80017ea:	68bb      	ldr	r3, [r7, #8]
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	68fa      	ldr	r2, [r7, #12]
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d8f7      	bhi.n	80017e4 <HAL_Delay+0x28>
  {
  }
}
 80017f4:	bf00      	nop
 80017f6:	3710      	adds	r7, #16
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	20000024 	.word	0x20000024

08001800 <__NVIC_SetPriorityGrouping>:
{
 8001800:	b480      	push	{r7}
 8001802:	b085      	sub	sp, #20
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	f003 0307 	and.w	r3, r3, #7
 800180e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001810:	4b0c      	ldr	r3, [pc, #48]	; (8001844 <__NVIC_SetPriorityGrouping+0x44>)
 8001812:	68db      	ldr	r3, [r3, #12]
 8001814:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001816:	68ba      	ldr	r2, [r7, #8]
 8001818:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800181c:	4013      	ands	r3, r2
 800181e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001828:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800182c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001830:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001832:	4a04      	ldr	r2, [pc, #16]	; (8001844 <__NVIC_SetPriorityGrouping+0x44>)
 8001834:	68bb      	ldr	r3, [r7, #8]
 8001836:	60d3      	str	r3, [r2, #12]
}
 8001838:	bf00      	nop
 800183a:	3714      	adds	r7, #20
 800183c:	46bd      	mov	sp, r7
 800183e:	bc80      	pop	{r7}
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	e000ed00 	.word	0xe000ed00

08001848 <__NVIC_GetPriorityGrouping>:
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800184c:	4b04      	ldr	r3, [pc, #16]	; (8001860 <__NVIC_GetPriorityGrouping+0x18>)
 800184e:	68db      	ldr	r3, [r3, #12]
 8001850:	0a1b      	lsrs	r3, r3, #8
 8001852:	f003 0307 	and.w	r3, r3, #7
}
 8001856:	4618      	mov	r0, r3
 8001858:	46bd      	mov	sp, r7
 800185a:	bc80      	pop	{r7}
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	e000ed00 	.word	0xe000ed00

08001864 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
 800186a:	4603      	mov	r3, r0
 800186c:	6039      	str	r1, [r7, #0]
 800186e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001870:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001874:	2b00      	cmp	r3, #0
 8001876:	db0a      	blt.n	800188e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	b2da      	uxtb	r2, r3
 800187c:	490c      	ldr	r1, [pc, #48]	; (80018b0 <__NVIC_SetPriority+0x4c>)
 800187e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001882:	0112      	lsls	r2, r2, #4
 8001884:	b2d2      	uxtb	r2, r2
 8001886:	440b      	add	r3, r1
 8001888:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800188c:	e00a      	b.n	80018a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	b2da      	uxtb	r2, r3
 8001892:	4908      	ldr	r1, [pc, #32]	; (80018b4 <__NVIC_SetPriority+0x50>)
 8001894:	79fb      	ldrb	r3, [r7, #7]
 8001896:	f003 030f 	and.w	r3, r3, #15
 800189a:	3b04      	subs	r3, #4
 800189c:	0112      	lsls	r2, r2, #4
 800189e:	b2d2      	uxtb	r2, r2
 80018a0:	440b      	add	r3, r1
 80018a2:	761a      	strb	r2, [r3, #24]
}
 80018a4:	bf00      	nop
 80018a6:	370c      	adds	r7, #12
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bc80      	pop	{r7}
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	e000e100 	.word	0xe000e100
 80018b4:	e000ed00 	.word	0xe000ed00

080018b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b089      	sub	sp, #36	; 0x24
 80018bc:	af00      	add	r7, sp, #0
 80018be:	60f8      	str	r0, [r7, #12]
 80018c0:	60b9      	str	r1, [r7, #8]
 80018c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	f003 0307 	and.w	r3, r3, #7
 80018ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018cc:	69fb      	ldr	r3, [r7, #28]
 80018ce:	f1c3 0307 	rsb	r3, r3, #7
 80018d2:	2b04      	cmp	r3, #4
 80018d4:	bf28      	it	cs
 80018d6:	2304      	movcs	r3, #4
 80018d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018da:	69fb      	ldr	r3, [r7, #28]
 80018dc:	3304      	adds	r3, #4
 80018de:	2b06      	cmp	r3, #6
 80018e0:	d902      	bls.n	80018e8 <NVIC_EncodePriority+0x30>
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	3b03      	subs	r3, #3
 80018e6:	e000      	b.n	80018ea <NVIC_EncodePriority+0x32>
 80018e8:	2300      	movs	r3, #0
 80018ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018ec:	f04f 32ff 	mov.w	r2, #4294967295
 80018f0:	69bb      	ldr	r3, [r7, #24]
 80018f2:	fa02 f303 	lsl.w	r3, r2, r3
 80018f6:	43da      	mvns	r2, r3
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	401a      	ands	r2, r3
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001900:	f04f 31ff 	mov.w	r1, #4294967295
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	fa01 f303 	lsl.w	r3, r1, r3
 800190a:	43d9      	mvns	r1, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001910:	4313      	orrs	r3, r2
         );
}
 8001912:	4618      	mov	r0, r3
 8001914:	3724      	adds	r7, #36	; 0x24
 8001916:	46bd      	mov	sp, r7
 8001918:	bc80      	pop	{r7}
 800191a:	4770      	bx	lr

0800191c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	3b01      	subs	r3, #1
 8001928:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800192c:	d301      	bcc.n	8001932 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800192e:	2301      	movs	r3, #1
 8001930:	e00f      	b.n	8001952 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001932:	4a0a      	ldr	r2, [pc, #40]	; (800195c <SysTick_Config+0x40>)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	3b01      	subs	r3, #1
 8001938:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800193a:	210f      	movs	r1, #15
 800193c:	f04f 30ff 	mov.w	r0, #4294967295
 8001940:	f7ff ff90 	bl	8001864 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001944:	4b05      	ldr	r3, [pc, #20]	; (800195c <SysTick_Config+0x40>)
 8001946:	2200      	movs	r2, #0
 8001948:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800194a:	4b04      	ldr	r3, [pc, #16]	; (800195c <SysTick_Config+0x40>)
 800194c:	2207      	movs	r2, #7
 800194e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001950:	2300      	movs	r3, #0
}
 8001952:	4618      	mov	r0, r3
 8001954:	3708      	adds	r7, #8
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	e000e010 	.word	0xe000e010

08001960 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001968:	6878      	ldr	r0, [r7, #4]
 800196a:	f7ff ff49 	bl	8001800 <__NVIC_SetPriorityGrouping>
}
 800196e:	bf00      	nop
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}

08001976 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001976:	b580      	push	{r7, lr}
 8001978:	b086      	sub	sp, #24
 800197a:	af00      	add	r7, sp, #0
 800197c:	4603      	mov	r3, r0
 800197e:	60b9      	str	r1, [r7, #8]
 8001980:	607a      	str	r2, [r7, #4]
 8001982:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001984:	2300      	movs	r3, #0
 8001986:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001988:	f7ff ff5e 	bl	8001848 <__NVIC_GetPriorityGrouping>
 800198c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800198e:	687a      	ldr	r2, [r7, #4]
 8001990:	68b9      	ldr	r1, [r7, #8]
 8001992:	6978      	ldr	r0, [r7, #20]
 8001994:	f7ff ff90 	bl	80018b8 <NVIC_EncodePriority>
 8001998:	4602      	mov	r2, r0
 800199a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800199e:	4611      	mov	r1, r2
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7ff ff5f 	bl	8001864 <__NVIC_SetPriority>
}
 80019a6:	bf00      	nop
 80019a8:	3718      	adds	r7, #24
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}

080019ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019ae:	b580      	push	{r7, lr}
 80019b0:	b082      	sub	sp, #8
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019b6:	6878      	ldr	r0, [r7, #4]
 80019b8:	f7ff ffb0 	bl	800191c <SysTick_Config>
 80019bc:	4603      	mov	r3, r0
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
	...

080019c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b08b      	sub	sp, #44	; 0x2c
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019d2:	2300      	movs	r3, #0
 80019d4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80019d6:	2300      	movs	r3, #0
 80019d8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019da:	e127      	b.n	8001c2c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80019dc:	2201      	movs	r2, #1
 80019de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e0:	fa02 f303 	lsl.w	r3, r2, r3
 80019e4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	69fa      	ldr	r2, [r7, #28]
 80019ec:	4013      	ands	r3, r2
 80019ee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80019f0:	69ba      	ldr	r2, [r7, #24]
 80019f2:	69fb      	ldr	r3, [r7, #28]
 80019f4:	429a      	cmp	r2, r3
 80019f6:	f040 8116 	bne.w	8001c26 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	2b12      	cmp	r3, #18
 8001a00:	d034      	beq.n	8001a6c <HAL_GPIO_Init+0xa4>
 8001a02:	2b12      	cmp	r3, #18
 8001a04:	d80d      	bhi.n	8001a22 <HAL_GPIO_Init+0x5a>
 8001a06:	2b02      	cmp	r3, #2
 8001a08:	d02b      	beq.n	8001a62 <HAL_GPIO_Init+0x9a>
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d804      	bhi.n	8001a18 <HAL_GPIO_Init+0x50>
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d031      	beq.n	8001a76 <HAL_GPIO_Init+0xae>
 8001a12:	2b01      	cmp	r3, #1
 8001a14:	d01c      	beq.n	8001a50 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a16:	e048      	b.n	8001aaa <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001a18:	2b03      	cmp	r3, #3
 8001a1a:	d043      	beq.n	8001aa4 <HAL_GPIO_Init+0xdc>
 8001a1c:	2b11      	cmp	r3, #17
 8001a1e:	d01b      	beq.n	8001a58 <HAL_GPIO_Init+0x90>
          break;
 8001a20:	e043      	b.n	8001aaa <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001a22:	4a89      	ldr	r2, [pc, #548]	; (8001c48 <HAL_GPIO_Init+0x280>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d026      	beq.n	8001a76 <HAL_GPIO_Init+0xae>
 8001a28:	4a87      	ldr	r2, [pc, #540]	; (8001c48 <HAL_GPIO_Init+0x280>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d806      	bhi.n	8001a3c <HAL_GPIO_Init+0x74>
 8001a2e:	4a87      	ldr	r2, [pc, #540]	; (8001c4c <HAL_GPIO_Init+0x284>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d020      	beq.n	8001a76 <HAL_GPIO_Init+0xae>
 8001a34:	4a86      	ldr	r2, [pc, #536]	; (8001c50 <HAL_GPIO_Init+0x288>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d01d      	beq.n	8001a76 <HAL_GPIO_Init+0xae>
          break;
 8001a3a:	e036      	b.n	8001aaa <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001a3c:	4a85      	ldr	r2, [pc, #532]	; (8001c54 <HAL_GPIO_Init+0x28c>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d019      	beq.n	8001a76 <HAL_GPIO_Init+0xae>
 8001a42:	4a85      	ldr	r2, [pc, #532]	; (8001c58 <HAL_GPIO_Init+0x290>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d016      	beq.n	8001a76 <HAL_GPIO_Init+0xae>
 8001a48:	4a84      	ldr	r2, [pc, #528]	; (8001c5c <HAL_GPIO_Init+0x294>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d013      	beq.n	8001a76 <HAL_GPIO_Init+0xae>
          break;
 8001a4e:	e02c      	b.n	8001aaa <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	623b      	str	r3, [r7, #32]
          break;
 8001a56:	e028      	b.n	8001aaa <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	68db      	ldr	r3, [r3, #12]
 8001a5c:	3304      	adds	r3, #4
 8001a5e:	623b      	str	r3, [r7, #32]
          break;
 8001a60:	e023      	b.n	8001aaa <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	68db      	ldr	r3, [r3, #12]
 8001a66:	3308      	adds	r3, #8
 8001a68:	623b      	str	r3, [r7, #32]
          break;
 8001a6a:	e01e      	b.n	8001aaa <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	68db      	ldr	r3, [r3, #12]
 8001a70:	330c      	adds	r3, #12
 8001a72:	623b      	str	r3, [r7, #32]
          break;
 8001a74:	e019      	b.n	8001aaa <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d102      	bne.n	8001a84 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a7e:	2304      	movs	r3, #4
 8001a80:	623b      	str	r3, [r7, #32]
          break;
 8001a82:	e012      	b.n	8001aaa <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	2b01      	cmp	r3, #1
 8001a8a:	d105      	bne.n	8001a98 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a8c:	2308      	movs	r3, #8
 8001a8e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	69fa      	ldr	r2, [r7, #28]
 8001a94:	611a      	str	r2, [r3, #16]
          break;
 8001a96:	e008      	b.n	8001aaa <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a98:	2308      	movs	r3, #8
 8001a9a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	69fa      	ldr	r2, [r7, #28]
 8001aa0:	615a      	str	r2, [r3, #20]
          break;
 8001aa2:	e002      	b.n	8001aaa <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	623b      	str	r3, [r7, #32]
          break;
 8001aa8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001aaa:	69bb      	ldr	r3, [r7, #24]
 8001aac:	2bff      	cmp	r3, #255	; 0xff
 8001aae:	d801      	bhi.n	8001ab4 <HAL_GPIO_Init+0xec>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	e001      	b.n	8001ab8 <HAL_GPIO_Init+0xf0>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	3304      	adds	r3, #4
 8001ab8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001aba:	69bb      	ldr	r3, [r7, #24]
 8001abc:	2bff      	cmp	r3, #255	; 0xff
 8001abe:	d802      	bhi.n	8001ac6 <HAL_GPIO_Init+0xfe>
 8001ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac2:	009b      	lsls	r3, r3, #2
 8001ac4:	e002      	b.n	8001acc <HAL_GPIO_Init+0x104>
 8001ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac8:	3b08      	subs	r3, #8
 8001aca:	009b      	lsls	r3, r3, #2
 8001acc:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	210f      	movs	r1, #15
 8001ad4:	693b      	ldr	r3, [r7, #16]
 8001ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8001ada:	43db      	mvns	r3, r3
 8001adc:	401a      	ands	r2, r3
 8001ade:	6a39      	ldr	r1, [r7, #32]
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ae6:	431a      	orrs	r2, r3
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	f000 8096 	beq.w	8001c26 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001afa:	4b59      	ldr	r3, [pc, #356]	; (8001c60 <HAL_GPIO_Init+0x298>)
 8001afc:	699b      	ldr	r3, [r3, #24]
 8001afe:	4a58      	ldr	r2, [pc, #352]	; (8001c60 <HAL_GPIO_Init+0x298>)
 8001b00:	f043 0301 	orr.w	r3, r3, #1
 8001b04:	6193      	str	r3, [r2, #24]
 8001b06:	4b56      	ldr	r3, [pc, #344]	; (8001c60 <HAL_GPIO_Init+0x298>)
 8001b08:	699b      	ldr	r3, [r3, #24]
 8001b0a:	f003 0301 	and.w	r3, r3, #1
 8001b0e:	60bb      	str	r3, [r7, #8]
 8001b10:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b12:	4a54      	ldr	r2, [pc, #336]	; (8001c64 <HAL_GPIO_Init+0x29c>)
 8001b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b16:	089b      	lsrs	r3, r3, #2
 8001b18:	3302      	adds	r3, #2
 8001b1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b1e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b22:	f003 0303 	and.w	r3, r3, #3
 8001b26:	009b      	lsls	r3, r3, #2
 8001b28:	220f      	movs	r2, #15
 8001b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2e:	43db      	mvns	r3, r3
 8001b30:	68fa      	ldr	r2, [r7, #12]
 8001b32:	4013      	ands	r3, r2
 8001b34:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4a4b      	ldr	r2, [pc, #300]	; (8001c68 <HAL_GPIO_Init+0x2a0>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d013      	beq.n	8001b66 <HAL_GPIO_Init+0x19e>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	4a4a      	ldr	r2, [pc, #296]	; (8001c6c <HAL_GPIO_Init+0x2a4>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d00d      	beq.n	8001b62 <HAL_GPIO_Init+0x19a>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4a49      	ldr	r2, [pc, #292]	; (8001c70 <HAL_GPIO_Init+0x2a8>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d007      	beq.n	8001b5e <HAL_GPIO_Init+0x196>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4a48      	ldr	r2, [pc, #288]	; (8001c74 <HAL_GPIO_Init+0x2ac>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d101      	bne.n	8001b5a <HAL_GPIO_Init+0x192>
 8001b56:	2303      	movs	r3, #3
 8001b58:	e006      	b.n	8001b68 <HAL_GPIO_Init+0x1a0>
 8001b5a:	2304      	movs	r3, #4
 8001b5c:	e004      	b.n	8001b68 <HAL_GPIO_Init+0x1a0>
 8001b5e:	2302      	movs	r3, #2
 8001b60:	e002      	b.n	8001b68 <HAL_GPIO_Init+0x1a0>
 8001b62:	2301      	movs	r3, #1
 8001b64:	e000      	b.n	8001b68 <HAL_GPIO_Init+0x1a0>
 8001b66:	2300      	movs	r3, #0
 8001b68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b6a:	f002 0203 	and.w	r2, r2, #3
 8001b6e:	0092      	lsls	r2, r2, #2
 8001b70:	4093      	lsls	r3, r2
 8001b72:	68fa      	ldr	r2, [r7, #12]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b78:	493a      	ldr	r1, [pc, #232]	; (8001c64 <HAL_GPIO_Init+0x29c>)
 8001b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b7c:	089b      	lsrs	r3, r3, #2
 8001b7e:	3302      	adds	r3, #2
 8001b80:	68fa      	ldr	r2, [r7, #12]
 8001b82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d006      	beq.n	8001ba0 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001b92:	4b39      	ldr	r3, [pc, #228]	; (8001c78 <HAL_GPIO_Init+0x2b0>)
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	4938      	ldr	r1, [pc, #224]	; (8001c78 <HAL_GPIO_Init+0x2b0>)
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	600b      	str	r3, [r1, #0]
 8001b9e:	e006      	b.n	8001bae <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001ba0:	4b35      	ldr	r3, [pc, #212]	; (8001c78 <HAL_GPIO_Init+0x2b0>)
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	69bb      	ldr	r3, [r7, #24]
 8001ba6:	43db      	mvns	r3, r3
 8001ba8:	4933      	ldr	r1, [pc, #204]	; (8001c78 <HAL_GPIO_Init+0x2b0>)
 8001baa:	4013      	ands	r3, r2
 8001bac:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d006      	beq.n	8001bc8 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001bba:	4b2f      	ldr	r3, [pc, #188]	; (8001c78 <HAL_GPIO_Init+0x2b0>)
 8001bbc:	685a      	ldr	r2, [r3, #4]
 8001bbe:	492e      	ldr	r1, [pc, #184]	; (8001c78 <HAL_GPIO_Init+0x2b0>)
 8001bc0:	69bb      	ldr	r3, [r7, #24]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	604b      	str	r3, [r1, #4]
 8001bc6:	e006      	b.n	8001bd6 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001bc8:	4b2b      	ldr	r3, [pc, #172]	; (8001c78 <HAL_GPIO_Init+0x2b0>)
 8001bca:	685a      	ldr	r2, [r3, #4]
 8001bcc:	69bb      	ldr	r3, [r7, #24]
 8001bce:	43db      	mvns	r3, r3
 8001bd0:	4929      	ldr	r1, [pc, #164]	; (8001c78 <HAL_GPIO_Init+0x2b0>)
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d006      	beq.n	8001bf0 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001be2:	4b25      	ldr	r3, [pc, #148]	; (8001c78 <HAL_GPIO_Init+0x2b0>)
 8001be4:	689a      	ldr	r2, [r3, #8]
 8001be6:	4924      	ldr	r1, [pc, #144]	; (8001c78 <HAL_GPIO_Init+0x2b0>)
 8001be8:	69bb      	ldr	r3, [r7, #24]
 8001bea:	4313      	orrs	r3, r2
 8001bec:	608b      	str	r3, [r1, #8]
 8001bee:	e006      	b.n	8001bfe <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001bf0:	4b21      	ldr	r3, [pc, #132]	; (8001c78 <HAL_GPIO_Init+0x2b0>)
 8001bf2:	689a      	ldr	r2, [r3, #8]
 8001bf4:	69bb      	ldr	r3, [r7, #24]
 8001bf6:	43db      	mvns	r3, r3
 8001bf8:	491f      	ldr	r1, [pc, #124]	; (8001c78 <HAL_GPIO_Init+0x2b0>)
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d006      	beq.n	8001c18 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c0a:	4b1b      	ldr	r3, [pc, #108]	; (8001c78 <HAL_GPIO_Init+0x2b0>)
 8001c0c:	68da      	ldr	r2, [r3, #12]
 8001c0e:	491a      	ldr	r1, [pc, #104]	; (8001c78 <HAL_GPIO_Init+0x2b0>)
 8001c10:	69bb      	ldr	r3, [r7, #24]
 8001c12:	4313      	orrs	r3, r2
 8001c14:	60cb      	str	r3, [r1, #12]
 8001c16:	e006      	b.n	8001c26 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c18:	4b17      	ldr	r3, [pc, #92]	; (8001c78 <HAL_GPIO_Init+0x2b0>)
 8001c1a:	68da      	ldr	r2, [r3, #12]
 8001c1c:	69bb      	ldr	r3, [r7, #24]
 8001c1e:	43db      	mvns	r3, r3
 8001c20:	4915      	ldr	r1, [pc, #84]	; (8001c78 <HAL_GPIO_Init+0x2b0>)
 8001c22:	4013      	ands	r3, r2
 8001c24:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c28:	3301      	adds	r3, #1
 8001c2a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c32:	fa22 f303 	lsr.w	r3, r2, r3
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	f47f aed0 	bne.w	80019dc <HAL_GPIO_Init+0x14>
  }
}
 8001c3c:	bf00      	nop
 8001c3e:	372c      	adds	r7, #44	; 0x2c
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bc80      	pop	{r7}
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	10210000 	.word	0x10210000
 8001c4c:	10110000 	.word	0x10110000
 8001c50:	10120000 	.word	0x10120000
 8001c54:	10310000 	.word	0x10310000
 8001c58:	10320000 	.word	0x10320000
 8001c5c:	10220000 	.word	0x10220000
 8001c60:	40021000 	.word	0x40021000
 8001c64:	40010000 	.word	0x40010000
 8001c68:	40010800 	.word	0x40010800
 8001c6c:	40010c00 	.word	0x40010c00
 8001c70:	40011000 	.word	0x40011000
 8001c74:	40011400 	.word	0x40011400
 8001c78:	40010400 	.word	0x40010400

08001c7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	460b      	mov	r3, r1
 8001c86:	807b      	strh	r3, [r7, #2]
 8001c88:	4613      	mov	r3, r2
 8001c8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c8c:	787b      	ldrb	r3, [r7, #1]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d003      	beq.n	8001c9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c92:	887a      	ldrh	r2, [r7, #2]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001c98:	e003      	b.n	8001ca2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001c9a:	887b      	ldrh	r3, [r7, #2]
 8001c9c:	041a      	lsls	r2, r3, #16
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	611a      	str	r2, [r3, #16]
}
 8001ca2:	bf00      	nop
 8001ca4:	370c      	adds	r7, #12
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bc80      	pop	{r7}
 8001caa:	4770      	bx	lr

08001cac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d101      	bne.n	8001cbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e26c      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	f000 8087 	beq.w	8001dda <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ccc:	4b92      	ldr	r3, [pc, #584]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f003 030c 	and.w	r3, r3, #12
 8001cd4:	2b04      	cmp	r3, #4
 8001cd6:	d00c      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001cd8:	4b8f      	ldr	r3, [pc, #572]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	f003 030c 	and.w	r3, r3, #12
 8001ce0:	2b08      	cmp	r3, #8
 8001ce2:	d112      	bne.n	8001d0a <HAL_RCC_OscConfig+0x5e>
 8001ce4:	4b8c      	ldr	r3, [pc, #560]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cf0:	d10b      	bne.n	8001d0a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cf2:	4b89      	ldr	r3, [pc, #548]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d06c      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x12c>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d168      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e246      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d12:	d106      	bne.n	8001d22 <HAL_RCC_OscConfig+0x76>
 8001d14:	4b80      	ldr	r3, [pc, #512]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a7f      	ldr	r2, [pc, #508]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d1e:	6013      	str	r3, [r2, #0]
 8001d20:	e02e      	b.n	8001d80 <HAL_RCC_OscConfig+0xd4>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d10c      	bne.n	8001d44 <HAL_RCC_OscConfig+0x98>
 8001d2a:	4b7b      	ldr	r3, [pc, #492]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a7a      	ldr	r2, [pc, #488]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d34:	6013      	str	r3, [r2, #0]
 8001d36:	4b78      	ldr	r3, [pc, #480]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a77      	ldr	r2, [pc, #476]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d3c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d40:	6013      	str	r3, [r2, #0]
 8001d42:	e01d      	b.n	8001d80 <HAL_RCC_OscConfig+0xd4>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d4c:	d10c      	bne.n	8001d68 <HAL_RCC_OscConfig+0xbc>
 8001d4e:	4b72      	ldr	r3, [pc, #456]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4a71      	ldr	r2, [pc, #452]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d58:	6013      	str	r3, [r2, #0]
 8001d5a:	4b6f      	ldr	r3, [pc, #444]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a6e      	ldr	r2, [pc, #440]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d64:	6013      	str	r3, [r2, #0]
 8001d66:	e00b      	b.n	8001d80 <HAL_RCC_OscConfig+0xd4>
 8001d68:	4b6b      	ldr	r3, [pc, #428]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a6a      	ldr	r2, [pc, #424]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d72:	6013      	str	r3, [r2, #0]
 8001d74:	4b68      	ldr	r3, [pc, #416]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a67      	ldr	r2, [pc, #412]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d7e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d013      	beq.n	8001db0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d88:	f7ff fd0e 	bl	80017a8 <HAL_GetTick>
 8001d8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d8e:	e008      	b.n	8001da2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d90:	f7ff fd0a 	bl	80017a8 <HAL_GetTick>
 8001d94:	4602      	mov	r2, r0
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	2b64      	cmp	r3, #100	; 0x64
 8001d9c:	d901      	bls.n	8001da2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	e1fa      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001da2:	4b5d      	ldr	r3, [pc, #372]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d0f0      	beq.n	8001d90 <HAL_RCC_OscConfig+0xe4>
 8001dae:	e014      	b.n	8001dda <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db0:	f7ff fcfa 	bl	80017a8 <HAL_GetTick>
 8001db4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001db6:	e008      	b.n	8001dca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001db8:	f7ff fcf6 	bl	80017a8 <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	2b64      	cmp	r3, #100	; 0x64
 8001dc4:	d901      	bls.n	8001dca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	e1e6      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dca:	4b53      	ldr	r3, [pc, #332]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d1f0      	bne.n	8001db8 <HAL_RCC_OscConfig+0x10c>
 8001dd6:	e000      	b.n	8001dda <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f003 0302 	and.w	r3, r3, #2
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d063      	beq.n	8001eae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001de6:	4b4c      	ldr	r3, [pc, #304]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	f003 030c 	and.w	r3, r3, #12
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d00b      	beq.n	8001e0a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001df2:	4b49      	ldr	r3, [pc, #292]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	f003 030c 	and.w	r3, r3, #12
 8001dfa:	2b08      	cmp	r3, #8
 8001dfc:	d11c      	bne.n	8001e38 <HAL_RCC_OscConfig+0x18c>
 8001dfe:	4b46      	ldr	r3, [pc, #280]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d116      	bne.n	8001e38 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e0a:	4b43      	ldr	r3, [pc, #268]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f003 0302 	and.w	r3, r3, #2
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d005      	beq.n	8001e22 <HAL_RCC_OscConfig+0x176>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	691b      	ldr	r3, [r3, #16]
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d001      	beq.n	8001e22 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e1ba      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e22:	4b3d      	ldr	r3, [pc, #244]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	695b      	ldr	r3, [r3, #20]
 8001e2e:	00db      	lsls	r3, r3, #3
 8001e30:	4939      	ldr	r1, [pc, #228]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001e32:	4313      	orrs	r3, r2
 8001e34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e36:	e03a      	b.n	8001eae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	691b      	ldr	r3, [r3, #16]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d020      	beq.n	8001e82 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e40:	4b36      	ldr	r3, [pc, #216]	; (8001f1c <HAL_RCC_OscConfig+0x270>)
 8001e42:	2201      	movs	r2, #1
 8001e44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e46:	f7ff fcaf 	bl	80017a8 <HAL_GetTick>
 8001e4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e4c:	e008      	b.n	8001e60 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e4e:	f7ff fcab 	bl	80017a8 <HAL_GetTick>
 8001e52:	4602      	mov	r2, r0
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	d901      	bls.n	8001e60 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	e19b      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e60:	4b2d      	ldr	r3, [pc, #180]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 0302 	and.w	r3, r3, #2
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d0f0      	beq.n	8001e4e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e6c:	4b2a      	ldr	r3, [pc, #168]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	695b      	ldr	r3, [r3, #20]
 8001e78:	00db      	lsls	r3, r3, #3
 8001e7a:	4927      	ldr	r1, [pc, #156]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	600b      	str	r3, [r1, #0]
 8001e80:	e015      	b.n	8001eae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e82:	4b26      	ldr	r3, [pc, #152]	; (8001f1c <HAL_RCC_OscConfig+0x270>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e88:	f7ff fc8e 	bl	80017a8 <HAL_GetTick>
 8001e8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e8e:	e008      	b.n	8001ea2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e90:	f7ff fc8a 	bl	80017a8 <HAL_GetTick>
 8001e94:	4602      	mov	r2, r0
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	2b02      	cmp	r3, #2
 8001e9c:	d901      	bls.n	8001ea2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	e17a      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ea2:	4b1d      	ldr	r3, [pc, #116]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f003 0302 	and.w	r3, r3, #2
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d1f0      	bne.n	8001e90 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 0308 	and.w	r3, r3, #8
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d03a      	beq.n	8001f30 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	699b      	ldr	r3, [r3, #24]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d019      	beq.n	8001ef6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ec2:	4b17      	ldr	r3, [pc, #92]	; (8001f20 <HAL_RCC_OscConfig+0x274>)
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ec8:	f7ff fc6e 	bl	80017a8 <HAL_GetTick>
 8001ecc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ece:	e008      	b.n	8001ee2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ed0:	f7ff fc6a 	bl	80017a8 <HAL_GetTick>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d901      	bls.n	8001ee2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	e15a      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ee2:	4b0d      	ldr	r3, [pc, #52]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ee6:	f003 0302 	and.w	r3, r3, #2
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d0f0      	beq.n	8001ed0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001eee:	2001      	movs	r0, #1
 8001ef0:	f000 fada 	bl	80024a8 <RCC_Delay>
 8001ef4:	e01c      	b.n	8001f30 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ef6:	4b0a      	ldr	r3, [pc, #40]	; (8001f20 <HAL_RCC_OscConfig+0x274>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001efc:	f7ff fc54 	bl	80017a8 <HAL_GetTick>
 8001f00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f02:	e00f      	b.n	8001f24 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f04:	f7ff fc50 	bl	80017a8 <HAL_GetTick>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	2b02      	cmp	r3, #2
 8001f10:	d908      	bls.n	8001f24 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f12:	2303      	movs	r3, #3
 8001f14:	e140      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
 8001f16:	bf00      	nop
 8001f18:	40021000 	.word	0x40021000
 8001f1c:	42420000 	.word	0x42420000
 8001f20:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f24:	4b9e      	ldr	r3, [pc, #632]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f28:	f003 0302 	and.w	r3, r3, #2
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d1e9      	bne.n	8001f04 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f003 0304 	and.w	r3, r3, #4
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	f000 80a6 	beq.w	800208a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f42:	4b97      	ldr	r3, [pc, #604]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001f44:	69db      	ldr	r3, [r3, #28]
 8001f46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d10d      	bne.n	8001f6a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f4e:	4b94      	ldr	r3, [pc, #592]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001f50:	69db      	ldr	r3, [r3, #28]
 8001f52:	4a93      	ldr	r2, [pc, #588]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001f54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f58:	61d3      	str	r3, [r2, #28]
 8001f5a:	4b91      	ldr	r3, [pc, #580]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001f5c:	69db      	ldr	r3, [r3, #28]
 8001f5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f62:	60bb      	str	r3, [r7, #8]
 8001f64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f66:	2301      	movs	r3, #1
 8001f68:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f6a:	4b8e      	ldr	r3, [pc, #568]	; (80021a4 <HAL_RCC_OscConfig+0x4f8>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d118      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f76:	4b8b      	ldr	r3, [pc, #556]	; (80021a4 <HAL_RCC_OscConfig+0x4f8>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a8a      	ldr	r2, [pc, #552]	; (80021a4 <HAL_RCC_OscConfig+0x4f8>)
 8001f7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f82:	f7ff fc11 	bl	80017a8 <HAL_GetTick>
 8001f86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f88:	e008      	b.n	8001f9c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f8a:	f7ff fc0d 	bl	80017a8 <HAL_GetTick>
 8001f8e:	4602      	mov	r2, r0
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	1ad3      	subs	r3, r2, r3
 8001f94:	2b64      	cmp	r3, #100	; 0x64
 8001f96:	d901      	bls.n	8001f9c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	e0fd      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f9c:	4b81      	ldr	r3, [pc, #516]	; (80021a4 <HAL_RCC_OscConfig+0x4f8>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d0f0      	beq.n	8001f8a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	d106      	bne.n	8001fbe <HAL_RCC_OscConfig+0x312>
 8001fb0:	4b7b      	ldr	r3, [pc, #492]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fb2:	6a1b      	ldr	r3, [r3, #32]
 8001fb4:	4a7a      	ldr	r2, [pc, #488]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fb6:	f043 0301 	orr.w	r3, r3, #1
 8001fba:	6213      	str	r3, [r2, #32]
 8001fbc:	e02d      	b.n	800201a <HAL_RCC_OscConfig+0x36e>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	68db      	ldr	r3, [r3, #12]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d10c      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x334>
 8001fc6:	4b76      	ldr	r3, [pc, #472]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fc8:	6a1b      	ldr	r3, [r3, #32]
 8001fca:	4a75      	ldr	r2, [pc, #468]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fcc:	f023 0301 	bic.w	r3, r3, #1
 8001fd0:	6213      	str	r3, [r2, #32]
 8001fd2:	4b73      	ldr	r3, [pc, #460]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fd4:	6a1b      	ldr	r3, [r3, #32]
 8001fd6:	4a72      	ldr	r2, [pc, #456]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fd8:	f023 0304 	bic.w	r3, r3, #4
 8001fdc:	6213      	str	r3, [r2, #32]
 8001fde:	e01c      	b.n	800201a <HAL_RCC_OscConfig+0x36e>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	2b05      	cmp	r3, #5
 8001fe6:	d10c      	bne.n	8002002 <HAL_RCC_OscConfig+0x356>
 8001fe8:	4b6d      	ldr	r3, [pc, #436]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fea:	6a1b      	ldr	r3, [r3, #32]
 8001fec:	4a6c      	ldr	r2, [pc, #432]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fee:	f043 0304 	orr.w	r3, r3, #4
 8001ff2:	6213      	str	r3, [r2, #32]
 8001ff4:	4b6a      	ldr	r3, [pc, #424]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001ff6:	6a1b      	ldr	r3, [r3, #32]
 8001ff8:	4a69      	ldr	r2, [pc, #420]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001ffa:	f043 0301 	orr.w	r3, r3, #1
 8001ffe:	6213      	str	r3, [r2, #32]
 8002000:	e00b      	b.n	800201a <HAL_RCC_OscConfig+0x36e>
 8002002:	4b67      	ldr	r3, [pc, #412]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002004:	6a1b      	ldr	r3, [r3, #32]
 8002006:	4a66      	ldr	r2, [pc, #408]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002008:	f023 0301 	bic.w	r3, r3, #1
 800200c:	6213      	str	r3, [r2, #32]
 800200e:	4b64      	ldr	r3, [pc, #400]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002010:	6a1b      	ldr	r3, [r3, #32]
 8002012:	4a63      	ldr	r2, [pc, #396]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002014:	f023 0304 	bic.w	r3, r3, #4
 8002018:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	68db      	ldr	r3, [r3, #12]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d015      	beq.n	800204e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002022:	f7ff fbc1 	bl	80017a8 <HAL_GetTick>
 8002026:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002028:	e00a      	b.n	8002040 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800202a:	f7ff fbbd 	bl	80017a8 <HAL_GetTick>
 800202e:	4602      	mov	r2, r0
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	1ad3      	subs	r3, r2, r3
 8002034:	f241 3288 	movw	r2, #5000	; 0x1388
 8002038:	4293      	cmp	r3, r2
 800203a:	d901      	bls.n	8002040 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800203c:	2303      	movs	r3, #3
 800203e:	e0ab      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002040:	4b57      	ldr	r3, [pc, #348]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002042:	6a1b      	ldr	r3, [r3, #32]
 8002044:	f003 0302 	and.w	r3, r3, #2
 8002048:	2b00      	cmp	r3, #0
 800204a:	d0ee      	beq.n	800202a <HAL_RCC_OscConfig+0x37e>
 800204c:	e014      	b.n	8002078 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800204e:	f7ff fbab 	bl	80017a8 <HAL_GetTick>
 8002052:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002054:	e00a      	b.n	800206c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002056:	f7ff fba7 	bl	80017a8 <HAL_GetTick>
 800205a:	4602      	mov	r2, r0
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	f241 3288 	movw	r2, #5000	; 0x1388
 8002064:	4293      	cmp	r3, r2
 8002066:	d901      	bls.n	800206c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002068:	2303      	movs	r3, #3
 800206a:	e095      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800206c:	4b4c      	ldr	r3, [pc, #304]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 800206e:	6a1b      	ldr	r3, [r3, #32]
 8002070:	f003 0302 	and.w	r3, r3, #2
 8002074:	2b00      	cmp	r3, #0
 8002076:	d1ee      	bne.n	8002056 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002078:	7dfb      	ldrb	r3, [r7, #23]
 800207a:	2b01      	cmp	r3, #1
 800207c:	d105      	bne.n	800208a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800207e:	4b48      	ldr	r3, [pc, #288]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002080:	69db      	ldr	r3, [r3, #28]
 8002082:	4a47      	ldr	r2, [pc, #284]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002084:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002088:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	69db      	ldr	r3, [r3, #28]
 800208e:	2b00      	cmp	r3, #0
 8002090:	f000 8081 	beq.w	8002196 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002094:	4b42      	ldr	r3, [pc, #264]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	f003 030c 	and.w	r3, r3, #12
 800209c:	2b08      	cmp	r3, #8
 800209e:	d061      	beq.n	8002164 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	69db      	ldr	r3, [r3, #28]
 80020a4:	2b02      	cmp	r3, #2
 80020a6:	d146      	bne.n	8002136 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020a8:	4b3f      	ldr	r3, [pc, #252]	; (80021a8 <HAL_RCC_OscConfig+0x4fc>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ae:	f7ff fb7b 	bl	80017a8 <HAL_GetTick>
 80020b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020b4:	e008      	b.n	80020c8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020b6:	f7ff fb77 	bl	80017a8 <HAL_GetTick>
 80020ba:	4602      	mov	r2, r0
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	2b02      	cmp	r3, #2
 80020c2:	d901      	bls.n	80020c8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80020c4:	2303      	movs	r3, #3
 80020c6:	e067      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020c8:	4b35      	ldr	r3, [pc, #212]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d1f0      	bne.n	80020b6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6a1b      	ldr	r3, [r3, #32]
 80020d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020dc:	d108      	bne.n	80020f0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80020de:	4b30      	ldr	r3, [pc, #192]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	492d      	ldr	r1, [pc, #180]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 80020ec:	4313      	orrs	r3, r2
 80020ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020f0:	4b2b      	ldr	r3, [pc, #172]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a19      	ldr	r1, [r3, #32]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002100:	430b      	orrs	r3, r1
 8002102:	4927      	ldr	r1, [pc, #156]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002104:	4313      	orrs	r3, r2
 8002106:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002108:	4b27      	ldr	r3, [pc, #156]	; (80021a8 <HAL_RCC_OscConfig+0x4fc>)
 800210a:	2201      	movs	r2, #1
 800210c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800210e:	f7ff fb4b 	bl	80017a8 <HAL_GetTick>
 8002112:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002114:	e008      	b.n	8002128 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002116:	f7ff fb47 	bl	80017a8 <HAL_GetTick>
 800211a:	4602      	mov	r2, r0
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	2b02      	cmp	r3, #2
 8002122:	d901      	bls.n	8002128 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002124:	2303      	movs	r3, #3
 8002126:	e037      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002128:	4b1d      	ldr	r3, [pc, #116]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002130:	2b00      	cmp	r3, #0
 8002132:	d0f0      	beq.n	8002116 <HAL_RCC_OscConfig+0x46a>
 8002134:	e02f      	b.n	8002196 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002136:	4b1c      	ldr	r3, [pc, #112]	; (80021a8 <HAL_RCC_OscConfig+0x4fc>)
 8002138:	2200      	movs	r2, #0
 800213a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800213c:	f7ff fb34 	bl	80017a8 <HAL_GetTick>
 8002140:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002142:	e008      	b.n	8002156 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002144:	f7ff fb30 	bl	80017a8 <HAL_GetTick>
 8002148:	4602      	mov	r2, r0
 800214a:	693b      	ldr	r3, [r7, #16]
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	2b02      	cmp	r3, #2
 8002150:	d901      	bls.n	8002156 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002152:	2303      	movs	r3, #3
 8002154:	e020      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002156:	4b12      	ldr	r3, [pc, #72]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800215e:	2b00      	cmp	r3, #0
 8002160:	d1f0      	bne.n	8002144 <HAL_RCC_OscConfig+0x498>
 8002162:	e018      	b.n	8002196 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	69db      	ldr	r3, [r3, #28]
 8002168:	2b01      	cmp	r3, #1
 800216a:	d101      	bne.n	8002170 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	e013      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002170:	4b0b      	ldr	r3, [pc, #44]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6a1b      	ldr	r3, [r3, #32]
 8002180:	429a      	cmp	r2, r3
 8002182:	d106      	bne.n	8002192 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800218e:	429a      	cmp	r2, r3
 8002190:	d001      	beq.n	8002196 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e000      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002196:	2300      	movs	r3, #0
}
 8002198:	4618      	mov	r0, r3
 800219a:	3718      	adds	r7, #24
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	40021000 	.word	0x40021000
 80021a4:	40007000 	.word	0x40007000
 80021a8:	42420060 	.word	0x42420060

080021ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d101      	bne.n	80021c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021bc:	2301      	movs	r3, #1
 80021be:	e0d0      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021c0:	4b6a      	ldr	r3, [pc, #424]	; (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 0307 	and.w	r3, r3, #7
 80021c8:	683a      	ldr	r2, [r7, #0]
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d910      	bls.n	80021f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021ce:	4b67      	ldr	r3, [pc, #412]	; (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f023 0207 	bic.w	r2, r3, #7
 80021d6:	4965      	ldr	r1, [pc, #404]	; (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	4313      	orrs	r3, r2
 80021dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021de:	4b63      	ldr	r3, [pc, #396]	; (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0307 	and.w	r3, r3, #7
 80021e6:	683a      	ldr	r2, [r7, #0]
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d001      	beq.n	80021f0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e0b8      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 0302 	and.w	r3, r3, #2
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d020      	beq.n	800223e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 0304 	and.w	r3, r3, #4
 8002204:	2b00      	cmp	r3, #0
 8002206:	d005      	beq.n	8002214 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002208:	4b59      	ldr	r3, [pc, #356]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	4a58      	ldr	r2, [pc, #352]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800220e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002212:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f003 0308 	and.w	r3, r3, #8
 800221c:	2b00      	cmp	r3, #0
 800221e:	d005      	beq.n	800222c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002220:	4b53      	ldr	r3, [pc, #332]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	4a52      	ldr	r2, [pc, #328]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002226:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800222a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800222c:	4b50      	ldr	r3, [pc, #320]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	494d      	ldr	r1, [pc, #308]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800223a:	4313      	orrs	r3, r2
 800223c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0301 	and.w	r3, r3, #1
 8002246:	2b00      	cmp	r3, #0
 8002248:	d040      	beq.n	80022cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	2b01      	cmp	r3, #1
 8002250:	d107      	bne.n	8002262 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002252:	4b47      	ldr	r3, [pc, #284]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d115      	bne.n	800228a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e07f      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	2b02      	cmp	r3, #2
 8002268:	d107      	bne.n	800227a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800226a:	4b41      	ldr	r3, [pc, #260]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d109      	bne.n	800228a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e073      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800227a:	4b3d      	ldr	r3, [pc, #244]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0302 	and.w	r3, r3, #2
 8002282:	2b00      	cmp	r3, #0
 8002284:	d101      	bne.n	800228a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	e06b      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800228a:	4b39      	ldr	r3, [pc, #228]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	f023 0203 	bic.w	r2, r3, #3
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	4936      	ldr	r1, [pc, #216]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002298:	4313      	orrs	r3, r2
 800229a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800229c:	f7ff fa84 	bl	80017a8 <HAL_GetTick>
 80022a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022a2:	e00a      	b.n	80022ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022a4:	f7ff fa80 	bl	80017a8 <HAL_GetTick>
 80022a8:	4602      	mov	r2, r0
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d901      	bls.n	80022ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80022b6:	2303      	movs	r3, #3
 80022b8:	e053      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022ba:	4b2d      	ldr	r3, [pc, #180]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f003 020c 	and.w	r2, r3, #12
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d1eb      	bne.n	80022a4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022cc:	4b27      	ldr	r3, [pc, #156]	; (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 0307 	and.w	r3, r3, #7
 80022d4:	683a      	ldr	r2, [r7, #0]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d210      	bcs.n	80022fc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022da:	4b24      	ldr	r3, [pc, #144]	; (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f023 0207 	bic.w	r2, r3, #7
 80022e2:	4922      	ldr	r1, [pc, #136]	; (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ea:	4b20      	ldr	r3, [pc, #128]	; (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0307 	and.w	r3, r3, #7
 80022f2:	683a      	ldr	r2, [r7, #0]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d001      	beq.n	80022fc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e032      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0304 	and.w	r3, r3, #4
 8002304:	2b00      	cmp	r3, #0
 8002306:	d008      	beq.n	800231a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002308:	4b19      	ldr	r3, [pc, #100]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	4916      	ldr	r1, [pc, #88]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002316:	4313      	orrs	r3, r2
 8002318:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0308 	and.w	r3, r3, #8
 8002322:	2b00      	cmp	r3, #0
 8002324:	d009      	beq.n	800233a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002326:	4b12      	ldr	r3, [pc, #72]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	691b      	ldr	r3, [r3, #16]
 8002332:	00db      	lsls	r3, r3, #3
 8002334:	490e      	ldr	r1, [pc, #56]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002336:	4313      	orrs	r3, r2
 8002338:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800233a:	f000 f821 	bl	8002380 <HAL_RCC_GetSysClockFreq>
 800233e:	4601      	mov	r1, r0
 8002340:	4b0b      	ldr	r3, [pc, #44]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	091b      	lsrs	r3, r3, #4
 8002346:	f003 030f 	and.w	r3, r3, #15
 800234a:	4a0a      	ldr	r2, [pc, #40]	; (8002374 <HAL_RCC_ClockConfig+0x1c8>)
 800234c:	5cd3      	ldrb	r3, [r2, r3]
 800234e:	fa21 f303 	lsr.w	r3, r1, r3
 8002352:	4a09      	ldr	r2, [pc, #36]	; (8002378 <HAL_RCC_ClockConfig+0x1cc>)
 8002354:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002356:	4b09      	ldr	r3, [pc, #36]	; (800237c <HAL_RCC_ClockConfig+0x1d0>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4618      	mov	r0, r3
 800235c:	f7ff f9e2 	bl	8001724 <HAL_InitTick>

  return HAL_OK;
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	3710      	adds	r7, #16
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	40022000 	.word	0x40022000
 8002370:	40021000 	.word	0x40021000
 8002374:	08002ffc 	.word	0x08002ffc
 8002378:	20000018 	.word	0x20000018
 800237c:	20000020 	.word	0x20000020

08002380 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002380:	b490      	push	{r4, r7}
 8002382:	b08a      	sub	sp, #40	; 0x28
 8002384:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002386:	4b2a      	ldr	r3, [pc, #168]	; (8002430 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002388:	1d3c      	adds	r4, r7, #4
 800238a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800238c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002390:	4b28      	ldr	r3, [pc, #160]	; (8002434 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002392:	881b      	ldrh	r3, [r3, #0]
 8002394:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002396:	2300      	movs	r3, #0
 8002398:	61fb      	str	r3, [r7, #28]
 800239a:	2300      	movs	r3, #0
 800239c:	61bb      	str	r3, [r7, #24]
 800239e:	2300      	movs	r3, #0
 80023a0:	627b      	str	r3, [r7, #36]	; 0x24
 80023a2:	2300      	movs	r3, #0
 80023a4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80023a6:	2300      	movs	r3, #0
 80023a8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80023aa:	4b23      	ldr	r3, [pc, #140]	; (8002438 <HAL_RCC_GetSysClockFreq+0xb8>)
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023b0:	69fb      	ldr	r3, [r7, #28]
 80023b2:	f003 030c 	and.w	r3, r3, #12
 80023b6:	2b04      	cmp	r3, #4
 80023b8:	d002      	beq.n	80023c0 <HAL_RCC_GetSysClockFreq+0x40>
 80023ba:	2b08      	cmp	r3, #8
 80023bc:	d003      	beq.n	80023c6 <HAL_RCC_GetSysClockFreq+0x46>
 80023be:	e02d      	b.n	800241c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80023c0:	4b1e      	ldr	r3, [pc, #120]	; (800243c <HAL_RCC_GetSysClockFreq+0xbc>)
 80023c2:	623b      	str	r3, [r7, #32]
      break;
 80023c4:	e02d      	b.n	8002422 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	0c9b      	lsrs	r3, r3, #18
 80023ca:	f003 030f 	and.w	r3, r3, #15
 80023ce:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80023d2:	4413      	add	r3, r2
 80023d4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80023d8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80023da:	69fb      	ldr	r3, [r7, #28]
 80023dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d013      	beq.n	800240c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80023e4:	4b14      	ldr	r3, [pc, #80]	; (8002438 <HAL_RCC_GetSysClockFreq+0xb8>)
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	0c5b      	lsrs	r3, r3, #17
 80023ea:	f003 0301 	and.w	r3, r3, #1
 80023ee:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80023f2:	4413      	add	r3, r2
 80023f4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80023f8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	4a0f      	ldr	r2, [pc, #60]	; (800243c <HAL_RCC_GetSysClockFreq+0xbc>)
 80023fe:	fb02 f203 	mul.w	r2, r2, r3
 8002402:	69bb      	ldr	r3, [r7, #24]
 8002404:	fbb2 f3f3 	udiv	r3, r2, r3
 8002408:	627b      	str	r3, [r7, #36]	; 0x24
 800240a:	e004      	b.n	8002416 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	4a0c      	ldr	r2, [pc, #48]	; (8002440 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002410:	fb02 f303 	mul.w	r3, r2, r3
 8002414:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002418:	623b      	str	r3, [r7, #32]
      break;
 800241a:	e002      	b.n	8002422 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800241c:	4b07      	ldr	r3, [pc, #28]	; (800243c <HAL_RCC_GetSysClockFreq+0xbc>)
 800241e:	623b      	str	r3, [r7, #32]
      break;
 8002420:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002422:	6a3b      	ldr	r3, [r7, #32]
}
 8002424:	4618      	mov	r0, r3
 8002426:	3728      	adds	r7, #40	; 0x28
 8002428:	46bd      	mov	sp, r7
 800242a:	bc90      	pop	{r4, r7}
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	08002fe8 	.word	0x08002fe8
 8002434:	08002ff8 	.word	0x08002ff8
 8002438:	40021000 	.word	0x40021000
 800243c:	007a1200 	.word	0x007a1200
 8002440:	003d0900 	.word	0x003d0900

08002444 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002448:	4b02      	ldr	r3, [pc, #8]	; (8002454 <HAL_RCC_GetHCLKFreq+0x10>)
 800244a:	681b      	ldr	r3, [r3, #0]
}
 800244c:	4618      	mov	r0, r3
 800244e:	46bd      	mov	sp, r7
 8002450:	bc80      	pop	{r7}
 8002452:	4770      	bx	lr
 8002454:	20000018 	.word	0x20000018

08002458 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800245c:	f7ff fff2 	bl	8002444 <HAL_RCC_GetHCLKFreq>
 8002460:	4601      	mov	r1, r0
 8002462:	4b05      	ldr	r3, [pc, #20]	; (8002478 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	0a1b      	lsrs	r3, r3, #8
 8002468:	f003 0307 	and.w	r3, r3, #7
 800246c:	4a03      	ldr	r2, [pc, #12]	; (800247c <HAL_RCC_GetPCLK1Freq+0x24>)
 800246e:	5cd3      	ldrb	r3, [r2, r3]
 8002470:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002474:	4618      	mov	r0, r3
 8002476:	bd80      	pop	{r7, pc}
 8002478:	40021000 	.word	0x40021000
 800247c:	0800300c 	.word	0x0800300c

08002480 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002484:	f7ff ffde 	bl	8002444 <HAL_RCC_GetHCLKFreq>
 8002488:	4601      	mov	r1, r0
 800248a:	4b05      	ldr	r3, [pc, #20]	; (80024a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	0adb      	lsrs	r3, r3, #11
 8002490:	f003 0307 	and.w	r3, r3, #7
 8002494:	4a03      	ldr	r2, [pc, #12]	; (80024a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002496:	5cd3      	ldrb	r3, [r2, r3]
 8002498:	fa21 f303 	lsr.w	r3, r1, r3
}
 800249c:	4618      	mov	r0, r3
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	40021000 	.word	0x40021000
 80024a4:	0800300c 	.word	0x0800300c

080024a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b085      	sub	sp, #20
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80024b0:	4b0a      	ldr	r3, [pc, #40]	; (80024dc <RCC_Delay+0x34>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a0a      	ldr	r2, [pc, #40]	; (80024e0 <RCC_Delay+0x38>)
 80024b6:	fba2 2303 	umull	r2, r3, r2, r3
 80024ba:	0a5b      	lsrs	r3, r3, #9
 80024bc:	687a      	ldr	r2, [r7, #4]
 80024be:	fb02 f303 	mul.w	r3, r2, r3
 80024c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80024c4:	bf00      	nop
  }
  while (Delay --);
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	1e5a      	subs	r2, r3, #1
 80024ca:	60fa      	str	r2, [r7, #12]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d1f9      	bne.n	80024c4 <RCC_Delay+0x1c>
}
 80024d0:	bf00      	nop
 80024d2:	3714      	adds	r7, #20
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bc80      	pop	{r7}
 80024d8:	4770      	bx	lr
 80024da:	bf00      	nop
 80024dc:	20000018 	.word	0x20000018
 80024e0:	10624dd3 	.word	0x10624dd3

080024e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d101      	bne.n	80024f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e053      	b.n	800259e <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002502:	b2db      	uxtb	r3, r3
 8002504:	2b00      	cmp	r3, #0
 8002506:	d106      	bne.n	8002516 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2200      	movs	r2, #0
 800250c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002510:	6878      	ldr	r0, [r7, #4]
 8002512:	f7fe f879 	bl	8000608 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2202      	movs	r2, #2
 800251a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	681a      	ldr	r2, [r3, #0]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800252c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	685a      	ldr	r2, [r3, #4]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	431a      	orrs	r2, r3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	68db      	ldr	r3, [r3, #12]
 800253c:	431a      	orrs	r2, r3
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	691b      	ldr	r3, [r3, #16]
 8002542:	431a      	orrs	r2, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	695b      	ldr	r3, [r3, #20]
 8002548:	431a      	orrs	r2, r3
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	699b      	ldr	r3, [r3, #24]
 800254e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002552:	431a      	orrs	r2, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	69db      	ldr	r3, [r3, #28]
 8002558:	431a      	orrs	r2, r3
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6a1b      	ldr	r3, [r3, #32]
 800255e:	ea42 0103 	orr.w	r1, r2, r3
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	430a      	orrs	r2, r1
 800256c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	699b      	ldr	r3, [r3, #24]
 8002572:	0c1a      	lsrs	r2, r3, #16
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f002 0204 	and.w	r2, r2, #4
 800257c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	69da      	ldr	r2, [r3, #28]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800258c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2200      	movs	r2, #0
 8002592:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2201      	movs	r2, #1
 8002598:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800259c:	2300      	movs	r3, #0
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3708      	adds	r7, #8
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}

080025a6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025a6:	b580      	push	{r7, lr}
 80025a8:	b088      	sub	sp, #32
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	60f8      	str	r0, [r7, #12]
 80025ae:	60b9      	str	r1, [r7, #8]
 80025b0:	603b      	str	r3, [r7, #0]
 80025b2:	4613      	mov	r3, r2
 80025b4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80025b6:	2300      	movs	r3, #0
 80025b8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80025c0:	2b01      	cmp	r3, #1
 80025c2:	d101      	bne.n	80025c8 <HAL_SPI_Transmit+0x22>
 80025c4:	2302      	movs	r3, #2
 80025c6:	e11e      	b.n	8002806 <HAL_SPI_Transmit+0x260>
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	2201      	movs	r2, #1
 80025cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80025d0:	f7ff f8ea 	bl	80017a8 <HAL_GetTick>
 80025d4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80025d6:	88fb      	ldrh	r3, [r7, #6]
 80025d8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	d002      	beq.n	80025ec <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80025e6:	2302      	movs	r3, #2
 80025e8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80025ea:	e103      	b.n	80027f4 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d002      	beq.n	80025f8 <HAL_SPI_Transmit+0x52>
 80025f2:	88fb      	ldrh	r3, [r7, #6]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d102      	bne.n	80025fe <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	77fb      	strb	r3, [r7, #31]
    goto error;
 80025fc:	e0fa      	b.n	80027f4 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2203      	movs	r2, #3
 8002602:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	2200      	movs	r2, #0
 800260a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	68ba      	ldr	r2, [r7, #8]
 8002610:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	88fa      	ldrh	r2, [r7, #6]
 8002616:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	88fa      	ldrh	r2, [r7, #6]
 800261c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2200      	movs	r2, #0
 8002622:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	2200      	movs	r2, #0
 8002628:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2200      	movs	r2, #0
 800262e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2200      	movs	r2, #0
 8002634:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	2200      	movs	r2, #0
 800263a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002644:	d107      	bne.n	8002656 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002654:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002660:	2b40      	cmp	r3, #64	; 0x40
 8002662:	d007      	beq.n	8002674 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002672:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800267c:	d14b      	bne.n	8002716 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d002      	beq.n	800268c <HAL_SPI_Transmit+0xe6>
 8002686:	8afb      	ldrh	r3, [r7, #22]
 8002688:	2b01      	cmp	r3, #1
 800268a:	d13e      	bne.n	800270a <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002690:	881a      	ldrh	r2, [r3, #0]
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269c:	1c9a      	adds	r2, r3, #2
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80026a6:	b29b      	uxth	r3, r3
 80026a8:	3b01      	subs	r3, #1
 80026aa:	b29a      	uxth	r2, r3
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80026b0:	e02b      	b.n	800270a <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	f003 0302 	and.w	r3, r3, #2
 80026bc:	2b02      	cmp	r3, #2
 80026be:	d112      	bne.n	80026e6 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c4:	881a      	ldrh	r2, [r3, #0]
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d0:	1c9a      	adds	r2, r3, #2
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80026da:	b29b      	uxth	r3, r3
 80026dc:	3b01      	subs	r3, #1
 80026de:	b29a      	uxth	r2, r3
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	86da      	strh	r2, [r3, #54]	; 0x36
 80026e4:	e011      	b.n	800270a <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80026e6:	f7ff f85f 	bl	80017a8 <HAL_GetTick>
 80026ea:	4602      	mov	r2, r0
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	683a      	ldr	r2, [r7, #0]
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d803      	bhi.n	80026fe <HAL_SPI_Transmit+0x158>
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026fc:	d102      	bne.n	8002704 <HAL_SPI_Transmit+0x15e>
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d102      	bne.n	800270a <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8002704:	2303      	movs	r3, #3
 8002706:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002708:	e074      	b.n	80027f4 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800270e:	b29b      	uxth	r3, r3
 8002710:	2b00      	cmp	r3, #0
 8002712:	d1ce      	bne.n	80026b2 <HAL_SPI_Transmit+0x10c>
 8002714:	e04c      	b.n	80027b0 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d002      	beq.n	8002724 <HAL_SPI_Transmit+0x17e>
 800271e:	8afb      	ldrh	r3, [r7, #22]
 8002720:	2b01      	cmp	r3, #1
 8002722:	d140      	bne.n	80027a6 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	330c      	adds	r3, #12
 800272e:	7812      	ldrb	r2, [r2, #0]
 8002730:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002736:	1c5a      	adds	r2, r3, #1
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002740:	b29b      	uxth	r3, r3
 8002742:	3b01      	subs	r3, #1
 8002744:	b29a      	uxth	r2, r3
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800274a:	e02c      	b.n	80027a6 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	f003 0302 	and.w	r3, r3, #2
 8002756:	2b02      	cmp	r3, #2
 8002758:	d113      	bne.n	8002782 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	330c      	adds	r3, #12
 8002764:	7812      	ldrb	r2, [r2, #0]
 8002766:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276c:	1c5a      	adds	r2, r3, #1
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002776:	b29b      	uxth	r3, r3
 8002778:	3b01      	subs	r3, #1
 800277a:	b29a      	uxth	r2, r3
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	86da      	strh	r2, [r3, #54]	; 0x36
 8002780:	e011      	b.n	80027a6 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002782:	f7ff f811 	bl	80017a8 <HAL_GetTick>
 8002786:	4602      	mov	r2, r0
 8002788:	69bb      	ldr	r3, [r7, #24]
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	683a      	ldr	r2, [r7, #0]
 800278e:	429a      	cmp	r2, r3
 8002790:	d803      	bhi.n	800279a <HAL_SPI_Transmit+0x1f4>
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002798:	d102      	bne.n	80027a0 <HAL_SPI_Transmit+0x1fa>
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d102      	bne.n	80027a6 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80027a0:	2303      	movs	r3, #3
 80027a2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80027a4:	e026      	b.n	80027f4 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d1cd      	bne.n	800274c <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80027b0:	69ba      	ldr	r2, [r7, #24]
 80027b2:	6839      	ldr	r1, [r7, #0]
 80027b4:	68f8      	ldr	r0, [r7, #12]
 80027b6:	f000 f8a1 	bl	80028fc <SPI_EndRxTxTransaction>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d002      	beq.n	80027c6 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2220      	movs	r2, #32
 80027c4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d10a      	bne.n	80027e4 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80027ce:	2300      	movs	r3, #0
 80027d0:	613b      	str	r3, [r7, #16]
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	613b      	str	r3, [r7, #16]
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	613b      	str	r3, [r7, #16]
 80027e2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d002      	beq.n	80027f2 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	77fb      	strb	r3, [r7, #31]
 80027f0:	e000      	b.n	80027f4 <HAL_SPI_Transmit+0x24e>
  }

error:
 80027f2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	2201      	movs	r2, #1
 80027f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	2200      	movs	r2, #0
 8002800:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002804:	7ffb      	ldrb	r3, [r7, #31]
}
 8002806:	4618      	mov	r0, r3
 8002808:	3720      	adds	r7, #32
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}

0800280e <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800280e:	b480      	push	{r7}
 8002810:	b083      	sub	sp, #12
 8002812:	af00      	add	r7, sp, #0
 8002814:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800281c:	b2db      	uxtb	r3, r3
}
 800281e:	4618      	mov	r0, r3
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	bc80      	pop	{r7}
 8002826:	4770      	bx	lr

08002828 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	60f8      	str	r0, [r7, #12]
 8002830:	60b9      	str	r1, [r7, #8]
 8002832:	603b      	str	r3, [r7, #0]
 8002834:	4613      	mov	r3, r2
 8002836:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002838:	e04c      	b.n	80028d4 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002840:	d048      	beq.n	80028d4 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002842:	f7fe ffb1 	bl	80017a8 <HAL_GetTick>
 8002846:	4602      	mov	r2, r0
 8002848:	69bb      	ldr	r3, [r7, #24]
 800284a:	1ad3      	subs	r3, r2, r3
 800284c:	683a      	ldr	r2, [r7, #0]
 800284e:	429a      	cmp	r2, r3
 8002850:	d902      	bls.n	8002858 <SPI_WaitFlagStateUntilTimeout+0x30>
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d13d      	bne.n	80028d4 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	685a      	ldr	r2, [r3, #4]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002866:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002870:	d111      	bne.n	8002896 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800287a:	d004      	beq.n	8002886 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002884:	d107      	bne.n	8002896 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002894:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800289a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800289e:	d10f      	bne.n	80028c0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80028ae:	601a      	str	r2, [r3, #0]
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80028be:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2201      	movs	r2, #1
 80028c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2200      	movs	r2, #0
 80028cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80028d0:	2303      	movs	r3, #3
 80028d2:	e00f      	b.n	80028f4 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	689a      	ldr	r2, [r3, #8]
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	4013      	ands	r3, r2
 80028de:	68ba      	ldr	r2, [r7, #8]
 80028e0:	429a      	cmp	r2, r3
 80028e2:	bf0c      	ite	eq
 80028e4:	2301      	moveq	r3, #1
 80028e6:	2300      	movne	r3, #0
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	461a      	mov	r2, r3
 80028ec:	79fb      	ldrb	r3, [r7, #7]
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d1a3      	bne.n	800283a <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80028f2:	2300      	movs	r3, #0
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3710      	adds	r7, #16
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}

080028fc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b086      	sub	sp, #24
 8002900:	af02      	add	r7, sp, #8
 8002902:	60f8      	str	r0, [r7, #12]
 8002904:	60b9      	str	r1, [r7, #8]
 8002906:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	9300      	str	r3, [sp, #0]
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	2200      	movs	r2, #0
 8002910:	2180      	movs	r1, #128	; 0x80
 8002912:	68f8      	ldr	r0, [r7, #12]
 8002914:	f7ff ff88 	bl	8002828 <SPI_WaitFlagStateUntilTimeout>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d007      	beq.n	800292e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002922:	f043 0220 	orr.w	r2, r3, #32
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800292a:	2303      	movs	r3, #3
 800292c:	e000      	b.n	8002930 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800292e:	2300      	movs	r3, #0
}
 8002930:	4618      	mov	r0, r3
 8002932:	3710      	adds	r7, #16
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}

08002938 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b082      	sub	sp, #8
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d101      	bne.n	800294a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	e03f      	b.n	80029ca <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002950:	b2db      	uxtb	r3, r3
 8002952:	2b00      	cmp	r3, #0
 8002954:	d106      	bne.n	8002964 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2200      	movs	r2, #0
 800295a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f7fd fe9c 	bl	800069c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2224      	movs	r2, #36	; 0x24
 8002968:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	68da      	ldr	r2, [r3, #12]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800297a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800297c:	6878      	ldr	r0, [r7, #4]
 800297e:	f000 f90b 	bl	8002b98 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	691a      	ldr	r2, [r3, #16]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002990:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	695a      	ldr	r2, [r3, #20]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80029a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	68da      	ldr	r2, [r3, #12]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80029b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2200      	movs	r2, #0
 80029b6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2220      	movs	r2, #32
 80029bc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2220      	movs	r2, #32
 80029c4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80029c8:	2300      	movs	r3, #0
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3708      	adds	r7, #8
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}

080029d2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029d2:	b580      	push	{r7, lr}
 80029d4:	b088      	sub	sp, #32
 80029d6:	af02      	add	r7, sp, #8
 80029d8:	60f8      	str	r0, [r7, #12]
 80029da:	60b9      	str	r1, [r7, #8]
 80029dc:	603b      	str	r3, [r7, #0]
 80029de:	4613      	mov	r3, r2
 80029e0:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80029e2:	2300      	movs	r3, #0
 80029e4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	2b20      	cmp	r3, #32
 80029f0:	f040 8083 	bne.w	8002afa <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d002      	beq.n	8002a00 <HAL_UART_Transmit+0x2e>
 80029fa:	88fb      	ldrh	r3, [r7, #6]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d101      	bne.n	8002a04 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	e07b      	b.n	8002afc <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d101      	bne.n	8002a12 <HAL_UART_Transmit+0x40>
 8002a0e:	2302      	movs	r3, #2
 8002a10:	e074      	b.n	8002afc <HAL_UART_Transmit+0x12a>
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2201      	movs	r2, #1
 8002a16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	2221      	movs	r2, #33	; 0x21
 8002a24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002a28:	f7fe febe 	bl	80017a8 <HAL_GetTick>
 8002a2c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	88fa      	ldrh	r2, [r7, #6]
 8002a32:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	88fa      	ldrh	r2, [r7, #6]
 8002a38:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002a3a:	e042      	b.n	8002ac2 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002a40:	b29b      	uxth	r3, r3
 8002a42:	3b01      	subs	r3, #1
 8002a44:	b29a      	uxth	r2, r3
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a52:	d122      	bne.n	8002a9a <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	9300      	str	r3, [sp, #0]
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	2180      	movs	r1, #128	; 0x80
 8002a5e:	68f8      	ldr	r0, [r7, #12]
 8002a60:	f000 f850 	bl	8002b04 <UART_WaitOnFlagUntilTimeout>
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d001      	beq.n	8002a6e <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e046      	b.n	8002afc <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	881b      	ldrh	r3, [r3, #0]
 8002a76:	461a      	mov	r2, r3
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a80:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	691b      	ldr	r3, [r3, #16]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d103      	bne.n	8002a92 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	3302      	adds	r3, #2
 8002a8e:	60bb      	str	r3, [r7, #8]
 8002a90:	e017      	b.n	8002ac2 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	3301      	adds	r3, #1
 8002a96:	60bb      	str	r3, [r7, #8]
 8002a98:	e013      	b.n	8002ac2 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	9300      	str	r3, [sp, #0]
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	2180      	movs	r1, #128	; 0x80
 8002aa4:	68f8      	ldr	r0, [r7, #12]
 8002aa6:	f000 f82d 	bl	8002b04 <UART_WaitOnFlagUntilTimeout>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d001      	beq.n	8002ab4 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8002ab0:	2303      	movs	r3, #3
 8002ab2:	e023      	b.n	8002afc <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	1c5a      	adds	r2, r3, #1
 8002ab8:	60ba      	str	r2, [r7, #8]
 8002aba:	781a      	ldrb	r2, [r3, #0]
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002ac6:	b29b      	uxth	r3, r3
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d1b7      	bne.n	8002a3c <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	9300      	str	r3, [sp, #0]
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	2140      	movs	r1, #64	; 0x40
 8002ad6:	68f8      	ldr	r0, [r7, #12]
 8002ad8:	f000 f814 	bl	8002b04 <UART_WaitOnFlagUntilTimeout>
 8002adc:	4603      	mov	r3, r0
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d001      	beq.n	8002ae6 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	e00a      	b.n	8002afc <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	2220      	movs	r2, #32
 8002aea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2200      	movs	r2, #0
 8002af2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8002af6:	2300      	movs	r3, #0
 8002af8:	e000      	b.n	8002afc <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8002afa:	2302      	movs	r3, #2
  }
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	3718      	adds	r7, #24
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}

08002b04 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b084      	sub	sp, #16
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	60f8      	str	r0, [r7, #12]
 8002b0c:	60b9      	str	r1, [r7, #8]
 8002b0e:	603b      	str	r3, [r7, #0]
 8002b10:	4613      	mov	r3, r2
 8002b12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b14:	e02c      	b.n	8002b70 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b16:	69bb      	ldr	r3, [r7, #24]
 8002b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b1c:	d028      	beq.n	8002b70 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002b1e:	69bb      	ldr	r3, [r7, #24]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d007      	beq.n	8002b34 <UART_WaitOnFlagUntilTimeout+0x30>
 8002b24:	f7fe fe40 	bl	80017a8 <HAL_GetTick>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	1ad3      	subs	r3, r2, r3
 8002b2e:	69ba      	ldr	r2, [r7, #24]
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d21d      	bcs.n	8002b70 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	68da      	ldr	r2, [r3, #12]
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002b42:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	695a      	ldr	r2, [r3, #20]
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f022 0201 	bic.w	r2, r2, #1
 8002b52:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2220      	movs	r2, #32
 8002b58:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2220      	movs	r2, #32
 8002b60:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2200      	movs	r2, #0
 8002b68:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	e00f      	b.n	8002b90 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	4013      	ands	r3, r2
 8002b7a:	68ba      	ldr	r2, [r7, #8]
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	bf0c      	ite	eq
 8002b80:	2301      	moveq	r3, #1
 8002b82:	2300      	movne	r3, #0
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	461a      	mov	r2, r3
 8002b88:	79fb      	ldrb	r3, [r7, #7]
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	d0c3      	beq.n	8002b16 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002b8e:	2300      	movs	r3, #0
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	3710      	adds	r7, #16
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	691b      	ldr	r3, [r3, #16]
 8002ba6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	68da      	ldr	r2, [r3, #12]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	430a      	orrs	r2, r1
 8002bb4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	689a      	ldr	r2, [r3, #8]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	691b      	ldr	r3, [r3, #16]
 8002bbe:	431a      	orrs	r2, r3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	695b      	ldr	r3, [r3, #20]
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	68db      	ldr	r3, [r3, #12]
 8002bce:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002bd2:	f023 030c 	bic.w	r3, r3, #12
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	6812      	ldr	r2, [r2, #0]
 8002bda:	68f9      	ldr	r1, [r7, #12]
 8002bdc:	430b      	orrs	r3, r1
 8002bde:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	695b      	ldr	r3, [r3, #20]
 8002be6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	699a      	ldr	r2, [r3, #24]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	430a      	orrs	r2, r1
 8002bf4:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a52      	ldr	r2, [pc, #328]	; (8002d44 <UART_SetConfig+0x1ac>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d14e      	bne.n	8002c9e <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002c00:	f7ff fc3e 	bl	8002480 <HAL_RCC_GetPCLK2Freq>
 8002c04:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c06:	68ba      	ldr	r2, [r7, #8]
 8002c08:	4613      	mov	r3, r2
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	4413      	add	r3, r2
 8002c0e:	009a      	lsls	r2, r3, #2
 8002c10:	441a      	add	r2, r3
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c1c:	4a4a      	ldr	r2, [pc, #296]	; (8002d48 <UART_SetConfig+0x1b0>)
 8002c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c22:	095b      	lsrs	r3, r3, #5
 8002c24:	0119      	lsls	r1, r3, #4
 8002c26:	68ba      	ldr	r2, [r7, #8]
 8002c28:	4613      	mov	r3, r2
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	4413      	add	r3, r2
 8002c2e:	009a      	lsls	r2, r3, #2
 8002c30:	441a      	add	r2, r3
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c3c:	4b42      	ldr	r3, [pc, #264]	; (8002d48 <UART_SetConfig+0x1b0>)
 8002c3e:	fba3 0302 	umull	r0, r3, r3, r2
 8002c42:	095b      	lsrs	r3, r3, #5
 8002c44:	2064      	movs	r0, #100	; 0x64
 8002c46:	fb00 f303 	mul.w	r3, r0, r3
 8002c4a:	1ad3      	subs	r3, r2, r3
 8002c4c:	011b      	lsls	r3, r3, #4
 8002c4e:	3332      	adds	r3, #50	; 0x32
 8002c50:	4a3d      	ldr	r2, [pc, #244]	; (8002d48 <UART_SetConfig+0x1b0>)
 8002c52:	fba2 2303 	umull	r2, r3, r2, r3
 8002c56:	095b      	lsrs	r3, r3, #5
 8002c58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c5c:	4419      	add	r1, r3
 8002c5e:	68ba      	ldr	r2, [r7, #8]
 8002c60:	4613      	mov	r3, r2
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	4413      	add	r3, r2
 8002c66:	009a      	lsls	r2, r3, #2
 8002c68:	441a      	add	r2, r3
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	009b      	lsls	r3, r3, #2
 8002c70:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c74:	4b34      	ldr	r3, [pc, #208]	; (8002d48 <UART_SetConfig+0x1b0>)
 8002c76:	fba3 0302 	umull	r0, r3, r3, r2
 8002c7a:	095b      	lsrs	r3, r3, #5
 8002c7c:	2064      	movs	r0, #100	; 0x64
 8002c7e:	fb00 f303 	mul.w	r3, r0, r3
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	011b      	lsls	r3, r3, #4
 8002c86:	3332      	adds	r3, #50	; 0x32
 8002c88:	4a2f      	ldr	r2, [pc, #188]	; (8002d48 <UART_SetConfig+0x1b0>)
 8002c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c8e:	095b      	lsrs	r3, r3, #5
 8002c90:	f003 020f 	and.w	r2, r3, #15
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	440a      	add	r2, r1
 8002c9a:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8002c9c:	e04d      	b.n	8002d3a <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8002c9e:	f7ff fbdb 	bl	8002458 <HAL_RCC_GetPCLK1Freq>
 8002ca2:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ca4:	68ba      	ldr	r2, [r7, #8]
 8002ca6:	4613      	mov	r3, r2
 8002ca8:	009b      	lsls	r3, r3, #2
 8002caa:	4413      	add	r3, r2
 8002cac:	009a      	lsls	r2, r3, #2
 8002cae:	441a      	add	r2, r3
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	009b      	lsls	r3, r3, #2
 8002cb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cba:	4a23      	ldr	r2, [pc, #140]	; (8002d48 <UART_SetConfig+0x1b0>)
 8002cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8002cc0:	095b      	lsrs	r3, r3, #5
 8002cc2:	0119      	lsls	r1, r3, #4
 8002cc4:	68ba      	ldr	r2, [r7, #8]
 8002cc6:	4613      	mov	r3, r2
 8002cc8:	009b      	lsls	r3, r3, #2
 8002cca:	4413      	add	r3, r2
 8002ccc:	009a      	lsls	r2, r3, #2
 8002cce:	441a      	add	r2, r3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	fbb2 f2f3 	udiv	r2, r2, r3
 8002cda:	4b1b      	ldr	r3, [pc, #108]	; (8002d48 <UART_SetConfig+0x1b0>)
 8002cdc:	fba3 0302 	umull	r0, r3, r3, r2
 8002ce0:	095b      	lsrs	r3, r3, #5
 8002ce2:	2064      	movs	r0, #100	; 0x64
 8002ce4:	fb00 f303 	mul.w	r3, r0, r3
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	011b      	lsls	r3, r3, #4
 8002cec:	3332      	adds	r3, #50	; 0x32
 8002cee:	4a16      	ldr	r2, [pc, #88]	; (8002d48 <UART_SetConfig+0x1b0>)
 8002cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8002cf4:	095b      	lsrs	r3, r3, #5
 8002cf6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002cfa:	4419      	add	r1, r3
 8002cfc:	68ba      	ldr	r2, [r7, #8]
 8002cfe:	4613      	mov	r3, r2
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	4413      	add	r3, r2
 8002d04:	009a      	lsls	r2, r3, #2
 8002d06:	441a      	add	r2, r3
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d12:	4b0d      	ldr	r3, [pc, #52]	; (8002d48 <UART_SetConfig+0x1b0>)
 8002d14:	fba3 0302 	umull	r0, r3, r3, r2
 8002d18:	095b      	lsrs	r3, r3, #5
 8002d1a:	2064      	movs	r0, #100	; 0x64
 8002d1c:	fb00 f303 	mul.w	r3, r0, r3
 8002d20:	1ad3      	subs	r3, r2, r3
 8002d22:	011b      	lsls	r3, r3, #4
 8002d24:	3332      	adds	r3, #50	; 0x32
 8002d26:	4a08      	ldr	r2, [pc, #32]	; (8002d48 <UART_SetConfig+0x1b0>)
 8002d28:	fba2 2303 	umull	r2, r3, r2, r3
 8002d2c:	095b      	lsrs	r3, r3, #5
 8002d2e:	f003 020f 	and.w	r2, r3, #15
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	440a      	add	r2, r1
 8002d38:	609a      	str	r2, [r3, #8]
}
 8002d3a:	bf00      	nop
 8002d3c:	3710      	adds	r7, #16
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	40013800 	.word	0x40013800
 8002d48:	51eb851f 	.word	0x51eb851f

08002d4c <__libc_init_array>:
 8002d4c:	b570      	push	{r4, r5, r6, lr}
 8002d4e:	2500      	movs	r5, #0
 8002d50:	4e0c      	ldr	r6, [pc, #48]	; (8002d84 <__libc_init_array+0x38>)
 8002d52:	4c0d      	ldr	r4, [pc, #52]	; (8002d88 <__libc_init_array+0x3c>)
 8002d54:	1ba4      	subs	r4, r4, r6
 8002d56:	10a4      	asrs	r4, r4, #2
 8002d58:	42a5      	cmp	r5, r4
 8002d5a:	d109      	bne.n	8002d70 <__libc_init_array+0x24>
 8002d5c:	f000 f822 	bl	8002da4 <_init>
 8002d60:	2500      	movs	r5, #0
 8002d62:	4e0a      	ldr	r6, [pc, #40]	; (8002d8c <__libc_init_array+0x40>)
 8002d64:	4c0a      	ldr	r4, [pc, #40]	; (8002d90 <__libc_init_array+0x44>)
 8002d66:	1ba4      	subs	r4, r4, r6
 8002d68:	10a4      	asrs	r4, r4, #2
 8002d6a:	42a5      	cmp	r5, r4
 8002d6c:	d105      	bne.n	8002d7a <__libc_init_array+0x2e>
 8002d6e:	bd70      	pop	{r4, r5, r6, pc}
 8002d70:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002d74:	4798      	blx	r3
 8002d76:	3501      	adds	r5, #1
 8002d78:	e7ee      	b.n	8002d58 <__libc_init_array+0xc>
 8002d7a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002d7e:	4798      	blx	r3
 8002d80:	3501      	adds	r5, #1
 8002d82:	e7f2      	b.n	8002d6a <__libc_init_array+0x1e>
 8002d84:	080030c8 	.word	0x080030c8
 8002d88:	080030c8 	.word	0x080030c8
 8002d8c:	080030c8 	.word	0x080030c8
 8002d90:	080030cc 	.word	0x080030cc

08002d94 <memset>:
 8002d94:	4603      	mov	r3, r0
 8002d96:	4402      	add	r2, r0
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d100      	bne.n	8002d9e <memset+0xa>
 8002d9c:	4770      	bx	lr
 8002d9e:	f803 1b01 	strb.w	r1, [r3], #1
 8002da2:	e7f9      	b.n	8002d98 <memset+0x4>

08002da4 <_init>:
 8002da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002da6:	bf00      	nop
 8002da8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002daa:	bc08      	pop	{r3}
 8002dac:	469e      	mov	lr, r3
 8002dae:	4770      	bx	lr

08002db0 <_fini>:
 8002db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002db2:	bf00      	nop
 8002db4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002db6:	bc08      	pop	{r3}
 8002db8:	469e      	mov	lr, r3
 8002dba:	4770      	bx	lr
