- {MinimumRequiredVersion: 4.35.0}
- navi33
- gfx1102
- [Device 73f0]
- AllowNoFreeDims: false
  AssignedDerivedParameters: true
  Batched: true
  ComplexConjugateA: false
  ComplexConjugateB: false
  ComputeDataType: 4
  ConvolutionConfig: []
  DataType: 4
  DestDataType: 4
  Fp16AltImpl: false
  HighPrecisionAccumulate: false
  Index0: 0
  Index01A: 0
  Index01B: 1
  Index1: 1
  IndexAssignmentsA: [0, 3, 2]
  IndexAssignmentsB: [1, 3, 2]
  IndexAssignmentsLD: [4, 5, 6, 7]
  IndexUnroll: 3
  IndexUnrollA: 1
  IndexUnrollB: 1
  IndicesBatch: [2]
  IndicesFree: [0, 1]
  IndicesSummation: [3]
  MirrorDimsA: []
  MirrorDimsB: []
  NumIndicesBatch: 1
  NumIndicesC: 3
  NumIndicesFree: 2
  NumIndicesLD: 4
  NumIndicesSummation: 1
  OperationType: GEMM
  SetConstStrideA: []
  SetConstStrideB: []
  SilentHighPrecisionAccumulate: false
  StridedBatched: true
  TLUA: true
  TLUB: true
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileAwareSelection: false
  TileB: 1
  TotalIndices: 4
  TransposeA: false
  TransposeB: true
  UseBeta: true
  UseInitialStridesAB: false
  UseInitialStridesCD: false
  ZeroPadA: []
  ZeroPadB: []
- - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 8192
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 0
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR0_SIA1_SU0_SUS0_SVW2_VW2_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 8192
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 1
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR0_SIA1_SU0_SUS0_SVW4_VW4_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 8192
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 2
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB0_GRVW4_PLR1_SIA1_SU0_SUS0_SVW2_VW2_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 8192
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 3
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB0_GRVW4_PLR1_SIA1_SU0_SUS0_SVW4_VW4_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 8192
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 4
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR1_SIA1_SU0_SUS0_SVW4_VW4_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 4096
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 2
    ScheduleLocalWrite: 1
    SolutionIndex: 5
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB1_GRVW4_PLR1_SIA2_SU0_SUS0_SVW2_VW2_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 4096
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 2
    ScheduleLocalWrite: 1
    SolutionIndex: 6
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB1_GRVW4_PLR1_SIA2_SU0_SUS0_SVW4_VW4_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 4096
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 2
    ScheduleLocalWrite: 1
    SolutionIndex: 7
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB1_GRVW8_PLR1_SIA2_SU0_SUS0_SVW2_VW2_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 4096
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 2
    ScheduleLocalWrite: 1
    SolutionIndex: 8
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB1_GRVW8_PLR1_SIA2_SU0_SUS0_SVW4_VW4_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 8192
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 9
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR0_SIA1_SU32_SUS256_SVW4_VW4_WGM1
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 4096
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 2
    ScheduleLocalWrite: 1
    SolutionIndex: 10
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB1_GRVW8_PLR1_SIA2_SU32_SUS256_SVW2_VW2_WGM1
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 4096
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 2
    ScheduleLocalWrite: 1
    SolutionIndex: 11
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB1_GRVW8_PLR1_SIA2_SU32_SUS256_SVW4_VW4_WGM1
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 8192
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 12
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR0_SIA1_SU0_SUS0_SVW2_VW2_WGM4
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 4
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 8192
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 13
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR0_SIA1_SU0_SUS0_SVW4_VW4_WGM4
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 4
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 8192
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 14
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR1_SIA1_SU0_SUS0_SVW2_VW2_WGM4
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 4
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 8192
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 15
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR1_SIA1_SU0_SUS0_SVW4_VW4_WGM4
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 4
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 4096
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 2
    ScheduleLocalWrite: 1
    SolutionIndex: 16
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB1_GRVW4_PLR1_SIA2_SU0_SUS0_SVW2_VW2_WGM4
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 4
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 4096
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 2
    ScheduleLocalWrite: 1
    SolutionIndex: 17
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB1_GRVW4_PLR1_SIA2_SU0_SUS0_SVW4_VW4_WGM4
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 4
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 4096
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 2
    ScheduleLocalWrite: 1
    SolutionIndex: 18
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB1_GRVW8_PLR1_SIA2_SU0_SUS0_SVW2_VW2_WGM4
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 4
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 4096
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 2
    ScheduleLocalWrite: 1
    SolutionIndex: 19
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB1_GRVW8_PLR1_SIA2_SU0_SUS0_SVW4_VW4_WGM4
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 4
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 8192
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 20
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR1_SIA3_SU0_SUS0_SVW4_VW4_WGM4
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 4
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 8192
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 21
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR0_SIA1_SU32_SUS256_SVW4_VW4_WGM4
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 4
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 4096
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 2
    ScheduleLocalWrite: 1
    SolutionIndex: 22
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB1_GRVW4_PLR1_SIA2_SU32_SUS256_SVW2_VW2_WGM4
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 4
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 4096
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 2
    ScheduleLocalWrite: 1
    SolutionIndex: 23
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB1_GRVW4_PLR1_SIA2_SU32_SUS256_SVW4_VW4_WGM4
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 4
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 4096
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 2
    ScheduleLocalWrite: 1
    SolutionIndex: 24
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB1_GRVW8_PLR1_SIA2_SU32_SUS256_SVW2_VW2_WGM4
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 4
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 4096
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 2
    ScheduleLocalWrite: 1
    SolutionIndex: 25
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB1_GRVW8_PLR1_SIA2_SU32_SUS256_SVW4_VW4_WGM4
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 4
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 8192
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 26
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB0_GRVW4_PLR0_SIA1_SU0_SUS0_SVW4_VW4_WGM8
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 8192
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 27
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR0_SIA1_SU0_SUS0_SVW4_VW4_WGM8
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 8192
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 28
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB0_GRVW4_PLR1_SIA1_SU0_SUS0_SVW4_VW4_WGM8
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 8192
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 29
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR1_SIA1_SU0_SUS0_SVW4_VW4_WGM8
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 4096
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 2
    ScheduleLocalWrite: 1
    SolutionIndex: 30
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB1_GRVW4_PLR1_SIA2_SU0_SUS0_SVW2_VW2_WGM8
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 4096
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 2
    ScheduleLocalWrite: 1
    SolutionIndex: 31
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB1_GRVW4_PLR1_SIA2_SU0_SUS0_SVW4_VW4_WGM8
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 4096
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 2
    ScheduleLocalWrite: 1
    SolutionIndex: 32
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB1_GRVW8_PLR1_SIA2_SU0_SUS0_SVW2_VW2_WGM8
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 4096
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 2
    ScheduleLocalWrite: 1
    SolutionIndex: 33
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB1_GRVW8_PLR1_SIA2_SU0_SUS0_SVW4_VW4_WGM8
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 8192
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 34
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR0_SIA3_SU0_SUS0_SVW4_VW4_WGM8
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 8192
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 35
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR1_SIA3_SU0_SUS0_SVW4_VW4_WGM8
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 8192
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 36
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR0_SIA1_SU32_SUS256_SVW4_VW4_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 8192
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 37
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR1_SIA1_SU32_SUS256_SVW4_VW4_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 4096
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 2
    ScheduleLocalWrite: 1
    SolutionIndex: 38
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB1_GRVW4_PLR1_SIA2_SU32_SUS256_SVW2_VW2_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 4096
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 2
    ScheduleLocalWrite: 1
    SolutionIndex: 39
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB1_GRVW4_PLR1_SIA2_SU32_SUS256_SVW4_VW4_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 4096
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 2
    ScheduleLocalWrite: 1
    SolutionIndex: 40
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB1_GRVW8_PLR1_SIA2_SU32_SUS256_SVW2_VW2_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 4096
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 2
    ScheduleLocalWrite: 1
    SolutionIndex: 41
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB1_GRVW8_PLR1_SIA2_SU32_SUS256_SVW4_VW4_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 8192
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 42
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR0_SIA3_SU32_SUS256_SVW4_VW4_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 8192
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 43
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x16_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR1_SIA3_SU32_SUS256_SVW4_VW4_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 16384
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 4096
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 44
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x32_MI16x16x16x1_SN_1LDSB0_GRVW4_PLR0_SIA1_SU0_SUS0_SVW4_VW4_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 16384
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 4096
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 45
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x32_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR0_SIA1_SU0_SUS0_SVW2_VW2_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 16384
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 4096
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 46
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x32_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR0_SIA1_SU0_SUS0_SVW4_VW4_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 16384
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 4096
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 47
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x32_MI16x16x16x1_SN_1LDSB0_GRVW4_PLR0_SIA1_SU32_SUS256_SVW4_VW4_WGM1
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 16384
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 4096
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 48
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x32_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR0_SIA1_SU32_SUS256_SVW2_VW2_WGM1
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 16384
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 4096
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 49
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x32_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR0_SIA1_SU32_SUS256_SVW4_VW4_WGM1
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 16384
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 4096
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 50
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x32_MI16x16x16x1_SN_1LDSB0_GRVW4_PLR0_SIA1_SU0_SUS0_SVW4_VW4_WGM4
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 4
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 16384
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 4096
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 51
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x32_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR0_SIA1_SU0_SUS0_SVW2_VW2_WGM4
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 4
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 16384
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 4096
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 52
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x32_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR0_SIA1_SU0_SUS0_SVW4_VW4_WGM4
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 4
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 16384
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 4096
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 53
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x32_MI16x16x16x1_SN_1LDSB0_GRVW4_PLR0_SIA1_SU32_SUS256_SVW2_VW2_WGM4
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 4
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 16384
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 4096
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 54
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x32_MI16x16x16x1_SN_1LDSB0_GRVW4_PLR0_SIA1_SU32_SUS256_SVW4_VW4_WGM4
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 4
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 16384
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 4096
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 55
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x32_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR0_SIA1_SU32_SUS256_SVW2_VW2_WGM4
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 4
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 16384
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 4096
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 56
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x32_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR0_SIA1_SU32_SUS256_SVW4_VW4_WGM4
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 4
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 16384
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 4096
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 57
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x32_MI16x16x16x1_SN_1LDSB0_GRVW4_PLR0_SIA1_SU0_SUS0_SVW2_VW2_WGM8
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 16384
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 4096
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 58
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x32_MI16x16x16x1_SN_1LDSB0_GRVW4_PLR0_SIA1_SU0_SUS0_SVW4_VW4_WGM8
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 16384
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 4096
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 59
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x32_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR0_SIA1_SU0_SUS0_SVW4_VW4_WGM8
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 16384
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 4096
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 60
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x32_MI16x16x16x1_SN_1LDSB0_GRVW4_PLR0_SIA1_SU32_SUS256_SVW4_VW4_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 16384
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 4096
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 61
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x32_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR0_SIA1_SU32_SUS256_SVW2_VW2_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [11, 0, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 16384
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 4096
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 4
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 1
    ScheduleLocalWrite: 1
    SolutionIndex: 62
    SolutionNameMin: Cijk_Ailk_Bjlk_HB_MT128x128x32_MI16x16x16x1_SN_1LDSB0_GRVW8_PLR0_SIA1_SU32_SUS256_SVW4_VW4_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: false
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWBforTLUandMI: false
- [2, 3, 0, 1]
- - - [64, 64, 1, 64, 96, 96, 96, 96]
    - [3, 34.9153]
  - - [64, 64, 1, 128, 96, 96, 160, 160]
    - [11, 58.2736]
  - - [64, 64, 1, 256, 96, 96, 288, 288]
    - [33, 98.8013]
  - - [64, 64, 1, 512, 96, 96, 544, 544]
    - [45, 152.299]
  - - [64, 64, 1, 1024, 96, 96, 1056, 1056]
    - [46, 214.598]
  - - [64, 64, 1, 2048, 96, 96, 2080, 2080]
    - [46, 271.239]
  - - [64, 64, 1, 4096, 96, 96, 4128, 4128]
    - [45, 301.196]
  - - [64, 128, 1, 64, 96, 96, 96, 128]
    - [9, 61.71]
  - - [64, 128, 1, 128, 96, 96, 160, 160]
    - [29, 112.412]
  - - [64, 128, 1, 256, 96, 96, 288, 288]
    - [11, 191.381]
  - - [64, 128, 1, 512, 96, 96, 544, 544]
    - [46, 298.633]
  - - [64, 128, 1, 1024, 96, 96, 1056, 1056]
    - [51, 426.641]
  - - [64, 128, 1, 2048, 96, 96, 2080, 2080]
    - [61, 540.086]
  - - [64, 128, 1, 4096, 96, 96, 4128, 4128]
    - [46, 602.122]
  - - [64, 256, 1, 64, 96, 96, 96, 256]
    - [29, 149.2]
  - - [64, 256, 1, 128, 96, 96, 160, 256]
    - [32, 268.212]
  - - [64, 256, 1, 256, 96, 96, 288, 288]
    - [46, 448.829]
  - - [64, 256, 1, 512, 96, 96, 544, 544]
    - [46, 665.763]
  - - [64, 256, 1, 1024, 96, 96, 1056, 1056]
    - [45, 922.18]
  - - [64, 256, 1, 2048, 96, 96, 2080, 2080]
    - [56, 1138.1]
  - - [64, 256, 1, 4096, 96, 96, 4128, 4128]
    - [46, 1240.21]
  - - [64, 512, 1, 64, 96, 96, 96, 512]
    - [23, 329.223]
  - - [64, 512, 1, 128, 96, 96, 160, 512]
    - [46, 581.573]
  - - [64, 512, 1, 256, 96, 96, 288, 512]
    - [45, 963.322]
  - - [64, 512, 1, 512, 96, 96, 544, 544]
    - [52, 1406.19]
  - - [64, 512, 1, 1024, 96, 96, 1056, 1056]
    - [46, 1925.32]
  - - [64, 512, 1, 2048, 96, 96, 2080, 2080]
    - [61, 2332.03]
  - - [64, 512, 1, 4096, 96, 96, 4128, 4128]
    - [52, 2525.07]
  - - [64, 1024, 1, 64, 96, 96, 96, 1024]
    - [46, 644.385]
  - - [64, 1024, 1, 128, 96, 96, 160, 1024]
    - [45, 1150.23]
  - - [64, 1024, 1, 256, 96, 96, 288, 1024]
    - [59, 1932.87]
  - - [64, 1024, 1, 512, 96, 96, 544, 1024]
    - [60, 2905.15]
  - - [64, 1024, 1, 1024, 96, 96, 1056, 1056]
    - [59, 3908.95]
  - - [64, 1024, 1, 2048, 96, 96, 2080, 2080]
    - [59, 4710.06]
  - - [64, 1024, 1, 4096, 96, 96, 4128, 4128]
    - [51, 5090.37]
  - - [64, 2048, 1, 64, 96, 96, 96, 2048]
    - [16, 1293.74]
  - - [64, 2048, 1, 128, 96, 96, 160, 2048]
    - [55, 2312.82]
  - - [64, 2048, 1, 256, 96, 96, 288, 2048]
    - [53, 3847.1]
  - - [64, 2048, 1, 512, 96, 96, 544, 2048]
    - [57, 5772.31]
  - - [64, 2048, 1, 1024, 96, 96, 1056, 2048]
    - [60, 7770.84]
  - - [64, 2048, 1, 2048, 96, 96, 2080, 2080]
    - [55, 9587.67]
  - - [64, 2048, 1, 4096, 96, 96, 4128, 4128]
    - [0, 8013.37]
  - - [64, 4096, 1, 64, 96, 96, 96, 4096]
    - [24, 2399.14]
  - - [64, 4096, 1, 128, 96, 96, 160, 4096]
    - [18, 4148.16]
  - - [64, 4096, 1, 256, 96, 96, 288, 4096]
    - [40, 6804.79]
  - - [64, 4096, 1, 512, 96, 96, 544, 4096]
    - [18, 10149.6]
  - - [64, 4096, 1, 1024, 96, 96, 1056, 4096]
    - [5, 13540.3]
  - - [64, 4096, 1, 2048, 96, 96, 2080, 4096]
    - [32, 16308.4]
  - - [64, 4096, 1, 4096, 96, 96, 4128, 4128]
    - [10, 17122.4]
  - - [128, 64, 1, 64, 160, 160, 128, 96]
    - [9, 70.167]
  - - [128, 64, 1, 128, 160, 160, 160, 160]
    - [15, 121.857]
  - - [128, 64, 1, 256, 160, 160, 288, 288]
    - [8, 197.882]
  - - [128, 64, 1, 512, 160, 160, 544, 544]
    - [8, 303.913]
  - - [128, 64, 1, 1024, 160, 160, 1056, 1056]
    - [55, 424.934]
  - - [128, 64, 1, 2048, 160, 160, 2080, 2080]
    - [51, 539.305]
  - - [128, 64, 1, 4096, 160, 160, 4128, 4128]
    - [55, 604.454]
  - - [128, 128, 1, 64, 160, 160, 128, 128]
    - [27, 168.392]
  - - [128, 128, 1, 128, 160, 160, 160, 160]
    - [1, 289.183]
  - - [128, 128, 1, 256, 160, 160, 288, 288]
    - [19, 474.576]
  - - [128, 128, 1, 512, 160, 160, 544, 544]
    - [52, 700.57]
  - - [128, 128, 1, 1024, 160, 160, 1056, 1056]
    - [52, 957.057]
  - - [128, 128, 1, 2048, 160, 160, 2080, 2080]
    - [48, 1167.11]
  - - [128, 128, 1, 4096, 160, 160, 4128, 4128]
    - [62, 1248.14]
  - - [128, 256, 1, 64, 160, 160, 128, 256]
    - [62, 366.635]
  - - [128, 256, 1, 128, 160, 160, 160, 256]
    - [8, 653.726]
  - - [128, 256, 1, 256, 160, 160, 288, 288]
    - [59, 1055.57]
  - - [128, 256, 1, 512, 160, 160, 544, 544]
    - [52, 1546.0]
  - - [128, 256, 1, 1024, 160, 160, 1056, 1056]
    - [46, 2044.51]
  - - [128, 256, 1, 2048, 160, 160, 2080, 2080]
    - [45, 2397.95]
  - - [128, 256, 1, 4096, 160, 160, 4128, 4128]
    - [59, 2538.78]
  - - [128, 512, 1, 64, 160, 160, 128, 512]
    - [62, 776.867]
  - - [128, 512, 1, 128, 160, 160, 160, 512]
    - [56, 1360.69]
  - - [128, 512, 1, 256, 160, 160, 288, 512]
    - [46, 2213.94]
  - - [128, 512, 1, 512, 160, 160, 544, 544]
    - [49, 3190.8]
  - - [128, 512, 1, 1024, 160, 160, 1056, 1056]
    - [52, 4095.25]
  - - [128, 512, 1, 2048, 160, 160, 2080, 2080]
    - [61, 4822.78]
  - - [128, 512, 1, 4096, 160, 160, 4128, 4128]
    - [56, 5149.25]
  - - [128, 1024, 1, 64, 160, 160, 128, 1024]
    - [33, 1599.96]
  - - [128, 1024, 1, 128, 160, 160, 160, 1024]
    - [46, 2781.37]
  - - [128, 1024, 1, 256, 160, 160, 288, 1024]
    - [11, 4393.67]
  - - [128, 1024, 1, 512, 160, 160, 544, 1024]
    - [44, 6307.83]
  - - [128, 1024, 1, 1024, 160, 160, 1056, 1056]
    - [59, 8252.44]
  - - [128, 1024, 1, 2048, 160, 160, 2080, 2080]
    - [58, 9670.92]
  - - [128, 1024, 1, 4096, 160, 160, 4128, 4128]
    - [59, 10377.1]
  - - [128, 2048, 1, 64, 160, 160, 128, 2048]
    - [59, 2794.81]
  - - [128, 2048, 1, 128, 160, 160, 160, 2048]
    - [52, 4949.03]
  - - [128, 2048, 1, 256, 160, 160, 288, 2048]
    - [59, 8096.18]
  - - [128, 2048, 1, 512, 160, 160, 544, 2048]
    - [50, 11933.7]
  - - [128, 2048, 1, 1024, 160, 160, 1056, 2048]
    - [47, 15958.4]
  - - [128, 2048, 1, 2048, 160, 160, 2080, 2080]
    - [58, 19716.9]
  - - [128, 2048, 1, 4096, 160, 160, 4128, 4128]
    - [47, 18578.1]
  - - [128, 4096, 1, 64, 160, 160, 128, 4096]
    - [25, 5083.23]
  - - [128, 4096, 1, 128, 160, 160, 160, 4096]
    - [19, 8912.2]
  - - [128, 4096, 1, 256, 160, 160, 288, 4096]
    - [8, 14500.7]
  - - [128, 4096, 1, 512, 160, 160, 544, 4096]
    - [30, 21445.7]
  - - [128, 4096, 1, 1024, 160, 160, 1056, 4096]
    - [11, 28067.3]
  - - [128, 4096, 1, 2048, 160, 160, 2080, 4096]
    - [24, 32858.3]
  - - [128, 4096, 1, 4096, 160, 160, 4128, 4128]
    - [33, 33553.4]
  - - [256, 64, 1, 64, 288, 288, 256, 96]
    - [29, 157.728]
  - - [256, 64, 1, 128, 288, 288, 256, 160]
    - [15, 274.892]
  - - [256, 64, 1, 256, 288, 288, 288, 288]
    - [46, 431.027]
  - - [256, 64, 1, 512, 288, 288, 544, 544]
    - [49, 661.562]
  - - [256, 64, 1, 1024, 288, 288, 1056, 1056]
    - [46, 920.914]
  - - [256, 64, 1, 2048, 288, 288, 2080, 2080]
    - [61, 1146.42]
  - - [256, 64, 1, 4096, 288, 288, 4128, 4128]
    - [46, 1233.98]
  - - [256, 128, 1, 64, 288, 288, 256, 128]
    - [19, 365.485]
  - - [256, 128, 1, 128, 288, 288, 256, 160]
    - [11, 653.522]
  - - [256, 128, 1, 256, 288, 288, 288, 288]
    - [59, 1058.5]
  - - [256, 128, 1, 512, 288, 288, 544, 544]
    - [46, 1543.3]
  - - [256, 128, 1, 1024, 288, 288, 1056, 1056]
    - [46, 2041.28]
  - - [256, 128, 1, 2048, 288, 288, 2080, 2080]
    - [59, 2387.62]
  - - [256, 128, 1, 4096, 288, 288, 4128, 4128]
    - [59, 2536.38]
  - - [256, 256, 1, 64, 288, 288, 256, 256]
    - [33, 787.663]
  - - [256, 256, 1, 128, 288, 288, 256, 256]
    - [4, 1365.57]
  - - [256, 256, 1, 256, 288, 288, 288, 288]
    - [52, 2210.15]
  - - [256, 256, 1, 512, 288, 288, 544, 544]
    - [59, 3105.76]
  - - [256, 256, 1, 1024, 288, 288, 1056, 1056]
    - [52, 4094.0]
  - - [256, 256, 1, 2048, 288, 288, 2080, 2080]
    - [56, 4833.37]
  - - [256, 256, 1, 4096, 288, 288, 4128, 4128]
    - [52, 5127.12]
  - - [256, 512, 1, 64, 288, 288, 256, 512]
    - [11, 1600.88]
  - - [256, 512, 1, 128, 288, 288, 256, 512]
    - [59, 2655.04]
  - - [256, 512, 1, 256, 288, 288, 288, 512]
    - [46, 4520.35]
  - - [256, 512, 1, 512, 288, 288, 544, 544]
    - [59, 6483.34]
  - - [256, 512, 1, 1024, 288, 288, 1056, 1056]
    - [59, 8388.61]
  - - [256, 512, 1, 2048, 288, 288, 2080, 2080]
    - [54, 9743.58]
  - - [256, 512, 1, 4096, 288, 288, 4128, 4128]
    - [59, 10426.1]
  - - [256, 1024, 1, 64, 288, 288, 256, 1024]
    - [46, 2973.1]
  - - [256, 1024, 1, 128, 288, 288, 256, 1024]
    - [59, 5197.4]
  - - [256, 1024, 1, 256, 288, 288, 288, 1024]
    - [46, 8447.77]
  - - [256, 1024, 1, 512, 288, 288, 544, 1024]
    - [44, 12321.5]
  - - [256, 1024, 1, 1024, 288, 288, 1056, 1056]
    - [59, 16261.9]
  - - [256, 1024, 1, 2048, 288, 288, 2080, 2080]
    - [49, 19341.1]
  - - [256, 1024, 1, 4096, 288, 288, 4128, 4128]
    - [46, 15925.5]
  - - [256, 2048, 1, 64, 288, 288, 256, 2048]
    - [31, 5006.65]
  - - [256, 2048, 1, 128, 288, 288, 256, 2048]
    - [31, 8861.6]
  - - [256, 2048, 1, 256, 288, 288, 288, 2048]
    - [19, 14450.7]
  - - [256, 2048, 1, 512, 288, 288, 544, 2048]
    - [19, 21171.7]
  - - [256, 2048, 1, 1024, 288, 288, 1056, 2048]
    - [11, 27292.5]
  - - [256, 2048, 1, 2048, 288, 288, 2080, 2080]
    - [8, 32448.2]
  - - [256, 2048, 1, 4096, 288, 288, 4128, 4128]
    - [19, 34710.7]
  - - [256, 4096, 1, 64, 288, 288, 256, 4096]
    - [46, 8869.79]
  - - [256, 4096, 1, 128, 288, 288, 256, 4096]
    - [59, 14643.0]
  - - [256, 4096, 1, 256, 288, 288, 288, 4096]
    - [25, 23511.9]
  - - [256, 4096, 1, 512, 288, 288, 544, 4096]
    - [25, 30297.5]
  - - [256, 4096, 1, 1024, 288, 288, 1056, 4096]
    - [7, 35413.7]
  - - [256, 4096, 1, 2048, 288, 288, 2080, 4096]
    - [7, 37152.4]
  - - [256, 4096, 1, 4096, 288, 288, 4128, 4128]
    - [11, 39461.3]
  - - [384, 64, 1, 64, 416, 416, 384, 96]
    - [27, 244.006]
  - - [384, 64, 1, 128, 416, 416, 384, 160]
    - [8, 399.865]
  - - [384, 64, 1, 256, 416, 416, 384, 288]
    - [59, 690.762]
  - - [384, 64, 1, 512, 416, 416, 544, 544]
    - [46, 1051.91]
  - - [384, 64, 1, 1024, 416, 416, 1056, 1056]
    - [59, 1401.06]
  - - [384, 64, 1, 2048, 416, 416, 2080, 2080]
    - [59, 1707.84]
  - - [384, 64, 1, 4096, 416, 416, 4128, 4128]
    - [60, 1858.73]
  - - [384, 128, 1, 64, 416, 416, 384, 128]
    - [8, 557.756]
  - - [384, 128, 1, 128, 416, 416, 384, 160]
    - [11, 999.278]
  - - [384, 128, 1, 256, 416, 416, 384, 288]
    - [59, 1553.64]
  - - [384, 128, 1, 512, 416, 416, 544, 544]
    - [46, 2289.47]
  - - [384, 128, 1, 1024, 416, 416, 1056, 1056]
    - [59, 3020.93]
  - - [384, 128, 1, 2048, 416, 416, 2080, 2080]
    - [52, 3573.55]
  - - [384, 128, 1, 4096, 416, 416, 4128, 4128]
    - [50, 3783.91]
  - - [384, 256, 1, 64, 416, 416, 384, 256]
    - [33, 1127.91]
  - - [384, 256, 1, 128, 416, 416, 384, 256]
    - [56, 1963.63]
  - - [384, 256, 1, 256, 416, 416, 384, 288]
    - [46, 3210.75]
  - - [384, 256, 1, 512, 416, 416, 544, 544]
    - [46, 4681.59]
  - - [384, 256, 1, 1024, 416, 416, 1056, 1056]
    - [46, 6143.62]
  - - [384, 256, 1, 2048, 416, 416, 2080, 2080]
    - [50, 7282.05]
  - - [384, 256, 1, 4096, 416, 416, 4128, 4128]
    - [44, 7603.12]
  - - [384, 512, 1, 64, 416, 416, 384, 512]
    - [8, 2291.13]
  - - [384, 512, 1, 128, 416, 416, 384, 512]
    - [59, 3987.63]
  - - [384, 512, 1, 256, 416, 416, 384, 512]
    - [49, 6472.69]
  - - [384, 512, 1, 512, 416, 416, 544, 544]
    - [52, 9422.76]
  - - [384, 512, 1, 1024, 416, 416, 1056, 1056]
    - [59, 12321.1]
  - - [384, 512, 1, 2048, 416, 416, 2080, 2080]
    - [49, 14284.6]
  - - [384, 512, 1, 4096, 416, 416, 4128, 4128]
    - [62, 15235.6]
  - - [384, 1024, 1, 64, 416, 416, 384, 1024]
    - [31, 3940.16]
  - - [384, 1024, 1, 128, 416, 416, 384, 1024]
    - [33, 6951.91]
  - - [384, 1024, 1, 256, 416, 416, 384, 1024]
    - [11, 11229.7]
  - - [384, 1024, 1, 512, 416, 416, 544, 1024]
    - [8, 15833.8]
  - - [384, 1024, 1, 1024, 416, 416, 1056, 1056]
    - [41, 20747.9]
  - - [384, 1024, 1, 2048, 416, 416, 2080, 2080]
    - [40, 24599.3]
  - - [384, 1024, 1, 4096, 416, 416, 4128, 4128]
    - [11, 26273.9]
  - - [384, 2048, 1, 64, 416, 416, 384, 2048]
    - [59, 6458.57]
  - - [384, 2048, 1, 128, 416, 416, 384, 2048]
    - [36, 11091.2]
  - - [384, 2048, 1, 256, 416, 416, 384, 2048]
    - [59, 18470.3]
  - - [384, 2048, 1, 512, 416, 416, 544, 2048]
    - [31, 25392.8]
  - - [384, 2048, 1, 1024, 416, 416, 1056, 2048]
    - [41, 31675.0]
  - - [384, 2048, 1, 2048, 416, 416, 2080, 2080]
    - [8, 34049.6]
  - - [384, 2048, 1, 4096, 416, 416, 4128, 4128]
    - [41, 37367.5]
  - - [384, 4096, 1, 64, 416, 416, 384, 4096]
    - [42, 12273.1]
  - - [384, 4096, 1, 128, 416, 416, 384, 4096]
    - [59, 19450.0]
  - - [384, 4096, 1, 256, 416, 416, 384, 4096]
    - [59, 26313.8]
  - - [384, 4096, 1, 512, 416, 416, 544, 4096]
    - [52, 31963.0]
  - - [384, 4096, 1, 1024, 416, 416, 1056, 4096]
    - [46, 33835.0]
  - - [384, 4096, 1, 2048, 416, 416, 2080, 4096]
    - [46, 36773.3]
  - - [384, 4096, 1, 4096, 416, 416, 4128, 4128]
    - [48, 36908.1]
  - - [768, 64, 1, 64, 800, 800, 768, 96]
    - [2, 535.717]
  - - [768, 64, 1, 128, 800, 800, 768, 160]
    - [12, 918.863]
  - - [768, 64, 1, 256, 800, 800, 768, 288]
    - [45, 1455.34]
  - - [768, 64, 1, 512, 800, 800, 768, 544]
    - [55, 2118.34]
  - - [768, 64, 1, 1024, 800, 800, 1056, 1056]
    - [45, 2845.37]
  - - [768, 64, 1, 2048, 800, 800, 2080, 2080]
    - [58, 3419.04]
  - - [768, 64, 1, 4096, 800, 800, 4128, 4128]
    - [51, 3699.5]
  - - [768, 128, 1, 64, 800, 800, 768, 128]
    - [33, 1096.65]
  - - [768, 128, 1, 128, 800, 800, 768, 160]
    - [33, 1963.63]
  - - [768, 128, 1, 256, 800, 800, 768, 288]
    - [59, 3191.2]
  - - [768, 128, 1, 512, 800, 800, 768, 544]
    - [46, 4675.07]
  - - [768, 128, 1, 1024, 800, 800, 1056, 1056]
    - [46, 6065.16]
  - - [768, 128, 1, 2048, 800, 800, 2080, 2080]
    - [59, 7186.65]
  - - [768, 128, 1, 4096, 800, 800, 4128, 4128]
    - [59, 7484.55]
  - - [768, 256, 1, 64, 800, 800, 768, 256]
    - [6, 2168.72]
  - - [768, 256, 1, 128, 800, 800, 768, 256]
    - [49, 3992.04]
  - - [768, 256, 1, 256, 800, 800, 768, 288]
    - [59, 6497.76]
  - - [768, 256, 1, 512, 800, 800, 768, 544]
    - [59, 9469.76]
  - - [768, 256, 1, 1024, 800, 800, 1056, 1056]
    - [45, 12084.4]
  - - [768, 256, 1, 2048, 800, 800, 2080, 2080]
    - [51, 14038.5]
  - - [768, 256, 1, 4096, 800, 800, 4128, 4128]
    - [62, 15070.8]
  - - [768, 512, 1, 64, 800, 800, 768, 512]
    - [33, 3800.34]
  - - [768, 512, 1, 128, 800, 800, 768, 512]
    - [31, 6970.18]
  - - [768, 512, 1, 256, 800, 800, 768, 512]
    - [33, 11278.8]
  - - [768, 512, 1, 512, 800, 800, 768, 544]
    - [8, 16259.7]
  - - [768, 512, 1, 1024, 800, 800, 1056, 1056]
    - [19, 20658.4]
  - - [768, 512, 1, 2048, 800, 800, 2080, 2080]
    - [11, 24612.1]
  - - [768, 512, 1, 4096, 800, 800, 4128, 4128]
    - [41, 26264.9]
  - - [768, 1024, 1, 64, 800, 800, 768, 1024]
    - [36, 6458.57]
  - - [768, 1024, 1, 128, 800, 800, 768, 1024]
    - [21, 11061.9]
  - - [768, 1024, 1, 256, 800, 800, 768, 1024]
    - [59, 18391.0]
  - - [768, 1024, 1, 512, 800, 800, 768, 1024]
    - [41, 25383.2]
  - - [768, 1024, 1, 1024, 800, 800, 1056, 1056]
    - [41, 31530.0]
  - - [768, 1024, 1, 2048, 800, 800, 2080, 2080]
    - [11, 34229.0]
  - - [768, 1024, 1, 4096, 800, 800, 4128, 4128]
    - [11, 37142.6]
  - - [768, 2048, 1, 64, 800, 800, 768, 2048]
    - [29, 12690.8]
  - - [768, 2048, 1, 128, 800, 800, 768, 2048]
    - [27, 19917.5]
  - - [768, 2048, 1, 256, 800, 800, 768, 2048]
    - [29, 26832.9]
  - - [768, 2048, 1, 512, 800, 800, 768, 2048]
    - [15, 32077.6]
  - - [768, 2048, 1, 1024, 800, 800, 1056, 2048]
    - [59, 34264.7]
  - - [768, 2048, 1, 2048, 800, 800, 2080, 2080]
    - [59, 37386.6]
  - - [768, 2048, 1, 4096, 800, 800, 4128, 4128]
    - [52, 37998.9]
  - - [768, 4096, 1, 64, 800, 800, 768, 4096]
    - [27, 18155.5]
  - - [768, 4096, 1, 128, 800, 800, 768, 4096]
    - [29, 25552.3]
  - - [768, 4096, 1, 256, 800, 800, 768, 4096]
    - [59, 31741.2]
  - - [768, 4096, 1, 512, 800, 800, 768, 4096]
    - [59, 34249.4]
  - - [768, 4096, 1, 1024, 800, 800, 1056, 4096]
    - [41, 37706.9]
  - - [768, 4096, 1, 2048, 800, 800, 2080, 4096]
    - [11, 39802.2]
  - - [768, 4096, 1, 4096, 800, 800, 4128, 4128]
    - [6, 40179.8]
  - - [1536, 64, 1, 64, 1568, 1568, 1536, 96]
    - [14, 1081.01]
  - - [1536, 64, 1, 128, 1568, 1568, 1536, 160]
    - [12, 1851.79]
  - - [1536, 64, 1, 256, 1568, 1568, 1536, 288]
    - [45, 2932.4]
  - - [1536, 64, 1, 512, 1568, 1568, 1536, 544]
    - [61, 4234.18]
  - - [1536, 64, 1, 1024, 1568, 1568, 1536, 1056]
    - [51, 5783.58]
  - - [1536, 64, 1, 2048, 1568, 1568, 2080, 2080]
    - [62, 6876.85]
  - - [1536, 64, 1, 4096, 1568, 1568, 4128, 4128]
    - [53, 6858.93]
  - - [1536, 128, 1, 64, 1568, 1568, 1536, 128]
    - [19, 2272.1]
  - - [1536, 128, 1, 128, 1568, 1568, 1536, 160]
    - [33, 3979.42]
  - - [1536, 128, 1, 256, 1568, 1568, 1536, 288]
    - [59, 6451.14]
  - - [1536, 128, 1, 512, 1568, 1568, 1536, 544]
    - [44, 9027.29]
  - - [1536, 128, 1, 1024, 1568, 1568, 1536, 1056]
    - [45, 11830.9]
  - - [1536, 128, 1, 2048, 1568, 1568, 2080, 2080]
    - [46, 14157.5]
  - - [1536, 128, 1, 4096, 1568, 1568, 4128, 4128]
    - [33, 13835.5]
  - - [1536, 256, 1, 64, 1568, 1568, 1536, 256]
    - [31, 3762.28]
  - - [1536, 256, 1, 128, 1568, 1568, 1536, 256]
    - [62, 6763.21]
  - - [1536, 256, 1, 256, 1568, 1568, 1536, 288]
    - [19, 11234.7]
  - - [1536, 256, 1, 512, 1568, 1568, 1536, 544]
    - [33, 16220.3]
  - - [1536, 256, 1, 1024, 1568, 1568, 1536, 1056]
    - [18, 21014.2]
  - - [1536, 256, 1, 2048, 1568, 1568, 2080, 2080]
    - [41, 24846.7]
  - - [1536, 256, 1, 4096, 1568, 1568, 4128, 4128]
    - [8, 26163.3]
  - - [1536, 512, 1, 64, 1568, 1568, 1536, 512]
    - [26, 6484.37]
  - - [1536, 512, 1, 128, 1568, 1568, 1536, 512]
    - [59, 11439.0]
  - - [1536, 512, 1, 256, 1568, 1568, 1536, 512]
    - [56, 18857.9]
  - - [1536, 512, 1, 512, 1568, 1568, 1536, 544]
    - [41, 26962.2]
  - - [1536, 512, 1, 1024, 1568, 1568, 1536, 1056]
    - [19, 31979.5]
  - - [1536, 512, 1, 2048, 1568, 1568, 2080, 2080]
    - [25, 34351.7]
  - - [1536, 512, 1, 4096, 1568, 1568, 4128, 4128]
    - [11, 37319.0]
  - - [1536, 1024, 1, 64, 1568, 1568, 1536, 1024]
    - [27, 12532.8]
  - - [1536, 1024, 1, 128, 1568, 1568, 1536, 1024]
    - [62, 20006.6]
  - - [1536, 1024, 1, 256, 1568, 1568, 1536, 1024]
    - [28, 27122.0]
  - - [1536, 1024, 1, 512, 1568, 1568, 1536, 1024]
    - [27, 32482.5]
  - - [1536, 1024, 1, 1024, 1568, 1568, 1536, 1056]
    - [62, 34321.7]
  - - [1536, 1024, 1, 2048, 1568, 1568, 2080, 2080]
    - [59, 37290.1]
  - - [1536, 1024, 1, 4096, 1568, 1568, 4128, 4128]
    - [50, 37953.3]
  - - [1536, 2048, 1, 64, 1568, 1568, 1536, 2048]
    - [62, 17898.9]
  - - [1536, 2048, 1, 128, 1568, 1568, 1536, 2048]
    - [29, 25610.8]
  - - [1536, 2048, 1, 256, 1568, 1568, 1536, 2048]
    - [27, 31815.2]
  - - [1536, 2048, 1, 512, 1568, 1568, 1536, 2048]
    - [59, 34524.0]
  - - [1536, 2048, 1, 1024, 1568, 1568, 1536, 2048]
    - [8, 37561.0]
  - - [1536, 2048, 1, 2048, 1568, 1568, 2080, 2080]
    - [11, 39738.6]
  - - [1536, 2048, 1, 4096, 1568, 1568, 4128, 4128]
    - [41, 40287.8]
  - - [1536, 4096, 1, 64, 1568, 1568, 1536, 4096]
    - [34, 22070.4]
  - - [1536, 4096, 1, 128, 1568, 1568, 1536, 4096]
    - [37, 29375.8]
  - - [1536, 4096, 1, 256, 1568, 1568, 1536, 4096]
    - [59, 33306.1]
  - - [1536, 4096, 1, 512, 1568, 1568, 1536, 4096]
    - [59, 37297.4]
  - - [1536, 4096, 1, 1024, 1568, 1568, 1536, 4096]
    - [62, 39605.9]
  - - [1536, 4096, 1, 2048, 1568, 1568, 2080, 4096]
    - [59, 40255.3]
  - - [1536, 4096, 1, 4096, 1568, 1568, 4128, 4128]
    - [52, 40215.5]
  - - [3072, 64, 1, 64, 3104, 3104, 3072, 96]
    - [7, 1872.46]
  - - [3072, 64, 1, 128, 3104, 3104, 3072, 160]
    - [32, 3337.65]
  - - [3072, 64, 1, 256, 3104, 3104, 3072, 288]
    - [16, 5451.87]
  - - [3072, 64, 1, 512, 3104, 3104, 3072, 544]
    - [7, 7943.76]
  - - [3072, 64, 1, 1024, 3104, 3104, 3072, 1056]
    - [30, 10278.1]
  - - [3072, 64, 1, 2048, 3104, 3104, 3072, 2080]
    - [30, 12300.4]
  - - [3072, 64, 1, 4096, 3104, 3104, 4128, 4128]
    - [30, 13004.6]
  - - [3072, 128, 1, 64, 3104, 3104, 3072, 128]
    - [1, 4681.16]
  - - [3072, 128, 1, 128, 3104, 3104, 3072, 160]
    - [33, 7596.14]
  - - [3072, 128, 1, 256, 3104, 3104, 3072, 288]
    - [11, 12038.3]
  - - [3072, 128, 1, 512, 3104, 3104, 3072, 544]
    - [8, 17121.1]
  - - [3072, 128, 1, 1024, 3104, 3104, 3072, 1056]
    - [7, 21645.7]
  - - [3072, 128, 1, 2048, 3104, 3104, 3072, 2080]
    - [18, 24801.6]
  - - [3072, 128, 1, 4096, 3104, 3104, 4128, 4128]
    - [25, 26489.9]
  - - [3072, 256, 1, 64, 3104, 3104, 3072, 256]
    - [56, 7951.29]
  - - [3072, 256, 1, 128, 3104, 3104, 3072, 256]
    - [31, 13061.3]
  - - [3072, 256, 1, 256, 3104, 3104, 3072, 288]
    - [31, 19438.7]
  - - [3072, 256, 1, 512, 3104, 3104, 3072, 544]
    - [11, 26281.2]
  - - [3072, 256, 1, 1024, 3104, 3104, 3072, 1056]
    - [41, 31973.1]
  - - [3072, 256, 1, 2048, 3104, 3104, 3072, 2080]
    - [11, 34560.3]
  - - [3072, 256, 1, 4096, 3104, 3104, 4128, 4128]
    - [41, 37295.3]
  - - [3072, 512, 1, 64, 3104, 3104, 3072, 512]
    - [15, 12526.5]
  - - [3072, 512, 1, 128, 3104, 3104, 3072, 512]
    - [36, 19512.2]
  - - [3072, 512, 1, 256, 3104, 3104, 3072, 512]
    - [27, 26250.3]
  - - [3072, 512, 1, 512, 3104, 3104, 3072, 544]
    - [62, 31807.7]
  - - [3072, 512, 1, 1024, 3104, 3104, 3072, 1056]
    - [52, 34137.6]
  - - [3072, 512, 1, 2048, 3104, 3104, 3072, 2080]
    - [56, 37148.2]
  - - [3072, 512, 1, 4096, 3104, 3104, 4128, 4128]
    - [59, 37135.7]
  - - [3072, 1024, 1, 64, 3104, 3104, 3072, 1024]
    - [35, 18067.5]
  - - [3072, 1024, 1, 128, 3104, 3104, 3072, 1024]
    - [36, 25568.6]
  - - [3072, 1024, 1, 256, 3104, 3104, 3072, 1024]
    - [27, 31411.9]
  - - [3072, 1024, 1, 512, 3104, 3104, 3072, 1024]
    - [59, 34285.2]
  - - [3072, 1024, 1, 1024, 3104, 3104, 3072, 1056]
    - [41, 37824.7]
  - - [3072, 1024, 1, 2048, 3104, 3104, 3072, 2080]
    - [25, 39731.2]
  - - [3072, 1024, 1, 4096, 3104, 3104, 4128, 4128]
    - [41, 40255.9]
  - - [3072, 2048, 1, 64, 3104, 3104, 3072, 2048]
    - [20, 21989.7]
  - - [3072, 2048, 1, 128, 3104, 3104, 3072, 2048]
    - [59, 29567.8]
  - - [3072, 2048, 1, 256, 3104, 3104, 3072, 2048]
    - [15, 33288.8]
  - - [3072, 2048, 1, 512, 3104, 3104, 3072, 2048]
    - [59, 37445.3]
  - - [3072, 2048, 1, 1024, 3104, 3104, 3072, 2048]
    - [62, 39627.4]
  - - [3072, 2048, 1, 2048, 3104, 3104, 3072, 2080]
    - [59, 40289.4]
  - - [3072, 2048, 1, 4096, 3104, 3104, 4128, 4128]
    - [38, 40195.0]
  - - [3072, 4096, 1, 64, 3104, 3104, 3072, 4096]
    - [43, 25429.7]
  - - [3072, 4096, 1, 128, 3104, 3104, 3072, 4096]
    - [29, 31016.9]
  - - [3072, 4096, 1, 256, 3104, 3104, 3072, 4096]
    - [59, 35987.8]
  - - [3072, 4096, 1, 512, 3104, 3104, 3072, 4096]
    - [59, 39042.8]
  - - [3072, 4096, 1, 1024, 3104, 3104, 3072, 4096]
    - [62, 40059.8]
  - - [3072, 4096, 1, 2048, 3104, 3104, 3072, 4096]
    - [51, 40458.9]
  - - [3072, 4096, 1, 4096, 3104, 3104, 4128, 4128]
    - [17, 40375.6]
  - - [4096, 64, 1, 64, 4128, 4128, 4096, 96]
    - [24, 2510.81]
  - - [4096, 64, 1, 128, 4128, 4128, 4096, 160]
    - [22, 4561.51]
  - - [4096, 64, 1, 256, 4128, 4128, 4096, 288]
    - [30, 7388.4]
  - - [4096, 64, 1, 512, 4128, 4128, 4096, 544]
    - [30, 10738.3]
  - - [4096, 64, 1, 1024, 4128, 4128, 4096, 1056]
    - [16, 13631.0]
  - - [4096, 64, 1, 2048, 4128, 4128, 4096, 2080]
    - [7, 16088.9]
  - - [4096, 64, 1, 4096, 4128, 4128, 4128, 4128]
    - [22, 17243.6]
  - - [4096, 128, 1, 64, 4128, 4128, 4096, 128]
    - [21, 5612.07]
  - - [4096, 128, 1, 128, 4128, 4128, 4096, 160]
    - [31, 9841.45]
  - - [4096, 128, 1, 256, 4128, 4128, 4096, 288]
    - [8, 15707.2]
  - - [4096, 128, 1, 512, 4128, 4128, 4096, 544]
    - [19, 22468.9]
  - - [4096, 128, 1, 1024, 4128, 4128, 4096, 1056]
    - [8, 28579.8]
  - - [4096, 128, 1, 2048, 4128, 4128, 4096, 2080]
    - [7, 33432.2]
  - - [4096, 128, 1, 4096, 4128, 4128, 4128, 4128]
    - [39, 34105.0]
  - - [4096, 256, 1, 64, 4128, 4128, 4096, 256]
    - [56, 10348.3]
  - - [4096, 256, 1, 128, 4128, 4128, 4096, 256]
    - [29, 16414.1]
  - - [4096, 256, 1, 256, 4128, 4128, 4096, 288]
    - [41, 23547.0]
  - - [4096, 256, 1, 512, 4128, 4128, 4096, 544]
    - [8, 30174.9]
  - - [4096, 256, 1, 1024, 4128, 4128, 4096, 1056]
    - [40, 34884.4]
  - - [4096, 256, 1, 2048, 4128, 4128, 4096, 2080]
    - [41, 37141.5]
  - - [4096, 256, 1, 4096, 4128, 4128, 4128, 4128]
    - [7, 39111.0]
  - - [4096, 512, 1, 64, 4128, 4128, 4096, 512]
    - [59, 14532.0]
  - - [4096, 512, 1, 128, 4128, 4128, 4096, 512]
    - [29, 21793.9]
  - - [4096, 512, 1, 256, 4128, 4128, 4096, 512]
    - [27, 28396.9]
  - - [4096, 512, 1, 512, 4128, 4128, 4096, 544]
    - [8, 33692.4]
  - - [4096, 512, 1, 1024, 4128, 4128, 4096, 1056]
    - [25, 36478.4]
  - - [4096, 512, 1, 2048, 4128, 4128, 4096, 2080]
    - [41, 39067.9]
  - - [4096, 512, 1, 4096, 4128, 4128, 4128, 4128]
    - [41, 40319.3]
  - - [4096, 1024, 1, 64, 4128, 4128, 4096, 1024]
    - [35, 19888.6]
  - - [4096, 1024, 1, 128, 4128, 4128, 4096, 1024]
    - [27, 27598.4]
  - - [4096, 1024, 1, 256, 4128, 4128, 4096, 1024]
    - [59, 33345.0]
  - - [4096, 1024, 1, 512, 4128, 4128, 4096, 1024]
    - [62, 35574.4]
  - - [4096, 1024, 1, 1024, 4128, 4128, 4096, 1056]
    - [59, 38600.6]
  - - [4096, 1024, 1, 2048, 4128, 4128, 4096, 2080]
    - [11, 40177.1]
  - - [4096, 1024, 1, 4096, 4128, 4128, 4128, 4128]
    - [41, 40497.8]
  - - [4096, 2048, 1, 64, 4128, 4128, 4096, 2048]
    - [35, 23611.2]
  - - [4096, 2048, 1, 128, 4128, 4128, 4096, 2048]
    - [13, 30611.0]
  - - [4096, 2048, 1, 256, 4128, 4128, 4096, 2048]
    - [59, 34723.1]
  - - [4096, 2048, 1, 512, 4128, 4128, 4096, 2048]
    - [59, 38192.1]
  - - [4096, 2048, 1, 1024, 4128, 4128, 4096, 2048]
    - [62, 40215.5]
  - - [4096, 2048, 1, 2048, 4128, 4128, 4096, 2080]
    - [52, 40698.2]
  - - [4096, 2048, 1, 4096, 4128, 4128, 4128, 4128]
    - [16, 40568.9]
  - - [4096, 4096, 1, 64, 4128, 4128, 4096, 4096]
    - [27, 24612.5]
  - - [4096, 4096, 1, 128, 4128, 4128, 4096, 4096]
    - [59, 30943.6]
  - - [4096, 4096, 1, 256, 4128, 4128, 4096, 4096]
    - [59, 34765.0]
  - - [4096, 4096, 1, 512, 4128, 4128, 4096, 4096]
    - [59, 39125.2]
  - - [4096, 4096, 1, 1024, 4128, 4128, 4096, 4096]
    - [59, 40453.0]
  - - [4096, 4096, 1, 2048, 4128, 4128, 4096, 4096]
    - [59, 40600.8]
  - - [4096, 4096, 1, 4096, 4128, 4128, 4128, 4128]
    - [31, 40308.5]
- null
- null
- DeviceEfficiency
