///Register `CCIPR1` reader
pub struct R(crate::R<CCIPR1_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<CCIPR1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<CCIPR1_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<CCIPR1_SPEC>) -> Self {
        R(reader)
    }
}
///Register `CCIPR1` writer
pub struct W(crate::W<CCIPR1_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<CCIPR1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<CCIPR1_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<CCIPR1_SPEC>) -> Self {
        W(writer)
    }
}
///Field `USART1SEL` reader - USART1 kernel clock source selection Set and reset by software. others: reserved, the kernel clock is disabled
pub type USART1SEL_R = crate::FieldReader<u8, u8>;
///Field `USART1SEL` writer - USART1 kernel clock source selection Set and reset by software. others: reserved, the kernel clock is disabled
pub type USART1SEL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CCIPR1_SPEC, u8, u8, 3, O>;
///Field `USART2SEL` reader - USART2 kernel clock source selection Set and reset by software. others: reserved, the kernel clock is disabled
pub type USART2SEL_R = crate::FieldReader<u8, u8>;
///Field `USART2SEL` writer - USART2 kernel clock source selection Set and reset by software. others: reserved, the kernel clock is disabled
pub type USART2SEL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CCIPR1_SPEC, u8, u8, 3, O>;
///Field `USART3SEL` reader - USART3 kernel clock source selection Set and reset by software. others: reserved, the kernel clock is disabled
pub type USART3SEL_R = crate::FieldReader<u8, u8>;
///Field `USART3SEL` writer - USART3 kernel clock source selection Set and reset by software. others: reserved, the kernel clock is disabled
pub type USART3SEL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CCIPR1_SPEC, u8, u8, 3, O>;
///Field `UART4SEL` reader - UART4 kernel clock source selection others: reserved, the kernel clock is disabled
pub type UART4SEL_R = crate::FieldReader<u8, u8>;
///Field `UART4SEL` writer - UART4 kernel clock source selection others: reserved, the kernel clock is disabled
pub type UART4SEL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CCIPR1_SPEC, u8, u8, 3, O>;
///Field `UART5SEL` reader - UART5 kernel clock source selection others: reserved, the kernel clock is disabled
pub type UART5SEL_R = crate::FieldReader<u8, u8>;
///Field `UART5SEL` writer - UART5 kernel clock source selection others: reserved, the kernel clock is disabled
pub type UART5SEL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CCIPR1_SPEC, u8, u8, 3, O>;
///Field `USART6SEL` reader - USART6 kernel clock source selection others: reserved, the kernel clock is disabled
pub type USART6SEL_R = crate::FieldReader<u8, u8>;
///Field `USART6SEL` writer - USART6 kernel clock source selection others: reserved, the kernel clock is disabled
pub type USART6SEL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CCIPR1_SPEC, u8, u8, 3, O>;
///Field `UART7SEL` reader - UART7 kernel clock source selection others: reserved, the kernel clock is disabled
pub type UART7SEL_R = crate::FieldReader<u8, u8>;
///Field `UART7SEL` writer - UART7 kernel clock source selection others: reserved, the kernel clock is disabled
pub type UART7SEL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CCIPR1_SPEC, u8, u8, 3, O>;
///Field `UART8SEL` reader - UART8 kernel clock source selection others: reserved, the kernel clock is disabled
pub type UART8SEL_R = crate::FieldReader<u8, u8>;
///Field `UART8SEL` writer - UART8 kernel clock source selection others: reserved, the kernel clock is disabled
pub type UART8SEL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CCIPR1_SPEC, u8, u8, 3, O>;
///Field `UART9SEL` reader - UART9 kernel clock source selection others: reserved, the kernel clock is disabled
pub type UART9SEL_R = crate::FieldReader<u8, u8>;
///Field `UART9SEL` writer - UART9 kernel clock source selection others: reserved, the kernel clock is disabled
pub type UART9SEL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CCIPR1_SPEC, u8, u8, 3, O>;
///Field `USART10SEL` reader - USART10 kernel clock source selection others: reserved, the kernel clock is disabled
pub type USART10SEL_R = crate::FieldReader<u8, u8>;
///Field `USART10SEL` writer - USART10 kernel clock source selection others: reserved, the kernel clock is disabled
pub type USART10SEL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CCIPR1_SPEC, u8, u8, 3, O>;
///Field `TIMICSEL` reader - TIM12, TIM15 and LPTIM2 input capture source selection Set and reset by software.
pub type TIMICSEL_R = crate::BitReader<bool>;
///Field `TIMICSEL` writer - TIM12, TIM15 and LPTIM2 input capture source selection Set and reset by software.
pub type TIMICSEL_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCIPR1_SPEC, bool, O>;
impl R {
    ///Bits 0:2 - USART1 kernel clock source selection Set and reset by software. others: reserved, the kernel clock is disabled
    #[inline(always)]
    pub fn usart1sel(&self) -> USART1SEL_R {
        USART1SEL_R::new((self.bits & 7) as u8)
    }
    ///Bits 3:5 - USART2 kernel clock source selection Set and reset by software. others: reserved, the kernel clock is disabled
    #[inline(always)]
    pub fn usart2sel(&self) -> USART2SEL_R {
        USART2SEL_R::new(((self.bits >> 3) & 7) as u8)
    }
    ///Bits 6:8 - USART3 kernel clock source selection Set and reset by software. others: reserved, the kernel clock is disabled
    #[inline(always)]
    pub fn usart3sel(&self) -> USART3SEL_R {
        USART3SEL_R::new(((self.bits >> 6) & 7) as u8)
    }
    ///Bits 9:11 - UART4 kernel clock source selection others: reserved, the kernel clock is disabled
    #[inline(always)]
    pub fn uart4sel(&self) -> UART4SEL_R {
        UART4SEL_R::new(((self.bits >> 9) & 7) as u8)
    }
    ///Bits 12:14 - UART5 kernel clock source selection others: reserved, the kernel clock is disabled
    #[inline(always)]
    pub fn uart5sel(&self) -> UART5SEL_R {
        UART5SEL_R::new(((self.bits >> 12) & 7) as u8)
    }
    ///Bits 15:17 - USART6 kernel clock source selection others: reserved, the kernel clock is disabled
    #[inline(always)]
    pub fn usart6sel(&self) -> USART6SEL_R {
        USART6SEL_R::new(((self.bits >> 15) & 7) as u8)
    }
    ///Bits 18:20 - UART7 kernel clock source selection others: reserved, the kernel clock is disabled
    #[inline(always)]
    pub fn uart7sel(&self) -> UART7SEL_R {
        UART7SEL_R::new(((self.bits >> 18) & 7) as u8)
    }
    ///Bits 21:23 - UART8 kernel clock source selection others: reserved, the kernel clock is disabled
    #[inline(always)]
    pub fn uart8sel(&self) -> UART8SEL_R {
        UART8SEL_R::new(((self.bits >> 21) & 7) as u8)
    }
    ///Bits 24:26 - UART9 kernel clock source selection others: reserved, the kernel clock is disabled
    #[inline(always)]
    pub fn uart9sel(&self) -> UART9SEL_R {
        UART9SEL_R::new(((self.bits >> 24) & 7) as u8)
    }
    ///Bits 27:29 - USART10 kernel clock source selection others: reserved, the kernel clock is disabled
    #[inline(always)]
    pub fn usart10sel(&self) -> USART10SEL_R {
        USART10SEL_R::new(((self.bits >> 27) & 7) as u8)
    }
    ///Bit 31 - TIM12, TIM15 and LPTIM2 input capture source selection Set and reset by software.
    #[inline(always)]
    pub fn timicsel(&self) -> TIMICSEL_R {
        TIMICSEL_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    ///Bits 0:2 - USART1 kernel clock source selection Set and reset by software. others: reserved, the kernel clock is disabled
    #[inline(always)]
    #[must_use]
    pub fn usart1sel(&mut self) -> USART1SEL_W<0> {
        USART1SEL_W::new(self)
    }
    ///Bits 3:5 - USART2 kernel clock source selection Set and reset by software. others: reserved, the kernel clock is disabled
    #[inline(always)]
    #[must_use]
    pub fn usart2sel(&mut self) -> USART2SEL_W<3> {
        USART2SEL_W::new(self)
    }
    ///Bits 6:8 - USART3 kernel clock source selection Set and reset by software. others: reserved, the kernel clock is disabled
    #[inline(always)]
    #[must_use]
    pub fn usart3sel(&mut self) -> USART3SEL_W<6> {
        USART3SEL_W::new(self)
    }
    ///Bits 9:11 - UART4 kernel clock source selection others: reserved, the kernel clock is disabled
    #[inline(always)]
    #[must_use]
    pub fn uart4sel(&mut self) -> UART4SEL_W<9> {
        UART4SEL_W::new(self)
    }
    ///Bits 12:14 - UART5 kernel clock source selection others: reserved, the kernel clock is disabled
    #[inline(always)]
    #[must_use]
    pub fn uart5sel(&mut self) -> UART5SEL_W<12> {
        UART5SEL_W::new(self)
    }
    ///Bits 15:17 - USART6 kernel clock source selection others: reserved, the kernel clock is disabled
    #[inline(always)]
    #[must_use]
    pub fn usart6sel(&mut self) -> USART6SEL_W<15> {
        USART6SEL_W::new(self)
    }
    ///Bits 18:20 - UART7 kernel clock source selection others: reserved, the kernel clock is disabled
    #[inline(always)]
    #[must_use]
    pub fn uart7sel(&mut self) -> UART7SEL_W<18> {
        UART7SEL_W::new(self)
    }
    ///Bits 21:23 - UART8 kernel clock source selection others: reserved, the kernel clock is disabled
    #[inline(always)]
    #[must_use]
    pub fn uart8sel(&mut self) -> UART8SEL_W<21> {
        UART8SEL_W::new(self)
    }
    ///Bits 24:26 - UART9 kernel clock source selection others: reserved, the kernel clock is disabled
    #[inline(always)]
    #[must_use]
    pub fn uart9sel(&mut self) -> UART9SEL_W<24> {
        UART9SEL_W::new(self)
    }
    ///Bits 27:29 - USART10 kernel clock source selection others: reserved, the kernel clock is disabled
    #[inline(always)]
    #[must_use]
    pub fn usart10sel(&mut self) -> USART10SEL_W<27> {
        USART10SEL_W::new(self)
    }
    ///Bit 31 - TIM12, TIM15 and LPTIM2 input capture source selection Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn timicsel(&mut self) -> TIMICSEL_W<31> {
        TIMICSEL_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///RCC kernel clock configuration register
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [ccipr1](index.html) module
pub struct CCIPR1_SPEC;
impl crate::RegisterSpec for CCIPR1_SPEC {
    type Ux = u32;
}
///`read()` method returns [ccipr1::R](R) reader structure
impl crate::Readable for CCIPR1_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [ccipr1::W](W) writer structure
impl crate::Writable for CCIPR1_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets CCIPR1 to value 0
impl crate::Resettable for CCIPR1_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
