<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>MIV_RV32IMA_L1_AXI_C0</name><vendor/><library/><version/><fileSets><fileSet fileSetId="COMPONENT_FILESET"><file fileid="0"><name>../../Microsemi/MiV/MIV_RV32IMA_L1_AXI/2.1.100/MIV_RV32IMA_L1_AXI.cxf</name><userFileType>CXF</userFileType></file><file fileid="1"><name>./MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI.cxf</name><userFileType>CXF</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="2"><name>./MIV_RV32IMA_L1_AXI_C0.v</name><fileType>verilogSource</fileType></file></fileSet><fileSet fileSetId="OTHER_FILESET"><file fileid="3"><name>./MIV_RV32IMA_L1_AXI_C0.sdb</name><userFileType>SDB</userFileType></file><file fileid="4"><name>./MIV_RV32IMA_L1_AXI_C0_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>COMPONENT_FILESET</fileSetRef><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SpiritDesign</category><function/><variation>SpiritDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SpiritDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><componentRef library="MiV" name="MIV_RV32IMA_L1_AXI" vendor="Microsemi" version="2.1.100"/><configuration><configurableElement referenceId="MASTER_TYPE" value="0"/><configurableElement referenceId="MEM_WID" value="5"/><configurableElement referenceId="MMIO_WID" value="5"/><configurableElement referenceId="RESET_VECTOR_ADDR_0" value="0x0"/><configurableElement referenceId="RESET_VECTOR_ADDR_1" value="0x8000"/></configuration></vendorExtensions><busInterfaces><busInterface><name>MEM_MST_AXI</name><busType library="AMBA3" name="AXI" vendor="AMBA" version="r1p0_5"/><master/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>MEM_AXI_0_AW_BITS_ID</componentSignalName><busSignalName>AWID</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_AW_BITS_ADDR</componentSignalName><busSignalName>AWADDR</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_AW_BITS_LEN</componentSignalName><busSignalName>AWLEN</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_AW_BITS_SIZE</componentSignalName><busSignalName>AWSIZE</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_AW_BITS_BURST</componentSignalName><busSignalName>AWBURST</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_AW_BITS_LOCK</componentSignalName><busSignalName>AWLOCK</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_AW_BITS_CACHE</componentSignalName><busSignalName>AWCACHE</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_AW_BITS_PROT</componentSignalName><busSignalName>AWPROT</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_AW_VALID</componentSignalName><busSignalName>AWVALID</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_AW_READY</componentSignalName><busSignalName>AWREADY</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_W_BITS_WID</componentSignalName><busSignalName>WID</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_W_BITS_DATA</componentSignalName><busSignalName>WDATA</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_W_BITS_STRB</componentSignalName><busSignalName>WSTRB</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_W_BITS_LAST</componentSignalName><busSignalName>WLAST</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_W_VALID</componentSignalName><busSignalName>WVALID</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_W_READY</componentSignalName><busSignalName>WREADY</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_B_BITS_ID</componentSignalName><busSignalName>BID</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_B_BITS_RESP</componentSignalName><busSignalName>BRESP</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_B_VALID</componentSignalName><busSignalName>BVALID</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_B_READY</componentSignalName><busSignalName>BREADY</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_AR_BITS_ID</componentSignalName><busSignalName>ARID</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_AR_BITS_ADDR</componentSignalName><busSignalName>ARADDR</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_AR_BITS_LEN</componentSignalName><busSignalName>ARLEN</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_AR_BITS_SIZE</componentSignalName><busSignalName>ARSIZE</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_AR_BITS_BURST</componentSignalName><busSignalName>ARBURST</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_AR_BITS_LOCK</componentSignalName><busSignalName>ARLOCK</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_AR_BITS_CACHE</componentSignalName><busSignalName>ARCACHE</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_AR_BITS_PROT</componentSignalName><busSignalName>ARPROT</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_AR_VALID</componentSignalName><busSignalName>ARVALID</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_AR_READY</componentSignalName><busSignalName>ARREADY</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_R_BITS_ID</componentSignalName><busSignalName>RID</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_R_BITS_DATA</componentSignalName><busSignalName>RDATA</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_R_BITS_RESP</componentSignalName><busSignalName>RRESP</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_R_BITS_LAST</componentSignalName><busSignalName>RLAST</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_R_VALID</componentSignalName><busSignalName>RVALID</busSignalName></signal><signal><componentSignalName>MEM_AXI_0_R_READY</componentSignalName><busSignalName>RREADY</busSignalName></signal></signalMap></busInterface><busInterface><name>MMIO_MST_AXI</name><busType library="AMBA3" name="AXI" vendor="AMBA" version="r1p0_5"/><master/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>MMIO_AXI_0_AW_BITS_ID</componentSignalName><busSignalName>AWID</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_AW_BITS_ADDR</componentSignalName><busSignalName>AWADDR</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_AW_BITS_LEN</componentSignalName><busSignalName>AWLEN</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_AW_BITS_SIZE</componentSignalName><busSignalName>AWSIZE</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_AW_BITS_BURST</componentSignalName><busSignalName>AWBURST</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_AW_BITS_LOCK</componentSignalName><busSignalName>AWLOCK</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_AW_BITS_CACHE</componentSignalName><busSignalName>AWCACHE</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_AR_BITS_PROT</componentSignalName><busSignalName>AWPROT</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_AW_VALID</componentSignalName><busSignalName>AWVALID</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_AW_READY</componentSignalName><busSignalName>AWREADY</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_W_BITS_WID</componentSignalName><busSignalName>WID</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_W_BITS_DATA</componentSignalName><busSignalName>WDATA</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_W_BITS_STRB</componentSignalName><busSignalName>WSTRB</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_W_BITS_LAST</componentSignalName><busSignalName>WLAST</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_W_VALID</componentSignalName><busSignalName>WVALID</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_W_READY</componentSignalName><busSignalName>WREADY</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_B_BITS_ID</componentSignalName><busSignalName>BID</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_B_BITS_RESP</componentSignalName><busSignalName>BRESP</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_B_VALID</componentSignalName><busSignalName>BVALID</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_B_READY</componentSignalName><busSignalName>BREADY</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_AR_BITS_ID</componentSignalName><busSignalName>ARID</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_AR_BITS_ADDR</componentSignalName><busSignalName>ARADDR</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_AR_BITS_LEN</componentSignalName><busSignalName>ARLEN</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_AR_BITS_SIZE</componentSignalName><busSignalName>ARSIZE</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_AR_BITS_BURST</componentSignalName><busSignalName>ARBURST</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_AR_BITS_LOCK</componentSignalName><busSignalName>ARLOCK</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_AR_BITS_CACHE</componentSignalName><busSignalName>ARCACHE</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_AW_BITS_PROT</componentSignalName><busSignalName>ARPROT</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_AR_VALID</componentSignalName><busSignalName>ARVALID</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_AR_READY</componentSignalName><busSignalName>ARREADY</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_R_BITS_ID</componentSignalName><busSignalName>RID</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_R_BITS_DATA</componentSignalName><busSignalName>RDATA</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_R_BITS_RESP</componentSignalName><busSignalName>RRESP</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_R_BITS_LAST</componentSignalName><busSignalName>RLAST</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_R_VALID</componentSignalName><busSignalName>RVALID</busSignalName></signal><signal><componentSignalName>MMIO_AXI_0_R_READY</componentSignalName><busSignalName>RREADY</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>CLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RESETN</name><direction>in</direction><export>false</export><defaultValue><value>1</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TDI</name><direction>in</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TDO</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TCK</name><direction>in</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TMS</name><direction>in</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TRST</name><direction>in</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>DRV_TDO</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>EXT_RESETN</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_AW_BITS_LOCK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_AW_VALID</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_AW_READY</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_W_BITS_LAST</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_W_VALID</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_W_READY</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_B_VALID</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_B_READY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_AR_BITS_LOCK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_AR_VALID</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_AR_READY</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_R_BITS_LAST</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_R_VALID</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_R_READY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_AW_BITS_LOCK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_AW_VALID</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_AW_READY</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_W_BITS_LAST</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_W_VALID</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_W_READY</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_B_VALID</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_B_READY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_AR_BITS_LOCK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_AR_VALID</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_AR_READY</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_R_BITS_LAST</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_R_VALID</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_R_READY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>IRQ</name><direction>in</direction><left>30</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_AW_BITS_ID</name><direction>out</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_AW_BITS_ADDR</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_AW_BITS_LEN</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_AW_BITS_SIZE</name><direction>out</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_AW_BITS_BURST</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_AW_BITS_CACHE</name><direction>out</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_AW_BITS_PROT</name><direction>out</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_W_BITS_DATA</name><direction>out</direction><left>63</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_W_BITS_STRB</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_B_BITS_ID</name><direction>in</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_B_BITS_RESP</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_AR_BITS_ID</name><direction>out</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_AR_BITS_ADDR</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_AR_BITS_LEN</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_AR_BITS_SIZE</name><direction>out</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_AR_BITS_BURST</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_AR_BITS_CACHE</name><direction>out</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_AR_BITS_PROT</name><direction>out</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_R_BITS_ID</name><direction>in</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_R_BITS_DATA</name><direction>in</direction><left>63</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_R_BITS_RESP</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_AXI_0_W_BITS_WID</name><direction>out</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_AW_BITS_ID</name><direction>out</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_AW_BITS_ADDR</name><direction>out</direction><left>30</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_AW_BITS_LEN</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_AW_BITS_SIZE</name><direction>out</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_AW_BITS_BURST</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_AW_BITS_CACHE</name><direction>out</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_AR_BITS_PROT</name><direction>out</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_W_BITS_DATA</name><direction>out</direction><left>63</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_W_BITS_STRB</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_B_BITS_ID</name><direction>in</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_B_BITS_RESP</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_AR_BITS_ID</name><direction>out</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_AR_BITS_ADDR</name><direction>out</direction><left>30</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_AR_BITS_LEN</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_AR_BITS_SIZE</name><direction>out</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_AR_BITS_BURST</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_AR_BITS_CACHE</name><direction>out</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_AW_BITS_PROT</name><direction>out</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_R_BITS_ID</name><direction>in</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_R_BITS_DATA</name><direction>in</direction><left>63</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_R_BITS_RESP</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMIO_AXI_0_W_BITS_WID</name><direction>out</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>