{"Source Block": ["hdl/library/axi_intr_monitor/axi_intr_monitor.v@71:81@HdlIdDef", "//----------- Registers Declarations -------------------------------------------\n//------------------------------------------------------------------------------\n\nreg     [31:0]  up_rdata                    = 'd0;\nreg             up_wack                     = 'd0;\nreg             up_rack                     = 'd0;\nreg             pwm_gen_clk                 = 'd0;\nreg     [31:0]  scratch                     = 'd0;\nreg     [31:0]  control                     = 'd0;\nreg             interrupt                   = 'd0;\nreg     [31:0]  counter_to_interrupt        = 'd0;\n"], "Clone Blocks": [["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@81:91", "  reg                           up_wack = 'd0;\n  reg     [31:0]                up_scratch = 'd0;\n  reg                           up_resetn = 'd0;\n  reg     [31:0]                up_status = 'd0;\n  reg     [31:0]                up_pll_locked = 'd0;\n  reg                           up_rack = 'd0;\n  reg     [31:0]                up_rdata = 'd0;\n\n  // internal signals\n\n  wire                          up_rstn;\n"], ["hdl/library/axi_intr_monitor/axi_intr_monitor.v@70:80", "//------------------------------------------------------------------------------\n//----------- Registers Declarations -------------------------------------------\n//------------------------------------------------------------------------------\n\nreg     [31:0]  up_rdata                    = 'd0;\nreg             up_wack                     = 'd0;\nreg             up_rack                     = 'd0;\nreg             pwm_gen_clk                 = 'd0;\nreg     [31:0]  scratch                     = 'd0;\nreg     [31:0]  control                     = 'd0;\nreg             interrupt                   = 'd0;\n"], ["hdl/library/axi_intr_monitor/axi_intr_monitor.v@72:82", "//------------------------------------------------------------------------------\n\nreg     [31:0]  up_rdata                    = 'd0;\nreg             up_wack                     = 'd0;\nreg             up_rack                     = 'd0;\nreg             pwm_gen_clk                 = 'd0;\nreg     [31:0]  scratch                     = 'd0;\nreg     [31:0]  control                     = 'd0;\nreg             interrupt                   = 'd0;\nreg     [31:0]  counter_to_interrupt        = 'd0;\nreg     [31:0]  counter_to_interrupt_cnt    = 'd0;\n"]], "Diff Content": {"Delete": [[76, "reg             up_rack                     = 'd0;\n"]], "Add": []}}