##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_IntClock
		4.2::Critical Path Report for Clock_QENC
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_QENC:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. ADC_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.5::Critical Path Report for (Clock_QENC:R vs. Clock_QENC:R)
		5.6::Critical Path Report for (ADC_IntClock:R vs. CyBUS_CLK:R)
		5.7::Critical Path Report for (ADC_IntClock:R vs. ADC_IntClock:R)
		5.8::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: ADC_IntClock               | Frequency: 28.25 MHz  | Target: 1.02 MHz   | 
Clock: ADC_IntClock(routed)       | N/A                   | Target: 1.02 MHz   | 
Clock: Clock2                     | N/A                   | Target: 0.10 MHz   | 
Clock: Clock2(fixed-function)     | N/A                   | Target: 0.10 MHz   | 
Clock: Clock_PWM                  | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_PWM(fixed-function)  | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_QENC                 | Frequency: 40.47 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                  | Frequency: 63.91 MHz  | Target: 60.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 60.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 60.00 MHz  | 
Clock: UART_IntClock              | Frequency: 48.82 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_IntClock   ADC_IntClock   983333           947933      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_IntClock   CyBUS_CLK      16666.7          7851        N/A              N/A         N/A              N/A         N/A              N/A         
Clock_QENC     Clock_QENC     83333.3          58621       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      ADC_IntClock   16666.7          9311        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      Clock_QENC     16666.7          9241        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      CyBUS_CLK      16666.7          1020        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      UART_IntClock  16666.7          1896        N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  2.16667e+006     2146183     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase             
-------------  ------------  ---------------------------  
M1_D1(0)_PAD   25498         CyBUS_CLK:R                  
M1_IN1(0)_PAD  20721         Clock_PWM(fixed-function):R  
M1_IN2(0)_PAD  36056         Clock_PWM(fixed-function):R  
M2_D1(0)_PAD   26656         CyBUS_CLK:R                  
M2_IN1(0)_PAD  20565         Clock_PWM(fixed-function):R  
M2_IN2(0)_PAD  35802         Clock_PWM(fixed-function):R  
Tx_1(0)_PAD    35868         UART_IntClock:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_IntClock
******************************************
Clock: ADC_IntClock
Frequency: 28.25 MHz | Target: 1.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 947933p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31890
-------------------------------------   ----- 
End-of-path arrival time (ps)           31890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47  10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell77  11001  31890  947933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell77         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_QENC
****************************************
Clock: Clock_QENC
Frequency: 40.47 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 58621p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20482
-------------------------------------   ----- 
End-of-path arrival time (ps)           20482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                                    macrocell52     1250   1250  58621  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_0                macrocell2      7667   8917  58621  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  12267  58621  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3085  15352  58621  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  20482  58621  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  20482  58621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 63.91 MHz | Target: 60.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 1020p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     12437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11417
-------------------------------------   ----- 
End-of-path arrival time (ps)           11417
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell8    760    760   1020  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell9      0    760   1020  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell9   2740   3500   1020  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell8   2787   6287   1020  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell8   5130  11417   1020  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci         datapathcell9      0  11417   1020  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell9       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 48.82 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146183p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15124
-------------------------------------   ----- 
End-of-path arrival time (ps)           15124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell149        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q            macrocell149   1250   1250  2146183  RISE       1
\UART:BUART:rx_counter_load\/main_1  macrocell24    8208   9458  2146183  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell24    3350  12808  2146183  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell     2316  15124  2146183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 1020p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     12437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11417
-------------------------------------   ----- 
End-of-path arrival time (ps)           11417
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell8    760    760   1020  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell9      0    760   1020  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell9   2740   3500   1020  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell8   2787   6287   1020  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell8   5130  11417   1020  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci         datapathcell9      0  11417   1020  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell9       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_QENC:R)
************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1_QA(0)_SYNC/out
Path End       : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 9241p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3916
-------------------------------------   ---- 
End-of-path arrival time (ps)           3916
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1_QA(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M1_QA(0)_SYNC/out                              synccell      1020   1020   9241  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/main_0  macrocell30   2896   3916   9241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell30         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. ADC_IntClock:R)
**************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_1497/main_0
Capture Clock  : Net_1497/clock_0
Path slack     : 9311p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#59 vs. ADC_IntClock:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell141        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell141   1250   1250   9311  RISE       1
Net_1497/main_0                   macrocell140   2596   3846   9311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1497/clock_0                                           macrocell140        0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1896p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11261
-------------------------------------   ----- 
End-of-path arrival time (ps)           11261
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell5        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell5   2050   2050   1896  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell25    2955   5005   1896  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell25    3350   8355   1896  RISE       1
\UART:BUART:rx_state_0\/main_3          macrocell149   2906  11261   1896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell149        0      0  RISE       1


5.5::Critical Path Report for (Clock_QENC:R vs. Clock_QENC:R)
*************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 58621p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20482
-------------------------------------   ----- 
End-of-path arrival time (ps)           20482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                                    macrocell52     1250   1250  58621  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_0                macrocell2      7667   8917  58621  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  12267  58621  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3085  15352  58621  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  20482  58621  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  20482  58621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1


5.6::Critical Path Report for (ADC_IntClock:R vs. CyBUS_CLK:R)
**************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1497/q
Path End       : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 7851p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1497/clock_0                                           macrocell140        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1497/q                             macrocell140   1250   1250   7851  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell141   4055   5305   7851  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell141        0      0  RISE       1


5.7::Critical Path Report for (ADC_IntClock:R vs. ADC_IntClock:R)
*****************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 947933p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31890
-------------------------------------   ----- 
End-of-path arrival time (ps)           31890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47  10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell77  11001  31890  947933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell77         0      0  RISE       1


5.8::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146183p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15124
-------------------------------------   ----- 
End-of-path arrival time (ps)           15124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell149        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q            macrocell149   1250   1250  2146183  RISE       1
\UART:BUART:rx_counter_load\/main_1  macrocell24    8208   9458  2146183  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell24    3350  12808  2146183  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell     2316  15124  2146183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 1020p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     12437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11417
-------------------------------------   ----- 
End-of-path arrival time (ps)           11417
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell8    760    760   1020  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell9      0    760   1020  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell9   2740   3500   1020  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell8   2787   6287   1020  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell8   5130  11417   1020  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci         datapathcell9      0  11417   1020  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell9       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1896p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11261
-------------------------------------   ----- 
End-of-path arrival time (ps)           11261
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell5        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell5   2050   2050   1896  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell25    2955   5005   1896  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell25    3350   8355   1896  RISE       1
\UART:BUART:rx_state_0\/main_3          macrocell149   2906  11261   1896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell149        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1896p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11261
-------------------------------------   ----- 
End-of-path arrival time (ps)           11261
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell5        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell5   2050   2050   1896  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell25    2955   5005   1896  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell25    3350   8355   1896  RISE       1
\UART:BUART:rx_status_3\/main_3         macrocell157   2906  11261   1896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell157        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1930p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11267
-------------------------------------   ----- 
End-of-path arrival time (ps)           11267
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell5        0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell5    2050   2050   1896  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell25     2955   5005   1896  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell25     3350   8355   1896  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2912  11267   1930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 3279p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     16167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12888
-------------------------------------   ----- 
End-of-path arrival time (ps)           12888
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell8    760    760   1020  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell9      0    760   1020  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell9   2740   3500   1020  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1         macrocell28     3722   7222   3279  RISE       1
\Timer_1:TimerUDB:status_tc\/q              macrocell28     3350  10572   3279  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell7    2315  12888   3279  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 4320p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     10607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6287
-------------------------------------   ---- 
End-of-path arrival time (ps)           6287
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell8    760    760   1020  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell9      0    760   1020  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell9   2740   3500   1020  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell8   2787   6287   4320  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 4328p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     10607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6278
-------------------------------------   ---- 
End-of-path arrival time (ps)           6278
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell8    760    760   1020  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell9      0    760   1020  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell9   2740   3500   1020  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell9   2778   6278   4328  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell9       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:Sync:genblk1[0]:INST\/out
Path End       : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 5880p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7276
-------------------------------------   ---- 
End-of-path arrival time (ps)           7276
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:Sync:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC:Sync:genblk1[0]:INST\/out         synccell       1020   1020   5880  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell141   6256   7276   5880  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell141        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_6134/main_1
Capture Clock  : Net_6134/clock_0
Path slack     : 5934p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell8    760    760   1020  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell9      0    760   1020  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell9   2740   3500   1020  RISE       1
Net_6134/main_1                             macrocell159    3722   7222   5934  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_6134/clock_0                                            macrocell159        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 6585p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     10607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell6        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6    1210   1210   3305  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell9   2811   4021   6585  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell9       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 6605p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     10607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4001
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell6        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6    1210   1210   3305  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell8   2791   4001   6605  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 7260p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5897
-------------------------------------   ---- 
End-of-path arrival time (ps)           5897
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell5        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell5   2050   2050   1896  RISE       1
\UART:BUART:pollcount_0\/main_3         macrocell156   3847   5897   7260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell156        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 7374p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5783
-------------------------------------   ---- 
End-of-path arrival time (ps)           5783
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell5        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell5   2050   2050   1896  RISE       1
\UART:BUART:rx_last\/main_0             macrocell158   3733   5783   7374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell158        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 7414p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell5        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell5   2050   2050   1896  RISE       1
\UART:BUART:rx_state_2\/main_9          macrocell152   3693   5743   7414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell152        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1497/q
Path End       : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 7851p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1497/clock_0                                           macrocell140        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1497/q                             macrocell140   1250   1250   7851  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell141   4055   5305   7851  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell141        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 8151p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell5        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell5   2050   2050   1896  RISE       1
\UART:BUART:pollcount_1\/main_4         macrocell155   2955   5005   8151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell155        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_6134/main_0
Capture Clock  : Net_6134/clock_0
Path slack     : 8204p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4953
-------------------------------------   ---- 
End-of-path arrival time (ps)           4953
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell6        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210   3305  RISE       1
Net_6134/main_0                                        macrocell159   3743   4953   8204  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_6134/clock_0                                            macrocell159        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:pollcount_0\/main_4
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 8613p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4543
-------------------------------------   ---- 
End-of-path arrival time (ps)           4543
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell       1020   1020   3258  RISE       1
\UART:BUART:pollcount_0\/main_4  macrocell156   3523   4543   8613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell156        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART:BUART:pollcount_0\/main_5
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 8618p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out                 synccell       1020   1020   3260  RISE       1
\UART:BUART:pollcount_0\/main_5  macrocell156   3519   4539   8618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell156        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART:BUART:rx_last\/main_2
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 8713p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4444
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out             synccell       1020   1020   3260  RISE       1
\UART:BUART:rx_last\/main_2  macrocell158   3424   4444   8713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell158        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_last\/main_1
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 8714p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out             synccell       1020   1020   3258  RISE       1
\UART:BUART:rx_last\/main_1  macrocell158   3422   4442   8714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell158        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_state_2\/main_10
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 8744p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4412
-------------------------------------   ---- 
End-of-path arrival time (ps)           4412
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell       1020   1020   3258  RISE       1
\UART:BUART:rx_state_2\/main_10  macrocell152   3392   4412   8744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell152        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART:BUART:rx_state_2\/main_11
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 8752p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out                 synccell       1020   1020   3260  RISE       1
\UART:BUART:rx_state_2\/main_11  macrocell152   3384   4404   8752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell152        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1_QA(0)_SYNC/out
Path End       : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 9241p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3916
-------------------------------------   ---- 
End-of-path arrival time (ps)           3916
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1_QA(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M1_QA(0)_SYNC/out                              synccell      1020   1020   9241  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/main_0  macrocell30   2896   3916   9241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell30         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_1497/main_0
Capture Clock  : Net_1497/clock_0
Path slack     : 9311p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#59 vs. ADC_IntClock:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell141        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell141   1250   1250   9311  RISE       1
Net_1497/main_0                   macrocell140   2596   3846   9311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1497/clock_0                                           macrocell140        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 9311p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#59 vs. ADC_IntClock:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell141        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell141   1250   1250   9311  RISE       1
\ADC:bSAR_SEQ:nrq_reg\/main_0     macrocell142   2596   3846   9311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:nrq_reg\/clock_0                             macrocell142        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 9316p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell141        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell141   1250   1250   9316  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell141   2590   3840   9316  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell141        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:pollcount_1\/main_5
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 9513p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3643
-------------------------------------   ---- 
End-of-path arrival time (ps)           3643
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell       1020   1020   3258  RISE       1
\UART:BUART:pollcount_1\/main_5  macrocell155   2623   3643   9513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell155        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART:BUART:pollcount_1\/main_6
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 9515p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3641
-------------------------------------   ---- 
End-of-path arrival time (ps)           3641
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out                 synccell       1020   1020   3260  RISE       1
\UART:BUART:pollcount_1\/main_6  macrocell155   2621   3641   9515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell155        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M2_QB(0)_SYNC/out
Path End       : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 9820p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3336
-------------------------------------   ---- 
End-of-path arrival time (ps)           3336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M2_QB(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M2_QB(0)_SYNC/out                              synccell      1020   1020   9820  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/main_0  macrocell39   2316   3336   9820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M2_QA(0)_SYNC/out
Path End       : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 9828p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3328
-------------------------------------   ---- 
End-of-path arrival time (ps)           3328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M2_QA(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M2_QA(0)_SYNC/out                              synccell      1020   1020   9828  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/main_0  macrocell36   2308   3328   9828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1_QB(0)_SYNC/out
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 9834p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3322
-------------------------------------   ---- 
End-of-path arrival time (ps)           3322
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1_QB(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M1_QB(0)_SYNC/out                              synccell      1020   1020   9834  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/main_0  macrocell33   2302   3322   9834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell33         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9979p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     14567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out                synccell       1020   1020   9979  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clk_en  statusicell7   3568   4588   9979  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : Net_6134/clk_en
Capture Clock  : Net_6134/clock_0
Path slack     : 9979p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     14567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out  synccell       1020   1020   9979  RISE       1
Net_6134/clk_en            macrocell159   3568   4588   9979  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_6134/clock_0                                            macrocell159        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/clk_en
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 10604p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     14567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3963
-------------------------------------   ---- 
End-of-path arrival time (ps)           3963
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out                  synccell        1020   1020   9979  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clk_en  datapathcell9   2943   3963  10604  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell9       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/clk_en
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 10605p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     14567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out                  synccell        1020   1020   9979  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clk_en  datapathcell8   2942   3962  10605  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en
Capture Clock  : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock
Path slack     : 11237p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     14567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3330
-------------------------------------   ---- 
End-of-path arrival time (ps)           3330
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out                         synccell       1020   1020  11237  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en  controlcell6   2310   3330  11237  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell6        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 58621p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20482
-------------------------------------   ----- 
End-of-path arrival time (ps)           20482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                                    macrocell52     1250   1250  58621  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_0                macrocell2      7667   8917  58621  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  12267  58621  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3085  15352  58621  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  20482  58621  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  20482  58621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 60818p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18285
-------------------------------------   ----- 
End-of-path arrival time (ps)           18285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_1                macrocell11     3504   7004  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  10354  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2801  13155  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  18285  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  18285  60818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 61921p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15352
-------------------------------------   ----- 
End-of-path arrival time (ps)           15352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                                    macrocell52     1250   1250  58621  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_0                macrocell2      7667   8917  58621  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  12267  58621  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3085  15352  61921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61922p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15351
-------------------------------------   ----- 
End-of-path arrival time (ps)           15351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                                    macrocell52     1250   1250  58621  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_0                macrocell2      7667   8917  58621  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  12267  58621  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   3084  15351  61922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 63695p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19138
-------------------------------------   ----- 
End-of-path arrival time (ps)           19138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                macrocell56    1250   1250  63695  RISE       1
\QuadDec_M2:Net_530\/main_1            macrocell16    7865   9115  63695  RISE       1
\QuadDec_M2:Net_530\/q                 macrocell16    3350  12465  63695  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_0  statusicell4   6674  19138  63695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 64118p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13155
-------------------------------------   ----- 
End-of-path arrival time (ps)           13155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_1                macrocell11     3504   7004  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  10354  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2801  13155  64118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 64121p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13152
-------------------------------------   ----- 
End-of-path arrival time (ps)           13152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_1                macrocell11     3504   7004  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  10354  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   2798  13152  64121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 64226p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18607
-------------------------------------   ----- 
End-of-path arrival time (ps)           18607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                macrocell56    1250   1250  63695  RISE       1
\QuadDec_M2:Net_611\/main_1            macrocell17    7865   9115  64226  RISE       1
\QuadDec_M2:Net_611\/q                 macrocell17    3350  12465  64226  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_1  statusicell4   6143  18607  64226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:Net_1251\/main_7
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 65294p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14529
-------------------------------------   ----- 
End-of-path arrival time (ps)           14529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q  macrocell65   1250   1250  65294  RISE       1
\QuadDec_M2:Net_1251_split\/main_3   macrocell1    7632   8882  65294  RISE       1
\QuadDec_M2:Net_1251_split\/q        macrocell1    3350  12232  65294  RISE       1
\QuadDec_M2:Net_1251\/main_7         macrocell56   2298  14529  65294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1203\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 65627p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11646
-------------------------------------   ----- 
End-of-path arrival time (ps)           11646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1203\/q                                    macrocell63     1250   1250  62875  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/main_2          macrocell15     2690   3940  62875  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/q               macrocell15     3350   7290  62875  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   4356  11646  65627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:Net_1251\/main_7
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 65797p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14026
-------------------------------------   ----- 
End-of-path arrival time (ps)           14026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q     macrocell54   1250   1250  65797  RISE       1
\QuadDec_M1:Net_1251_split\/main_5  macrocell61   5763   7013  65797  RISE       1
\QuadDec_M1:Net_1251_split\/q       macrocell61   3350  10363  65797  RISE       1
\QuadDec_M1:Net_1251\/main_7        macrocell42   3663  14026  65797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1203\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 66175p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11099
-------------------------------------   ----- 
End-of-path arrival time (ps)           11099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1203\/q                                    macrocell63     1250   1250  62875  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/main_2          macrocell15     2690   3940  62875  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/q               macrocell15     3350   7290  62875  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   3808  11099  66175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 67283p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9990
-------------------------------------   ---- 
End-of-path arrival time (ps)           9990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell48         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/q             macrocell48     1250   1250  63983  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/main_1          macrocell6      2306   3556  63983  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   6906  63983  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   3084   9990  67283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 67285p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9989
-------------------------------------   ---- 
End-of-path arrival time (ps)           9989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell48         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/q             macrocell48     1250   1250  63983  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/main_1          macrocell6      2306   3556  63983  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   6906  63983  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   3083   9989  67285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 67452p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15382
-------------------------------------   ----- 
End-of-path arrival time (ps)           15382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  59895  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  59895  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  59895  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_3\/main_0            macrocell5      3232   6732  67452  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  10082  67452  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    5300  15382  67452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:Net_1203\/main_3
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 68751p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11073
-------------------------------------   ----- 
End-of-path arrival time (ps)           11073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q  macrocell65   1250   1250  65294  RISE       1
\QuadDec_M2:Net_1203\/main_3         macrocell63   9823  11073  68751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 69094p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8180
-------------------------------------   ---- 
End-of-path arrival time (ps)           8180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                                    macrocell56     1250   1250  63695  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   6930   8180  69094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Net_1251\/main_1
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 69287p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10536
-------------------------------------   ----- 
End-of-path arrival time (ps)           10536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q       macrocell52   1250   1250  58621  RISE       1
\QuadDec_M1:Net_1251\/main_1  macrocell42   9286  10536  69287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 69287p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10536
-------------------------------------   ----- 
End-of-path arrival time (ps)           10536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q               macrocell52   1250   1250  58621  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_0  macrocell54   9286  10536  69287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69358p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13475
-------------------------------------   ----- 
End-of-path arrival time (ps)           13475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  60315  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  60315  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  60315  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_2\/main_0            macrocell4      4413   7803  69358  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350  11153  69358  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2322  13475  69358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 69663p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7610
-------------------------------------   ---- 
End-of-path arrival time (ps)           7610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                                    macrocell56     1250   1250  63695  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   6360   7610  69663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70081p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12753
-------------------------------------   ----- 
End-of-path arrival time (ps)           12753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  70081  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  70081  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  70081  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_0\/main_0             macrocell12     2902   6532  70081  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_0\/q                  macrocell12     3350   9882  70081  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2870  12753  70081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:Net_1203\/main_6
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 70111p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9713
-------------------------------------   ---- 
End-of-path arrival time (ps)           9713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q  macrocell69   1250   1250  66641  RISE       1
\QuadDec_M2:Net_1203\/main_6     macrocell63   8463   9713  70111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70168p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12665
-------------------------------------   ----- 
End-of-path arrival time (ps)           12665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_3\/main_0            macrocell14     3504   7004  70168  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_3\/q                 macrocell14     3350  10354  70168  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    2312  12665  70168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Net_1203\/main_0
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 70214p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9609
-------------------------------------   ---- 
End-of-path arrival time (ps)           9609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q       macrocell52   1250   1250  58621  RISE       1
\QuadDec_M1:Net_1203\/main_0  macrocell49   8359   9609  70214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 70214p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9609
-------------------------------------   ---- 
End-of-path arrival time (ps)           9609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q               macrocell52   1250   1250  58621  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_0  macrocell55   8359   9609  70214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:Net_1251\/main_3
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 70362p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9462
-------------------------------------   ---- 
End-of-path arrival time (ps)           9462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q  macrocell65   1250   1250  65294  RISE       1
\QuadDec_M2:Net_1251\/main_3         macrocell56   8212   9462  70362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 70362p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9462
-------------------------------------   ---- 
End-of-path arrival time (ps)           9462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q  macrocell65   1250   1250  65294  RISE       1
\QuadDec_M2:bQuadDec:error\/main_2   macrocell67   8212   9462  70362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70487p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12347
-------------------------------------   ----- 
End-of-path arrival time (ps)           12347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  70487  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  70487  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  70487  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_0\/main_0             macrocell3      3051   6681  70487  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350  10031  70487  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2315  12347  70487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 70666p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9157
-------------------------------------   ---- 
End-of-path arrival time (ps)           9157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/q  macrocell36   1250   1250  70666  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_0  macrocell64   7907   9157  70666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 70803p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12031
-------------------------------------   ----- 
End-of-path arrival time (ps)           12031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                macrocell42    1250   1250  66461  RISE       1
\QuadDec_M1:Net_530\/main_1            macrocell7     5107   6357  70803  RISE       1
\QuadDec_M1:Net_530\/q                 macrocell7     3350   9707  70803  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_0  statusicell2   2323  12031  70803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 70828p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12005
-------------------------------------   ----- 
End-of-path arrival time (ps)           12005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                macrocell42    1250   1250  66461  RISE       1
\QuadDec_M1:Net_611\/main_1            macrocell8     5082   6332  70828  RISE       1
\QuadDec_M1:Net_611\/q                 macrocell8     3350   9682  70828  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_1  statusicell2   2323  12005  70828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 71228p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8595
-------------------------------------   ---- 
End-of-path arrival time (ps)           8595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/q       macrocell37   1250   1250  71228  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/main_0  macrocell38   7345   8595  71228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/clock_0             macrocell38         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 71228p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8595
-------------------------------------   ---- 
End-of-path arrival time (ps)           8595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/q  macrocell37   1250   1250  71228  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_1  macrocell64   7345   8595  71228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 71475p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11358
-------------------------------------   ----- 
End-of-path arrival time (ps)           11358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  62127  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  62127  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  62127  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_2\/main_0            macrocell13     2305   5695  71475  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_2\/q                 macrocell13     3350   9045  71475  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2313  11358  71475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1203\/main_5
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 71547p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8276
-------------------------------------   ---- 
End-of-path arrival time (ps)           8276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q  macrocell68   1250   1250  68092  RISE       1
\QuadDec_M2:Net_1203\/main_5     macrocell63   7026   8276  71547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1251\/main_4
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 71562p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8261
-------------------------------------   ---- 
End-of-path arrival time (ps)           8261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q  macrocell53   1250   1250  66715  RISE       1
\QuadDec_M1:Net_1251\/main_4   macrocell42   7011   8261  71562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 71562p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8261
-------------------------------------   ---- 
End-of-path arrival time (ps)           8261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q         macrocell53   1250   1250  66715  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_3  macrocell54   7011   8261  71562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:Net_1251\/main_6
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 71717p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8107
-------------------------------------   ---- 
End-of-path arrival time (ps)           8107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q  macrocell69   1250   1250  66641  RISE       1
\QuadDec_M2:Net_1251\/main_6     macrocell56   6857   8107  71717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 71717p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8107
-------------------------------------   ---- 
End-of-path arrival time (ps)           8107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q     macrocell69   1250   1250  66641  RISE       1
\QuadDec_M2:bQuadDec:error\/main_5  macrocell67   6857   8107  71717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:Net_1203\/main_4
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 71902p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7921
-------------------------------------   ---- 
End-of-path arrival time (ps)           7921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q  macrocell67   1250   1250  69316  RISE       1
\QuadDec_M2:Net_1203\/main_4   macrocell63   6671   7921  71902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 72020p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7803
-------------------------------------   ---- 
End-of-path arrival time (ps)           7803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  60315  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  60315  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  60315  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell43     4413   7803  72020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell43         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Net_1203\/main_0
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 72029p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7795
-------------------------------------   ---- 
End-of-path arrival time (ps)           7795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q       macrocell66   1250   1250  61785  RISE       1
\QuadDec_M2:Net_1203\/main_0  macrocell63   6545   7795  72029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:Net_1251\/main_3
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 72083p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7741
-------------------------------------   ---- 
End-of-path arrival time (ps)           7741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q  macrocell51   1250   1250  67624  RISE       1
\QuadDec_M1:Net_1251\/main_3         macrocell42   6491   7741  72083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 72083p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7741
-------------------------------------   ---- 
End-of-path arrival time (ps)           7741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q   macrocell51   1250   1250  67624  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_2  macrocell54   6491   7741  72083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 72180p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7643
-------------------------------------   ---- 
End-of-path arrival time (ps)           7643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  59895  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  59895  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  59895  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell44     4143   7643  72180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell44         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Net_1275\/main_0
Capture Clock  : \QuadDec_M1:Net_1275\/clock_0
Path slack     : 72180p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7643
-------------------------------------   ---- 
End-of-path arrival time (ps)           7643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  59895  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  59895  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  59895  RISE       1
\QuadDec_M1:Net_1275\/main_0                             macrocell45     4143   7643  72180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1275\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 72243p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7581
-------------------------------------   ---- 
End-of-path arrival time (ps)           7581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q     macrocell54   1250   1250  65797  RISE       1
\QuadDec_M1:bQuadDec:error\/main_4  macrocell53   6331   7581  72243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 72314p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7509
-------------------------------------   ---- 
End-of-path arrival time (ps)           7509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q       macrocell69   1250   1250  66641  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_5  macrocell69   6259   7509  72314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:Net_1260\/main_3
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 72326p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7497
-------------------------------------   ---- 
End-of-path arrival time (ps)           7497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q  macrocell69   1250   1250  66641  RISE       1
\QuadDec_M2:Net_1260\/main_3     macrocell66   6247   7497  72326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 72326p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7497
-------------------------------------   ---- 
End-of-path arrival time (ps)           7497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q       macrocell69   1250   1250  66641  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_5  macrocell68   6247   7497  72326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 72419p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7405
-------------------------------------   ---- 
End-of-path arrival time (ps)           7405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell58     3905   7405  72419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell58         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1203\/main_4
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 72489p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7334
-------------------------------------   ---- 
End-of-path arrival time (ps)           7334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q  macrocell53   1250   1250  66715  RISE       1
\QuadDec_M1:Net_1203\/main_4   macrocell49   6084   7334  72489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 72489p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7334
-------------------------------------   ---- 
End-of-path arrival time (ps)           7334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q         macrocell53   1250   1250  66715  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_3  macrocell55   6084   7334  72489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:Net_1251\/main_2
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 72520p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7304
-------------------------------------   ---- 
End-of-path arrival time (ps)           7304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell50   1250   1250  67772  RISE       1
\QuadDec_M1:Net_1251\/main_2         macrocell42   6054   7304  72520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 72520p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7304
-------------------------------------   ---- 
End-of-path arrival time (ps)           7304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q   macrocell50   1250   1250  67772  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_1  macrocell54   6054   7304  72520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 72593p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4680
-------------------------------------   ---- 
End-of-path arrival time (ps)           4680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                                    macrocell42     1250   1250  66461  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   3430   4680  72593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 72594p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                                    macrocell42     1250   1250  66461  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   3429   4679  72594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M1:Net_1275\/main_1
Capture Clock  : \QuadDec_M1:Net_1275\/clock_0
Path slack     : 72599p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7224
-------------------------------------   ---- 
End-of-path arrival time (ps)           7224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  60315  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  60315  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  60315  RISE       1
\QuadDec_M1:Net_1275\/main_1                             macrocell45     3834   7224  72599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1275\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:Net_1260\/main_2
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 72750p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7073
-------------------------------------   ---- 
End-of-path arrival time (ps)           7073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q  macrocell54   1250   1250  65797  RISE       1
\QuadDec_M1:Net_1260\/main_2     macrocell52   5823   7073  72750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Net_1275\/main_0
Capture Clock  : \QuadDec_M2:Net_1275\/clock_0
Path slack     : 72820p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7004
-------------------------------------   ---- 
End-of-path arrival time (ps)           7004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  60818  RISE       1
\QuadDec_M2:Net_1275\/main_0                             macrocell59     3504   7004  72820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1275\/clock_0                              macrocell59         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 72822p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7001
-------------------------------------   ---- 
End-of-path arrival time (ps)           7001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q   macrocell65   1250   1250  65294  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_2  macrocell69   5751   7001  72822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 72831p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6993
-------------------------------------   ---- 
End-of-path arrival time (ps)           6993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q   macrocell65   1250   1250  65294  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_2  macrocell68   5743   6993  72831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 72959p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6864
-------------------------------------   ---- 
End-of-path arrival time (ps)           6864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q     macrocell55   1250   1250  66500  RISE       1
\QuadDec_M1:bQuadDec:error\/main_5  macrocell53   5614   6864  72959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1260\/main_3
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 72961p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6862
-------------------------------------   ---- 
End-of-path arrival time (ps)           6862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q  macrocell55   1250   1250  66500  RISE       1
\QuadDec_M1:Net_1260\/main_3     macrocell52   5612   6862  72961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:Net_1203\/main_3
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 73008p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6815
-------------------------------------   ---- 
End-of-path arrival time (ps)           6815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q  macrocell51   1250   1250  67624  RISE       1
\QuadDec_M1:Net_1203\/main_3         macrocell49   5565   6815  73008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 73008p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6815
-------------------------------------   ---- 
End-of-path arrival time (ps)           6815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q   macrocell51   1250   1250  67624  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_2  macrocell55   5565   6815  73008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 73097p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6726
-------------------------------------   ---- 
End-of-path arrival time (ps)           6726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q             macrocell52   1250   1250  58621  RISE       1
\QuadDec_M1:bQuadDec:error\/main_0  macrocell53   5476   6726  73097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M1:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73129p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6694
-------------------------------------   ---- 
End-of-path arrival time (ps)           6694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  70487  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  70487  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  70487  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:prevCompare\/main_0          macrocell46     3064   6694  73129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell46         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1251\/main_5
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 73159p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6664
-------------------------------------   ---- 
End-of-path arrival time (ps)           6664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q  macrocell68   1250   1250  68092  RISE       1
\QuadDec_M2:Net_1251\/main_5     macrocell56   5414   6664  73159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 73159p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6664
-------------------------------------   ---- 
End-of-path arrival time (ps)           6664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q     macrocell68   1250   1250  68092  RISE       1
\QuadDec_M2:bQuadDec:error\/main_4  macrocell67   5414   6664  73159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1260\/main_1
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 73177p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6646
-------------------------------------   ---- 
End-of-path arrival time (ps)           6646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q  macrocell53   1250   1250  66715  RISE       1
\QuadDec_M1:Net_1260\/main_1   macrocell52   5396   6646  73177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 73246p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6577
-------------------------------------   ---- 
End-of-path arrival time (ps)           6577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  62127  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  62127  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  62127  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell57     3187   6577  73246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell57         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 73259p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6564
-------------------------------------   ---- 
End-of-path arrival time (ps)           6564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q   macrocell64   1250   1250  68708  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_1  macrocell68   5314   6564  73259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 73276p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6547
-------------------------------------   ---- 
End-of-path arrival time (ps)           6547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q   macrocell64   1250   1250  68708  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_1  macrocell69   5297   6547  73276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M2:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73291p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6532
-------------------------------------   ---- 
End-of-path arrival time (ps)           6532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  70081  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  70081  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  70081  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:prevCompare\/main_0          macrocell60     2902   6532  73291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell60         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:Net_1260\/main_1
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 73308p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6515
-------------------------------------   ---- 
End-of-path arrival time (ps)           6515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q  macrocell67   1250   1250  69316  RISE       1
\QuadDec_M2:Net_1260\/main_1   macrocell66   5265   6515  73308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 73308p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6515
-------------------------------------   ---- 
End-of-path arrival time (ps)           6515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q         macrocell67   1250   1250  69316  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_3  macrocell68   5265   6515  73308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 73324p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6499
-------------------------------------   ---- 
End-of-path arrival time (ps)           6499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q         macrocell67   1250   1250  69316  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_3  macrocell69   5249   6499  73324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:Net_1203\/main_2
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 73446p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6378
-------------------------------------   ---- 
End-of-path arrival time (ps)           6378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell50   1250   1250  67772  RISE       1
\QuadDec_M1:Net_1203\/main_2         macrocell49   5128   6378  73446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 73446p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6378
-------------------------------------   ---- 
End-of-path arrival time (ps)           6378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q   macrocell50   1250   1250  67772  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_1  macrocell55   5128   6378  73446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:Net_1203\/main_5
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 73625p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6198
-------------------------------------   ---- 
End-of-path arrival time (ps)           6198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q  macrocell54   1250   1250  65797  RISE       1
\QuadDec_M1:Net_1203\/main_5     macrocell49   4948   6198  73625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 73625p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6198
-------------------------------------   ---- 
End-of-path arrival time (ps)           6198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q       macrocell54   1250   1250  65797  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_4  macrocell55   4948   6198  73625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 73714p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9620
-------------------------------------   ---- 
End-of-path arrival time (ps)           9620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                             macrocell52    1250   1250  58621  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   8370   9620  73714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M2:Net_1275\/main_1
Capture Clock  : \QuadDec_M2:Net_1275\/clock_0
Path slack     : 74128p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  62127  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  62127  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  62127  RISE       1
\QuadDec_M2:Net_1275\/main_1                             macrocell59     2305   5695  74128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1275\/clock_0                              macrocell59         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 74179p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q       macrocell53   1250   1250  66715  RISE       1
\QuadDec_M1:bQuadDec:error\/main_3  macrocell53   4395   5645  74179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:Net_1251\/main_2
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 74339p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q  macrocell64   1250   1250  68708  RISE       1
\QuadDec_M2:Net_1251\/main_2         macrocell56   4234   5484  74339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 74339p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q  macrocell64   1250   1250  68708  RISE       1
\QuadDec_M2:bQuadDec:error\/main_1   macrocell67   4234   5484  74339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 74341p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q  macrocell51   1250   1250  67624  RISE       1
\QuadDec_M1:bQuadDec:error\/main_2   macrocell53   4233   5483  74341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Net_1260\/main_0
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 74349p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q       macrocell52   1250   1250  58621  RISE       1
\QuadDec_M1:Net_1260\/main_0  macrocell52   4224   5474  74349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 74380p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8453
-------------------------------------   ---- 
End-of-path arrival time (ps)           8453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q          macrocell67    1250   1250  69316  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_3  statusicell4   7203   8453  74380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:Net_1251\/main_4
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 74393p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q  macrocell67   1250   1250  69316  RISE       1
\QuadDec_M2:Net_1251\/main_4   macrocell56   4181   5431  74393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 74393p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q       macrocell67   1250   1250  69316  RISE       1
\QuadDec_M2:bQuadDec:error\/main_3  macrocell67   4181   5431  74393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 74509p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8324
-------------------------------------   ---- 
End-of-path arrival time (ps)           8324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q                macrocell66    1250   1250  61785  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_2  statusicell4   7074   8324  74509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 74555p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8278
-------------------------------------   ---- 
End-of-path arrival time (ps)           8278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                macrocell52    1250   1250  58621  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_2  statusicell2   7028   8278  74555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:Net_1251\/main_0
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 74613p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q       macrocell56   1250   1250  63695  RISE       1
\QuadDec_M2:Net_1251\/main_0  macrocell56   3960   5210  74613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 74631p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8202
-------------------------------------   ---- 
End-of-path arrival time (ps)           8202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  59895  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  59895  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  59895  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    4702   8202  74631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 74770p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/q       macrocell36   1250   1250  70666  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/main_0  macrocell37   3803   5053  74770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 74872p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7961
-------------------------------------   ---- 
End-of-path arrival time (ps)           7961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  60818  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    4461   7961  74872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Net_1251\/main_1
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 74882p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4941
-------------------------------------   ---- 
End-of-path arrival time (ps)           4941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q       macrocell66   1250   1250  61785  RISE       1
\QuadDec_M2:Net_1251\/main_1  macrocell56   3691   4941  74882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 74882p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4941
-------------------------------------   ---- 
End-of-path arrival time (ps)           4941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q             macrocell66   1250   1250  61785  RISE       1
\QuadDec_M2:bQuadDec:error\/main_0  macrocell67   3691   4941  74882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75059p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q       macrocell50   1250   1250  67772  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_3  macrocell50   3514   4764  75059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 75069p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell50   1250   1250  67772  RISE       1
\QuadDec_M1:bQuadDec:error\/main_1   macrocell53   3504   4754  75069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:Net_1251\/main_0
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 75292p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q       macrocell42   1250   1250  66461  RISE       1
\QuadDec_M1:Net_1251\/main_0  macrocell42   3282   4532  75292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1251\/main_6
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 75348p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q  macrocell55   1250   1250  66500  RISE       1
\QuadDec_M1:Net_1251\/main_6     macrocell42   3225   4475  75348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 75348p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q       macrocell55   1250   1250  66500  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_5  macrocell54   3225   4475  75348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75380p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4444
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q       macrocell65   1250   1250  65294  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_3  macrocell65   3194   4444  75380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1260\/main_2
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 75463p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q  macrocell68   1250   1250  68092  RISE       1
\QuadDec_M2:Net_1260\/main_2     macrocell66   3110   4360  75463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 75463p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q       macrocell68   1250   1250  68092  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_4  macrocell68   3110   4360  75463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 75466p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q       macrocell68   1250   1250  68092  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_4  macrocell69   3107   4357  75466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 75660p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/q       macrocell30   1250   1250  75660  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/main_0  macrocell31   2914   4164  75660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell31         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75660p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/q  macrocell30   1250   1250  75660  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_0  macrocell50   2914   4164  75660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1203\/q
Path End       : \QuadDec_M2:Net_1203\/main_1
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 75880p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1203\/q       macrocell63   1250   1250  62875  RISE       1
\QuadDec_M2:Net_1203\/main_1  macrocell63   2693   3943  75880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1203\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 75883p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1203\/q                              macrocell63   1250   1250  62875  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell62   2690   3940  75883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell62         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75942p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q       macrocell51   1250   1250  67624  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_3  macrocell51   2632   3882  75942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:Net_1251\/main_5
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 75957p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q  macrocell54   1250   1250  65797  RISE       1
\QuadDec_M1:Net_1251\/main_5     macrocell42   2617   3867  75957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 75957p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q       macrocell54   1250   1250  65797  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_4  macrocell54   2617   3867  75957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 75958p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/q       macrocell40   1250   1250  75958  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/main_0  macrocell41   2615   3865  75958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/clock_0             macrocell41         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75964p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/q  macrocell40   1250   1250  75958  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_1  macrocell65   2609   3859  75964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Net_1260\/main_0
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 75969p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q       macrocell66   1250   1250  61785  RISE       1
\QuadDec_M2:Net_1260\/main_0  macrocell66   2604   3854  75969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 75969p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q               macrocell66   1250   1250  61785  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_0  macrocell68   2604   3854  75969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 75971p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q               macrocell66   1250   1250  61785  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_0  macrocell69   2602   3852  75971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75990p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/q  macrocell31   1250   1250  75990  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_1  macrocell50   2583   3833  75990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 75992p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/q       macrocell31   1250   1250  75990  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/main_0  macrocell32   2581   3831  75992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/clock_0             macrocell32         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:Net_1203\/main_2
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 76038p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q  macrocell64   1250   1250  68708  RISE       1
\QuadDec_M2:Net_1203\/main_2         macrocell63   2536   3786  76038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76038p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q       macrocell64   1250   1250  68708  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_3  macrocell64   2536   3786  76038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76261p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/clock_0             macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/q  macrocell32   1250   1250  76261  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_2  macrocell50   2312   3562  76261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76274p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/q  macrocell35   1250   1250  76274  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_2  macrocell51   2299   3549  76274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1203\/main_6
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 76274p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q  macrocell55   1250   1250  66500  RISE       1
\QuadDec_M1:Net_1203\/main_6     macrocell49   2299   3549  76274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 76274p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q       macrocell55   1250   1250  66500  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_5  macrocell55   2299   3549  76274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 76276p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/q       macrocell34   1250   1250  76276  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/main_0  macrocell35   2297   3547  76276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/clock_0             macrocell35         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76276p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/q  macrocell34   1250   1250  76276  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_1  macrocell51   2297   3547  76276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 76278p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/q       macrocell39   1250   1250  76278  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/main_0  macrocell40   2295   3545  76278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76278p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/q  macrocell39   1250   1250  76278  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_0  macrocell65   2295   3545  76278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1203\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1203\/q                              macrocell49   1250   1250  63995  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell48   2295   3545  76279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell48         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1203\/q
Path End       : \QuadDec_M1:Net_1203\/main_1
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1203\/q       macrocell49   1250   1250  63995  RISE       1
\QuadDec_M1:Net_1203\/main_1  macrocell49   2295   3545  76279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 76286p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell33         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/q       macrocell33   1250   1250  76286  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/main_0  macrocell34   2287   3537  76286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell34         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76286p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/q  macrocell33   1250   1250  76286  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_0  macrocell51   2287   3537  76286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76288p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/clock_0             macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/q  macrocell41   1250   1250  76288  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_2  macrocell65   2285   3535  76288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76330p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/q  macrocell38   1250   1250  76330  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_2  macrocell64   2243   3493  76330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 76853p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q          macrocell53    1250   1250  66715  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_3  statusicell2   4731   5981  76853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 77333p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q                             macrocell66    1250   1250  61785  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   4750   6000  77333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 947933p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31890
-------------------------------------   ----- 
End-of-path arrival time (ps)           31890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47  10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell77  11001  31890  947933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 947933p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31890
-------------------------------------   ----- 
End-of-path arrival time (ps)           31890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47  10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell80  11001  31890  947933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 947933p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31890
-------------------------------------   ----- 
End-of-path arrival time (ps)           31890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell101  11001  31890  947933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 947976p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31847
-------------------------------------   ----- 
End-of-path arrival time (ps)           31847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell129  10958  31847  947976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 947976p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31847
-------------------------------------   ----- 
End-of-path arrival time (ps)           31847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell134  10958  31847  947976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell134        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 947976p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31847
-------------------------------------   ----- 
End-of-path arrival time (ps)           31847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell139  10958  31847  947976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell139        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 948863p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30960
-------------------------------------   ----- 
End-of-path arrival time (ps)           30960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47  10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell97  10071  30960  948863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 948863p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30960
-------------------------------------   ----- 
End-of-path arrival time (ps)           30960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell121  10071  30960  948863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 949262p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30561
-------------------------------------   ----- 
End-of-path arrival time (ps)           30561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47  10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell94   9672  30561  949262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 949262p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30561
-------------------------------------   ----- 
End-of-path arrival time (ps)           30561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell112   9672  30561  949262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 949262p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30561
-------------------------------------   ----- 
End-of-path arrival time (ps)           30561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell118   9672  30561  949262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 949262p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30561
-------------------------------------   ----- 
End-of-path arrival time (ps)           30561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell130   9672  30561  949262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell130        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 949662p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30161
-------------------------------------   ----- 
End-of-path arrival time (ps)           30161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47  10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell91   9272  30161  949662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 949662p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30161
-------------------------------------   ----- 
End-of-path arrival time (ps)           30161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47  10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell98   9272  30161  949662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 949662p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30161
-------------------------------------   ----- 
End-of-path arrival time (ps)           30161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell107   9272  30161  949662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 949662p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30161
-------------------------------------   ----- 
End-of-path arrival time (ps)           30161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell119   9272  30161  949662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 949686p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30137
-------------------------------------   ----- 
End-of-path arrival time (ps)           30137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47  10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell79   9248  30137  949686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 949686p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30137
-------------------------------------   ----- 
End-of-path arrival time (ps)           30137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47  10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell95   9248  30137  949686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 949686p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30137
-------------------------------------   ----- 
End-of-path arrival time (ps)           30137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell122   9248  30137  949686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 949686p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30137
-------------------------------------   ----- 
End-of-path arrival time (ps)           30137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell128   9248  30137  949686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell128        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 949881p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29942
-------------------------------------   ----- 
End-of-path arrival time (ps)           29942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47  10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell76   9053  29942  949881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 949881p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29942
-------------------------------------   ----- 
End-of-path arrival time (ps)           29942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47  10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell87   9053  29942  949881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 949881p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29942
-------------------------------------   ----- 
End-of-path arrival time (ps)           29942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell108   9053  29942  949881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 950118p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29705
-------------------------------------   ----- 
End-of-path arrival time (ps)           29705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47  10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell86   8816  29705  950118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 950118p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29705
-------------------------------------   ----- 
End-of-path arrival time (ps)           29705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell114   8816  29705  950118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell114        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 950118p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29705
-------------------------------------   ----- 
End-of-path arrival time (ps)           29705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell116   8816  29705  950118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 950130p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29693
-------------------------------------   ----- 
End-of-path arrival time (ps)           29693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47  10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell83   8804  29693  950130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 950130p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29693
-------------------------------------   ----- 
End-of-path arrival time (ps)           29693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47  10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell99   8804  29693  950130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 950130p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29693
-------------------------------------   ----- 
End-of-path arrival time (ps)           29693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell105   8804  29693  950130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 950130p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29693
-------------------------------------   ----- 
End-of-path arrival time (ps)           29693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell132   8804  29693  950130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell132        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 950453p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29370
-------------------------------------   ----- 
End-of-path arrival time (ps)           29370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47  10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell93   8481  29370  950453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 950453p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29370
-------------------------------------   ----- 
End-of-path arrival time (ps)           29370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47  10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell96   8481  29370  950453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 950453p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29370
-------------------------------------   ----- 
End-of-path arrival time (ps)           29370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell115   8481  29370  950453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 952018p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27805
-------------------------------------   ----- 
End-of-path arrival time (ps)           27805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell126   6916  27805  952018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 952018p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27805
-------------------------------------   ----- 
End-of-path arrival time (ps)           27805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell131   6916  27805  952018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell131        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 953044p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26780
-------------------------------------   ----- 
End-of-path arrival time (ps)           26780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47  10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell89   5890  26780  953044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 953044p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26780
-------------------------------------   ----- 
End-of-path arrival time (ps)           26780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47  10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell90   5890  26780  953044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 953044p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26780
-------------------------------------   ----- 
End-of-path arrival time (ps)           26780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell127   5890  26780  953044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 953067p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26756
-------------------------------------   ----- 
End-of-path arrival time (ps)           26756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47  10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell85   5867  26756  953067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 953067p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26756
-------------------------------------   ----- 
End-of-path arrival time (ps)           26756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47  10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell92   5867  26756  953067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 953067p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26756
-------------------------------------   ----- 
End-of-path arrival time (ps)           26756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell137   5867  26756  953067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell137        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 953067p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26756
-------------------------------------   ----- 
End-of-path arrival time (ps)           26756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell138   5867  26756  953067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell138        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 954045p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25778
-------------------------------------   ----- 
End-of-path arrival time (ps)           25778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell100   4889  25778  954045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 954045p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25778
-------------------------------------   ----- 
End-of-path arrival time (ps)           25778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell109   4889  25778  954045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 954045p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25778
-------------------------------------   ----- 
End-of-path arrival time (ps)           25778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell110   4889  25778  954045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 954045p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25778
-------------------------------------   ----- 
End-of-path arrival time (ps)           25778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell124   4889  25778  954045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 954057p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25766
-------------------------------------   ----- 
End-of-path arrival time (ps)           25766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47  10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell84   4877  25766  954057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 954057p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25766
-------------------------------------   ----- 
End-of-path arrival time (ps)           25766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell102   4877  25766  954057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 954057p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25766
-------------------------------------   ----- 
End-of-path arrival time (ps)           25766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell120   4877  25766  954057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 954057p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25766
-------------------------------------   ----- 
End-of-path arrival time (ps)           25766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell135   4877  25766  954057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 954131p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25693
-------------------------------------   ----- 
End-of-path arrival time (ps)           25693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47  10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell81   4803  25693  954131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 954131p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25693
-------------------------------------   ----- 
End-of-path arrival time (ps)           25693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell103   4803  25693  954131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 954131p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25693
-------------------------------------   ----- 
End-of-path arrival time (ps)           25693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell125   4803  25693  954131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 954131p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25693
-------------------------------------   ----- 
End-of-path arrival time (ps)           25693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell136   4803  25693  954131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell136        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 954131p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25692
-------------------------------------   ----- 
End-of-path arrival time (ps)           25692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell117   4803  25692  954131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 954131p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25692
-------------------------------------   ----- 
End-of-path arrival time (ps)           25692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell133   4803  25692  954131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 954135p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25688
-------------------------------------   ----- 
End-of-path arrival time (ps)           25688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell104   4799  25688  954135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 954135p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25688
-------------------------------------   ----- 
End-of-path arrival time (ps)           25688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell106   4799  25688  954135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 954135p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25688
-------------------------------------   ----- 
End-of-path arrival time (ps)           25688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell111   4799  25688  954135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 954135p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25688
-------------------------------------   ----- 
End-of-path arrival time (ps)           25688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell123   4799  25688  954135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 954187p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25636
-------------------------------------   ----- 
End-of-path arrival time (ps)           25636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47  10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell78   4747  25636  954187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 954187p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25636
-------------------------------------   ----- 
End-of-path arrival time (ps)           25636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47  10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell82   4747  25636  954187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 954187p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25636
-------------------------------------   ----- 
End-of-path arrival time (ps)           25636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47  10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell88   4747  25636  954187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 954187p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25636
-------------------------------------   ----- 
End-of-path arrival time (ps)           25636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell47   10111  11361  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14711  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2829  17539  947933  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20889  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell113   4747  25636  954187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell113        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 957382p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22441
-------------------------------------   ----- 
End-of-path arrival time (ps)           22441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell75   1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell85  21191  22441  957382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 957382p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22441
-------------------------------------   ----- 
End-of-path arrival time (ps)           22441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell92  21191  22441  957382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 957382p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22441
-------------------------------------   ----- 
End-of-path arrival time (ps)           22441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell137  21191  22441  957382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell137        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 957382p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22441
-------------------------------------   ----- 
End-of-path arrival time (ps)           22441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell138  21191  22441  957382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell138        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 957391p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22433
-------------------------------------   ----- 
End-of-path arrival time (ps)           22433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell89  21183  22433  957391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 957391p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22433
-------------------------------------   ----- 
End-of-path arrival time (ps)           22433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell90  21183  22433  957391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 957391p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22433
-------------------------------------   ----- 
End-of-path arrival time (ps)           22433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell127  21183  22433  957391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 957476p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22347
-------------------------------------   ----- 
End-of-path arrival time (ps)           22347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell91  21097  22347  957476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 957476p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22347
-------------------------------------   ----- 
End-of-path arrival time (ps)           22347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell98  21097  22347  957476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 957476p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22347
-------------------------------------   ----- 
End-of-path arrival time (ps)           22347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell107  21097  22347  957476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 957476p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22347
-------------------------------------   ----- 
End-of-path arrival time (ps)           22347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell119  21097  22347  957476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 957489p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22334
-------------------------------------   ----- 
End-of-path arrival time (ps)           22334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell75   1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell79  21084  22334  957489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 957489p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22334
-------------------------------------   ----- 
End-of-path arrival time (ps)           22334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell95  21084  22334  957489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 957489p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22334
-------------------------------------   ----- 
End-of-path arrival time (ps)           22334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell122  21084  22334  957489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 957489p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22334
-------------------------------------   ----- 
End-of-path arrival time (ps)           22334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell128  21084  22334  957489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell128        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 958482p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21341
-------------------------------------   ----- 
End-of-path arrival time (ps)           21341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell93  20091  21341  958482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 958482p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21341
-------------------------------------   ----- 
End-of-path arrival time (ps)           21341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell96  20091  21341  958482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 958482p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21341
-------------------------------------   ----- 
End-of-path arrival time (ps)           21341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell115  20091  21341  958482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 958491p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21333
-------------------------------------   ----- 
End-of-path arrival time (ps)           21333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell75   1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell76  20083  21333  958491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 958491p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21333
-------------------------------------   ----- 
End-of-path arrival time (ps)           21333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell87  20083  21333  958491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 958491p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21333
-------------------------------------   ----- 
End-of-path arrival time (ps)           21333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell108  20083  21333  958491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 958631p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21192
-------------------------------------   ----- 
End-of-path arrival time (ps)           21192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell71   1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell85  19942  21192  958631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 958631p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21192
-------------------------------------   ----- 
End-of-path arrival time (ps)           21192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell92  19942  21192  958631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 958631p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21192
-------------------------------------   ----- 
End-of-path arrival time (ps)           21192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell137  19942  21192  958631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell137        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 958631p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21192
-------------------------------------   ----- 
End-of-path arrival time (ps)           21192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell138  19942  21192  958631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell138        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 959205p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20619
-------------------------------------   ----- 
End-of-path arrival time (ps)           20619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell89  19369  20619  959205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 959205p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20619
-------------------------------------   ----- 
End-of-path arrival time (ps)           20619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell90  19369  20619  959205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 959205p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20619
-------------------------------------   ----- 
End-of-path arrival time (ps)           20619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell127  19369  20619  959205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 959764p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20059
-------------------------------------   ----- 
End-of-path arrival time (ps)           20059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell72   1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell76  18809  20059  959764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 959764p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20059
-------------------------------------   ----- 
End-of-path arrival time (ps)           20059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell87  18809  20059  959764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 959764p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20059
-------------------------------------   ----- 
End-of-path arrival time (ps)           20059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell108  18809  20059  959764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 960076p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19748
-------------------------------------   ----- 
End-of-path arrival time (ps)           19748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell93  18498  19748  960076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 960076p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19748
-------------------------------------   ----- 
End-of-path arrival time (ps)           19748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell96  18498  19748  960076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 960076p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19748
-------------------------------------   ----- 
End-of-path arrival time (ps)           19748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell115  18498  19748  960076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 960321p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19502
-------------------------------------   ----- 
End-of-path arrival time (ps)           19502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell129  18252  19502  960321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 960321p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19502
-------------------------------------   ----- 
End-of-path arrival time (ps)           19502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell134  18252  19502  960321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell134        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 960321p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19502
-------------------------------------   ----- 
End-of-path arrival time (ps)           19502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell139  18252  19502  960321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell139        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 960664p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19160
-------------------------------------   ----- 
End-of-path arrival time (ps)           19160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell91  17910  19160  960664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 960664p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19160
-------------------------------------   ----- 
End-of-path arrival time (ps)           19160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell98  17910  19160  960664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 960664p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19160
-------------------------------------   ----- 
End-of-path arrival time (ps)           19160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell107  17910  19160  960664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 960664p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19160
-------------------------------------   ----- 
End-of-path arrival time (ps)           19160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell119  17910  19160  960664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 961001p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18822
-------------------------------------   ----- 
End-of-path arrival time (ps)           18822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell71   1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell79  17572  18822  961001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 961001p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18822
-------------------------------------   ----- 
End-of-path arrival time (ps)           18822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell95  17572  18822  961001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 961001p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18822
-------------------------------------   ----- 
End-of-path arrival time (ps)           18822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell122  17572  18822  961001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 961001p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18822
-------------------------------------   ----- 
End-of-path arrival time (ps)           18822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell128  17572  18822  961001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell128        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 961050p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18774
-------------------------------------   ----- 
End-of-path arrival time (ps)           18774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell71   1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell76  17524  18774  961050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 961050p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18774
-------------------------------------   ----- 
End-of-path arrival time (ps)           18774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell87  17524  18774  961050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 961050p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18774
-------------------------------------   ----- 
End-of-path arrival time (ps)           18774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell108  17524  18774  961050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 961240p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18583
-------------------------------------   ----- 
End-of-path arrival time (ps)           18583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell72   1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell79  17333  18583  961240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 961240p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18583
-------------------------------------   ----- 
End-of-path arrival time (ps)           18583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell95  17333  18583  961240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 961240p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18583
-------------------------------------   ----- 
End-of-path arrival time (ps)           18583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell122  17333  18583  961240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 961240p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18583
-------------------------------------   ----- 
End-of-path arrival time (ps)           18583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell128  17333  18583  961240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell128        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 961328p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18496
-------------------------------------   ----- 
End-of-path arrival time (ps)           18496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell72   1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell78  17246  18496  961328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 961328p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18496
-------------------------------------   ----- 
End-of-path arrival time (ps)           18496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell72   1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell82  17246  18496  961328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 961328p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18496
-------------------------------------   ----- 
End-of-path arrival time (ps)           18496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell88  17246  18496  961328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 961328p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18496
-------------------------------------   ----- 
End-of-path arrival time (ps)           18496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell113  17246  18496  961328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell113        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 961558p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18265
-------------------------------------   ----- 
End-of-path arrival time (ps)           18265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell91  17015  18265  961558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 961558p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18265
-------------------------------------   ----- 
End-of-path arrival time (ps)           18265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell98  17015  18265  961558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 961558p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18265
-------------------------------------   ----- 
End-of-path arrival time (ps)           18265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell107  17015  18265  961558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 961558p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18265
-------------------------------------   ----- 
End-of-path arrival time (ps)           18265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell119  17015  18265  961558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 961678p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18146
-------------------------------------   ----- 
End-of-path arrival time (ps)           18146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell129  16896  18146  961678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 961678p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18146
-------------------------------------   ----- 
End-of-path arrival time (ps)           18146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell134  16896  18146  961678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell134        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 961678p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18146
-------------------------------------   ----- 
End-of-path arrival time (ps)           18146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell139  16896  18146  961678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell139        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 961891p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17932
-------------------------------------   ----- 
End-of-path arrival time (ps)           17932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell72   1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell81  16682  17932  961891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 961891p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17932
-------------------------------------   ----- 
End-of-path arrival time (ps)           17932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell103  16682  17932  961891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 961891p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17932
-------------------------------------   ----- 
End-of-path arrival time (ps)           17932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell125  16682  17932  961891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 961891p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17932
-------------------------------------   ----- 
End-of-path arrival time (ps)           17932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell136  16682  17932  961891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell136        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 962304p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17520
-------------------------------------   ----- 
End-of-path arrival time (ps)           17520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell86  16270  17520  962304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 962304p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17520
-------------------------------------   ----- 
End-of-path arrival time (ps)           17520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell114  16270  17520  962304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell114        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 962304p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17520
-------------------------------------   ----- 
End-of-path arrival time (ps)           17520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell116  16270  17520  962304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 962316p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17507
-------------------------------------   ----- 
End-of-path arrival time (ps)           17507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell72   1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell83  16257  17507  962316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 962316p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17507
-------------------------------------   ----- 
End-of-path arrival time (ps)           17507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell99  16257  17507  962316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 962316p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17507
-------------------------------------   ----- 
End-of-path arrival time (ps)           17507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell105  16257  17507  962316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 962316p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17507
-------------------------------------   ----- 
End-of-path arrival time (ps)           17507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell132  16257  17507  962316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell132        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 963046p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16777
-------------------------------------   ----- 
End-of-path arrival time (ps)           16777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell93  15527  16777  963046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 963046p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16777
-------------------------------------   ----- 
End-of-path arrival time (ps)           16777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell96  15527  16777  963046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 963046p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16777
-------------------------------------   ----- 
End-of-path arrival time (ps)           16777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell115  15527  16777  963046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 963230p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16593
-------------------------------------   ----- 
End-of-path arrival time (ps)           16593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell129  15343  16593  963230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 963230p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16593
-------------------------------------   ----- 
End-of-path arrival time (ps)           16593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell134  15343  16593  963230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell134        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 963230p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16593
-------------------------------------   ----- 
End-of-path arrival time (ps)           16593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell139  15343  16593  963230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell139        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 963378p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16445
-------------------------------------   ----- 
End-of-path arrival time (ps)           16445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell94  15195  16445  963378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 963378p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16445
-------------------------------------   ----- 
End-of-path arrival time (ps)           16445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell112  15195  16445  963378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 963378p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16445
-------------------------------------   ----- 
End-of-path arrival time (ps)           16445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell118  15195  16445  963378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 963378p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16445
-------------------------------------   ----- 
End-of-path arrival time (ps)           16445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell130  15195  16445  963378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell130        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 963749p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16074
-------------------------------------   ----- 
End-of-path arrival time (ps)           16074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell89  14824  16074  963749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 963749p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16074
-------------------------------------   ----- 
End-of-path arrival time (ps)           16074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell90  14824  16074  963749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 963749p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16074
-------------------------------------   ----- 
End-of-path arrival time (ps)           16074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell127  14824  16074  963749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 964145p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15678
-------------------------------------   ----- 
End-of-path arrival time (ps)           15678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell94  14428  15678  964145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 964145p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15678
-------------------------------------   ----- 
End-of-path arrival time (ps)           15678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell112  14428  15678  964145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 964145p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15678
-------------------------------------   ----- 
End-of-path arrival time (ps)           15678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell118  14428  15678  964145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 964145p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15678
-------------------------------------   ----- 
End-of-path arrival time (ps)           15678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell130  14428  15678  964145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell130        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 964336p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15487
-------------------------------------   ----- 
End-of-path arrival time (ps)           15487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell72   1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell85  14237  15487  964336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 964336p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15487
-------------------------------------   ----- 
End-of-path arrival time (ps)           15487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell92  14237  15487  964336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 964336p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15487
-------------------------------------   ----- 
End-of-path arrival time (ps)           15487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell137  14237  15487  964336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell137        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 964336p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15487
-------------------------------------   ----- 
End-of-path arrival time (ps)           15487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell138  14237  15487  964336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell138        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 964497p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15326
-------------------------------------   ----- 
End-of-path arrival time (ps)           15326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell77  14076  15326  964497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 964497p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15326
-------------------------------------   ----- 
End-of-path arrival time (ps)           15326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell80  14076  15326  964497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 964497p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15326
-------------------------------------   ----- 
End-of-path arrival time (ps)           15326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell101  14076  15326  964497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 965024p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14800
-------------------------------------   ----- 
End-of-path arrival time (ps)           14800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell97  13550  14800  965024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 965024p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14800
-------------------------------------   ----- 
End-of-path arrival time (ps)           14800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell121  13550  14800  965024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 965047p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14776
-------------------------------------   ----- 
End-of-path arrival time (ps)           14776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell129  13526  14776  965047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 965047p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14776
-------------------------------------   ----- 
End-of-path arrival time (ps)           14776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell134  13526  14776  965047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell134        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 965047p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14776
-------------------------------------   ----- 
End-of-path arrival time (ps)           14776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell139  13526  14776  965047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell139        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 965306p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14517
-------------------------------------   ----- 
End-of-path arrival time (ps)           14517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell94  13267  14517  965306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 965306p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14517
-------------------------------------   ----- 
End-of-path arrival time (ps)           14517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell112  13267  14517  965306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 965306p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14517
-------------------------------------   ----- 
End-of-path arrival time (ps)           14517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell118  13267  14517  965306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 965306p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14517
-------------------------------------   ----- 
End-of-path arrival time (ps)           14517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell130  13267  14517  965306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell130        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 965438p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14385
-------------------------------------   ----- 
End-of-path arrival time (ps)           14385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell73   1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell79  13135  14385  965438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 965438p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14385
-------------------------------------   ----- 
End-of-path arrival time (ps)           14385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell95  13135  14385  965438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 965438p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14385
-------------------------------------   ----- 
End-of-path arrival time (ps)           14385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell122  13135  14385  965438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 965438p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14385
-------------------------------------   ----- 
End-of-path arrival time (ps)           14385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell128  13135  14385  965438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell128        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 965704p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14120
-------------------------------------   ----- 
End-of-path arrival time (ps)           14120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell129  12870  14120  965704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 965704p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14120
-------------------------------------   ----- 
End-of-path arrival time (ps)           14120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell134  12870  14120  965704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell134        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 965704p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14120
-------------------------------------   ----- 
End-of-path arrival time (ps)           14120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell139  12870  14120  965704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell139        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 965730p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14093
-------------------------------------   ----- 
End-of-path arrival time (ps)           14093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell71   1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell78  12843  14093  965730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 965730p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14093
-------------------------------------   ----- 
End-of-path arrival time (ps)           14093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell71   1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell82  12843  14093  965730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 965730p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14093
-------------------------------------   ----- 
End-of-path arrival time (ps)           14093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell88  12843  14093  965730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 965730p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14093
-------------------------------------   ----- 
End-of-path arrival time (ps)           14093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell113  12843  14093  965730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell113        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 965746p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14077
-------------------------------------   ----- 
End-of-path arrival time (ps)           14077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell104  12827  14077  965746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 965746p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14077
-------------------------------------   ----- 
End-of-path arrival time (ps)           14077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell106  12827  14077  965746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 965746p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14077
-------------------------------------   ----- 
End-of-path arrival time (ps)           14077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell111  12827  14077  965746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 965746p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14077
-------------------------------------   ----- 
End-of-path arrival time (ps)           14077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell123  12827  14077  965746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 965747p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14076
-------------------------------------   ----- 
End-of-path arrival time (ps)           14076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell71   1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell81  12826  14076  965747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 965747p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14076
-------------------------------------   ----- 
End-of-path arrival time (ps)           14076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell103  12826  14076  965747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 965747p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14076
-------------------------------------   ----- 
End-of-path arrival time (ps)           14076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell125  12826  14076  965747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 965747p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14076
-------------------------------------   ----- 
End-of-path arrival time (ps)           14076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell136  12826  14076  965747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell136        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 966002p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13821
-------------------------------------   ----- 
End-of-path arrival time (ps)           13821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell91  12571  13821  966002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 966002p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13821
-------------------------------------   ----- 
End-of-path arrival time (ps)           13821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell98  12571  13821  966002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 966002p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13821
-------------------------------------   ----- 
End-of-path arrival time (ps)           13821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell107  12571  13821  966002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 966002p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13821
-------------------------------------   ----- 
End-of-path arrival time (ps)           13821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell119  12571  13821  966002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 966009p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13814
-------------------------------------   ----- 
End-of-path arrival time (ps)           13814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell75   1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell83  12564  13814  966009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 966009p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13814
-------------------------------------   ----- 
End-of-path arrival time (ps)           13814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell99  12564  13814  966009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 966009p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13814
-------------------------------------   ----- 
End-of-path arrival time (ps)           13814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell105  12564  13814  966009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 966009p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13814
-------------------------------------   ----- 
End-of-path arrival time (ps)           13814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell132  12564  13814  966009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell132        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 966023p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13801
-------------------------------------   ----- 
End-of-path arrival time (ps)           13801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell86  12551  13801  966023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 966023p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13801
-------------------------------------   ----- 
End-of-path arrival time (ps)           13801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell114  12551  13801  966023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell114        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 966023p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13801
-------------------------------------   ----- 
End-of-path arrival time (ps)           13801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell116  12551  13801  966023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 966027p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13796
-------------------------------------   ----- 
End-of-path arrival time (ps)           13796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell74   1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell79  12546  13796  966027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 966027p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13796
-------------------------------------   ----- 
End-of-path arrival time (ps)           13796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell95  12546  13796  966027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 966027p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13796
-------------------------------------   ----- 
End-of-path arrival time (ps)           13796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell122  12546  13796  966027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 966027p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13796
-------------------------------------   ----- 
End-of-path arrival time (ps)           13796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell128  12546  13796  966027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell128        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 966142p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13681
-------------------------------------   ----- 
End-of-path arrival time (ps)           13681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell104  12431  13681  966142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 966142p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13681
-------------------------------------   ----- 
End-of-path arrival time (ps)           13681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell106  12431  13681  966142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 966142p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13681
-------------------------------------   ----- 
End-of-path arrival time (ps)           13681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell111  12431  13681  966142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 966142p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13681
-------------------------------------   ----- 
End-of-path arrival time (ps)           13681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell123  12431  13681  966142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 966206p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13617
-------------------------------------   ----- 
End-of-path arrival time (ps)           13617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell75   1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell77  12367  13617  966206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 966206p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13617
-------------------------------------   ----- 
End-of-path arrival time (ps)           13617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell75   1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell80  12367  13617  966206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 966206p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13617
-------------------------------------   ----- 
End-of-path arrival time (ps)           13617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell101  12367  13617  966206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 966471p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13352
-------------------------------------   ----- 
End-of-path arrival time (ps)           13352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell97  12102  13352  966471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 966471p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13352
-------------------------------------   ----- 
End-of-path arrival time (ps)           13352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell121  12102  13352  966471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 966590p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13234
-------------------------------------   ----- 
End-of-path arrival time (ps)           13234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell91  11984  13234  966590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 966590p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13234
-------------------------------------   ----- 
End-of-path arrival time (ps)           13234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell98  11984  13234  966590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 966590p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13234
-------------------------------------   ----- 
End-of-path arrival time (ps)           13234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell107  11984  13234  966590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 966590p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13234
-------------------------------------   ----- 
End-of-path arrival time (ps)           13234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell119  11984  13234  966590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 966785p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13039
-------------------------------------   ----- 
End-of-path arrival time (ps)           13039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell83  11789  13039  966785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 966785p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13039
-------------------------------------   ----- 
End-of-path arrival time (ps)           13039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell99  11789  13039  966785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 966785p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13039
-------------------------------------   ----- 
End-of-path arrival time (ps)           13039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell105  11789  13039  966785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 966785p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13039
-------------------------------------   ----- 
End-of-path arrival time (ps)           13039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell132  11789  13039  966785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell132        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 966788p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13035
-------------------------------------   ----- 
End-of-path arrival time (ps)           13035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell86  11785  13035  966788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 966788p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13035
-------------------------------------   ----- 
End-of-path arrival time (ps)           13035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell114  11785  13035  966788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell114        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 966788p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13035
-------------------------------------   ----- 
End-of-path arrival time (ps)           13035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell116  11785  13035  966788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 967510p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12314
-------------------------------------   ----- 
End-of-path arrival time (ps)           12314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell100  11064  12314  967510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 967510p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12314
-------------------------------------   ----- 
End-of-path arrival time (ps)           12314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell109  11064  12314  967510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 967510p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12314
-------------------------------------   ----- 
End-of-path arrival time (ps)           12314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell110  11064  12314  967510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 967510p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12314
-------------------------------------   ----- 
End-of-path arrival time (ps)           12314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell124  11064  12314  967510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 967510p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12313
-------------------------------------   ----- 
End-of-path arrival time (ps)           12313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell126  11063  12313  967510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 967510p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12313
-------------------------------------   ----- 
End-of-path arrival time (ps)           12313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell131  11063  12313  967510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell131        0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 967559p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12265
-------------------------------------   ----- 
End-of-path arrival time (ps)           12265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell84  11015  12265  967559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 967559p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12265
-------------------------------------   ----- 
End-of-path arrival time (ps)           12265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell102  11015  12265  967559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 967559p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12265
-------------------------------------   ----- 
End-of-path arrival time (ps)           12265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell120  11015  12265  967559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 967559p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12265
-------------------------------------   ----- 
End-of-path arrival time (ps)           12265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell135  11015  12265  967559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 967658p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12166
-------------------------------------   ----- 
End-of-path arrival time (ps)           12166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell117  10916  12166  967658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 967658p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12166
-------------------------------------   ----- 
End-of-path arrival time (ps)           12166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell133  10916  12166  967658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 967712p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12111
-------------------------------------   ----- 
End-of-path arrival time (ps)           12111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell104  10861  12111  967712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 967712p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12111
-------------------------------------   ----- 
End-of-path arrival time (ps)           12111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell106  10861  12111  967712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 967712p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12111
-------------------------------------   ----- 
End-of-path arrival time (ps)           12111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell111  10861  12111  967712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 967712p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12111
-------------------------------------   ----- 
End-of-path arrival time (ps)           12111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell123  10861  12111  967712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 967763p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12060
-------------------------------------   ----- 
End-of-path arrival time (ps)           12060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell86  10810  12060  967763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 967763p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12060
-------------------------------------   ----- 
End-of-path arrival time (ps)           12060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell114  10810  12060  967763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell114        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 967763p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12060
-------------------------------------   ----- 
End-of-path arrival time (ps)           12060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell116  10810  12060  967763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 967803p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12021
-------------------------------------   ----- 
End-of-path arrival time (ps)           12021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell129  10771  12021  967803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 967803p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12021
-------------------------------------   ----- 
End-of-path arrival time (ps)           12021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell134  10771  12021  967803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell134        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 967803p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12021
-------------------------------------   ----- 
End-of-path arrival time (ps)           12021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell139  10771  12021  967803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell139        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 967863p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11960
-------------------------------------   ----- 
End-of-path arrival time (ps)           11960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell104  10710  11960  967863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 967863p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11960
-------------------------------------   ----- 
End-of-path arrival time (ps)           11960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell106  10710  11960  967863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 967863p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11960
-------------------------------------   ----- 
End-of-path arrival time (ps)           11960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell111  10710  11960  967863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 967863p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11960
-------------------------------------   ----- 
End-of-path arrival time (ps)           11960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell123  10710  11960  967863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 967878p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11945
-------------------------------------   ----- 
End-of-path arrival time (ps)           11945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell93  10695  11945  967878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 967878p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11945
-------------------------------------   ----- 
End-of-path arrival time (ps)           11945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell96  10695  11945  967878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 967878p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11945
-------------------------------------   ----- 
End-of-path arrival time (ps)           11945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell115  10695  11945  967878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 967909p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11914
-------------------------------------   ----- 
End-of-path arrival time (ps)           11914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell73   1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell76  10664  11914  967909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 967909p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11914
-------------------------------------   ----- 
End-of-path arrival time (ps)           11914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell87  10664  11914  967909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 967909p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11914
-------------------------------------   ----- 
End-of-path arrival time (ps)           11914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell108  10664  11914  967909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 967949p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11874
-------------------------------------   ----- 
End-of-path arrival time (ps)           11874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell93  10624  11874  967949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 967949p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11874
-------------------------------------   ----- 
End-of-path arrival time (ps)           11874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell96  10624  11874  967949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 967949p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11874
-------------------------------------   ----- 
End-of-path arrival time (ps)           11874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell115  10624  11874  967949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 968318p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11505
-------------------------------------   ----- 
End-of-path arrival time (ps)           11505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell73   1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell83  10255  11505  968318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 968318p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11505
-------------------------------------   ----- 
End-of-path arrival time (ps)           11505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell99  10255  11505  968318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 968318p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11505
-------------------------------------   ----- 
End-of-path arrival time (ps)           11505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell105  10255  11505  968318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 968318p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11505
-------------------------------------   ----- 
End-of-path arrival time (ps)           11505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell132  10255  11505  968318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell132        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 968429p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11394
-------------------------------------   ----- 
End-of-path arrival time (ps)           11394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell74   1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell76  10144  11394  968429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 968429p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11394
-------------------------------------   ----- 
End-of-path arrival time (ps)           11394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell87  10144  11394  968429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 968429p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11394
-------------------------------------   ----- 
End-of-path arrival time (ps)           11394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell108  10144  11394  968429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 968516p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11308
-------------------------------------   ----- 
End-of-path arrival time (ps)           11308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell117  10058  11308  968516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 968516p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11308
-------------------------------------   ----- 
End-of-path arrival time (ps)           11308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell133  10058  11308  968516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 968585p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11238
-------------------------------------   ----- 
End-of-path arrival time (ps)           11238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell117   9988  11238  968585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 968585p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11238
-------------------------------------   ----- 
End-of-path arrival time (ps)           11238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell133   9988  11238  968585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 968672p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -4060
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10601
-------------------------------------   ----- 
End-of-path arrival time (ps)           10601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_1      controlcell3   1210   1210  968672  RISE       1
\ADC:bSAR_SEQ:cnt_enable\/main_1      macrocell19    3790   5000  968672  RISE       1
\ADC:bSAR_SEQ:cnt_enable\/q           macrocell19    3350   8350  968672  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     2252  10601  968672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 968786p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11037
-------------------------------------   ----- 
End-of-path arrival time (ps)           11037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell74   1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell85   9787  11037  968786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 968786p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11037
-------------------------------------   ----- 
End-of-path arrival time (ps)           11037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell92   9787  11037  968786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 968786p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11037
-------------------------------------   ----- 
End-of-path arrival time (ps)           11037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell137   9787  11037  968786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell137        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 968786p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11037
-------------------------------------   ----- 
End-of-path arrival time (ps)           11037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell138   9787  11037  968786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell138        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 969021p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10802
-------------------------------------   ----- 
End-of-path arrival time (ps)           10802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell94   9552  10802  969021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 969021p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10802
-------------------------------------   ----- 
End-of-path arrival time (ps)           10802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell112   9552  10802  969021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 969021p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10802
-------------------------------------   ----- 
End-of-path arrival time (ps)           10802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell118   9552  10802  969021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 969021p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10802
-------------------------------------   ----- 
End-of-path arrival time (ps)           10802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell130   9552  10802  969021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell130        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 969048p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10775
-------------------------------------   ----- 
End-of-path arrival time (ps)           10775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell94   9525  10775  969048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 969048p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10775
-------------------------------------   ----- 
End-of-path arrival time (ps)           10775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell112   9525  10775  969048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 969048p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10775
-------------------------------------   ----- 
End-of-path arrival time (ps)           10775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell118   9525  10775  969048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 969048p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10775
-------------------------------------   ----- 
End-of-path arrival time (ps)           10775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell130   9525  10775  969048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell130        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 969054p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10769
-------------------------------------   ----- 
End-of-path arrival time (ps)           10769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell100   9519  10769  969054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 969054p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10769
-------------------------------------   ----- 
End-of-path arrival time (ps)           10769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell109   9519  10769  969054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 969054p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10769
-------------------------------------   ----- 
End-of-path arrival time (ps)           10769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell110   9519  10769  969054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 969054p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10769
-------------------------------------   ----- 
End-of-path arrival time (ps)           10769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell124   9519  10769  969054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 969206p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10617
-------------------------------------   ----- 
End-of-path arrival time (ps)           10617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  952482  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell72   8677  10617  969206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 969850p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9973
-------------------------------------   ---- 
End-of-path arrival time (ps)           9973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell100   8723   9973  969850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 969850p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9973
-------------------------------------   ---- 
End-of-path arrival time (ps)           9973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell109   8723   9973  969850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 969850p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9973
-------------------------------------   ---- 
End-of-path arrival time (ps)           9973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell110   8723   9973  969850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 969850p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9973
-------------------------------------   ---- 
End-of-path arrival time (ps)           9973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell124   8723   9973  969850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 969858p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9965
-------------------------------------   ---- 
End-of-path arrival time (ps)           9965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell126   8715   9965  969858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 969858p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9965
-------------------------------------   ---- 
End-of-path arrival time (ps)           9965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell131   8715   9965  969858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell131        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 969863p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9960
-------------------------------------   ---- 
End-of-path arrival time (ps)           9960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell72   1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell84   8710   9960  969863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 969863p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9960
-------------------------------------   ---- 
End-of-path arrival time (ps)           9960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell102   8710   9960  969863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 969863p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9960
-------------------------------------   ---- 
End-of-path arrival time (ps)           9960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell120   8710   9960  969863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 969863p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9960
-------------------------------------   ---- 
End-of-path arrival time (ps)           9960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell135   8710   9960  969863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 969963p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9860
-------------------------------------   ---- 
End-of-path arrival time (ps)           9860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell74   1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell83   8610   9860  969963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 969963p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9860
-------------------------------------   ---- 
End-of-path arrival time (ps)           9860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell99   8610   9860  969963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 969963p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9860
-------------------------------------   ---- 
End-of-path arrival time (ps)           9860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell105   8610   9860  969963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 969963p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9860
-------------------------------------   ---- 
End-of-path arrival time (ps)           9860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell132   8610   9860  969963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell132        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 969963p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9860
-------------------------------------   ---- 
End-of-path arrival time (ps)           9860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell126   8610   9860  969963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 969963p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9860
-------------------------------------   ---- 
End-of-path arrival time (ps)           9860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell131   8610   9860  969963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell131        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 969972p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9851
-------------------------------------   ---- 
End-of-path arrival time (ps)           9851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell71   1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell84   8601   9851  969972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 969972p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9851
-------------------------------------   ---- 
End-of-path arrival time (ps)           9851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell102   8601   9851  969972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 969972p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9851
-------------------------------------   ---- 
End-of-path arrival time (ps)           9851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell120   8601   9851  969972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 969972p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9851
-------------------------------------   ---- 
End-of-path arrival time (ps)           9851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell135   8601   9851  969972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 969983p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9840
-------------------------------------   ---- 
End-of-path arrival time (ps)           9840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell86   8590   9840  969983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 969983p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9840
-------------------------------------   ---- 
End-of-path arrival time (ps)           9840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell114   8590   9840  969983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell114        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 969983p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9840
-------------------------------------   ---- 
End-of-path arrival time (ps)           9840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell116   8590   9840  969983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 970130p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9694
-------------------------------------   ---- 
End-of-path arrival time (ps)           9694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell73   1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell77   8444   9694  970130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 970130p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9694
-------------------------------------   ---- 
End-of-path arrival time (ps)           9694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell73   1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell80   8444   9694  970130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 970130p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9694
-------------------------------------   ---- 
End-of-path arrival time (ps)           9694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell101   8444   9694  970130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 970133p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9690
-------------------------------------   ---- 
End-of-path arrival time (ps)           9690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell97   8440   9690  970133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 970133p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9690
-------------------------------------   ---- 
End-of-path arrival time (ps)           9690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell121   8440   9690  970133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 970135p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9688
-------------------------------------   ---- 
End-of-path arrival time (ps)           9688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell89   8438   9688  970135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 970135p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9688
-------------------------------------   ---- 
End-of-path arrival time (ps)           9688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell90   8438   9688  970135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 970135p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9688
-------------------------------------   ---- 
End-of-path arrival time (ps)           9688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell127   8438   9688  970135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 970230p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9594
-------------------------------------   ---- 
End-of-path arrival time (ps)           9594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell89   8344   9594  970230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 970230p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9594
-------------------------------------   ---- 
End-of-path arrival time (ps)           9594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell90   8344   9594  970230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 970230p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9594
-------------------------------------   ---- 
End-of-path arrival time (ps)           9594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell127   8344   9594  970230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 970546p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9277
-------------------------------------   ---- 
End-of-path arrival time (ps)           9277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell73   1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell85   8027   9277  970546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 970546p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9277
-------------------------------------   ---- 
End-of-path arrival time (ps)           9277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell92   8027   9277  970546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 970546p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9277
-------------------------------------   ---- 
End-of-path arrival time (ps)           9277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell137   8027   9277  970546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell137        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 970546p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9277
-------------------------------------   ---- 
End-of-path arrival time (ps)           9277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell138   8027   9277  970546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell138        0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 970703p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9120
-------------------------------------   ---- 
End-of-path arrival time (ps)           9120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell100   7870   9120  970703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 970703p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9120
-------------------------------------   ---- 
End-of-path arrival time (ps)           9120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell109   7870   9120  970703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 970703p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9120
-------------------------------------   ---- 
End-of-path arrival time (ps)           9120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell110   7870   9120  970703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 970703p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9120
-------------------------------------   ---- 
End-of-path arrival time (ps)           9120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell124   7870   9120  970703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 970715p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9109
-------------------------------------   ---- 
End-of-path arrival time (ps)           9109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell75   1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell84   7859   9109  970715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 970715p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9109
-------------------------------------   ---- 
End-of-path arrival time (ps)           9109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell102   7859   9109  970715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 970715p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9109
-------------------------------------   ---- 
End-of-path arrival time (ps)           9109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell120   7859   9109  970715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 970715p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9109
-------------------------------------   ---- 
End-of-path arrival time (ps)           9109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell135   7859   9109  970715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 970970p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8853
-------------------------------------   ---- 
End-of-path arrival time (ps)           8853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell74   1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell77   7603   8853  970970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 970970p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8853
-------------------------------------   ---- 
End-of-path arrival time (ps)           8853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell74   1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell80   7603   8853  970970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 970970p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8853
-------------------------------------   ---- 
End-of-path arrival time (ps)           8853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell101   7603   8853  970970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 970981p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8842
-------------------------------------   ---- 
End-of-path arrival time (ps)           8842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell97   7592   8842  970981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 970981p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8842
-------------------------------------   ---- 
End-of-path arrival time (ps)           8842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell121   7592   8842  970981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 971078p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8745
-------------------------------------   ---- 
End-of-path arrival time (ps)           8745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  953091  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell71   6805   8745  971078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 971369p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8454
-------------------------------------   ---- 
End-of-path arrival time (ps)           8454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell126   7204   8454  971369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 971369p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8454
-------------------------------------   ---- 
End-of-path arrival time (ps)           8454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell131   7204   8454  971369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell131        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 971391p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8432
-------------------------------------   ---- 
End-of-path arrival time (ps)           8432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell94   7182   8432  971391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 971391p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8432
-------------------------------------   ---- 
End-of-path arrival time (ps)           8432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell112   7182   8432  971391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 971391p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8432
-------------------------------------   ---- 
End-of-path arrival time (ps)           8432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell118   7182   8432  971391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 971391p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8432
-------------------------------------   ---- 
End-of-path arrival time (ps)           8432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell130   7182   8432  971391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell130        0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 971577p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8247
-------------------------------------   ---- 
End-of-path arrival time (ps)           8247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell100   6997   8247  971577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 971577p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8247
-------------------------------------   ---- 
End-of-path arrival time (ps)           8247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell109   6997   8247  971577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 971577p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8247
-------------------------------------   ---- 
End-of-path arrival time (ps)           8247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell110   6997   8247  971577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 971577p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8247
-------------------------------------   ---- 
End-of-path arrival time (ps)           8247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell124   6997   8247  971577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 971582p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8241
-------------------------------------   ---- 
End-of-path arrival time (ps)           8241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell73   1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell84   6991   8241  971582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 971582p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8241
-------------------------------------   ---- 
End-of-path arrival time (ps)           8241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell102   6991   8241  971582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 971582p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8241
-------------------------------------   ---- 
End-of-path arrival time (ps)           8241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell120   6991   8241  971582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 971582p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8241
-------------------------------------   ---- 
End-of-path arrival time (ps)           8241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell135   6991   8241  971582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 971669p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8155
-------------------------------------   ---- 
End-of-path arrival time (ps)           8155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell91   6905   8155  971669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 971669p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8155
-------------------------------------   ---- 
End-of-path arrival time (ps)           8155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell98   6905   8155  971669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 971669p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8155
-------------------------------------   ---- 
End-of-path arrival time (ps)           8155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell107   6905   8155  971669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 971669p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8155
-------------------------------------   ---- 
End-of-path arrival time (ps)           8155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell119   6905   8155  971669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 971685p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8138
-------------------------------------   ---- 
End-of-path arrival time (ps)           8138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell79   6888   8138  971685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 971685p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8138
-------------------------------------   ---- 
End-of-path arrival time (ps)           8138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell95   6888   8138  971685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 971685p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8138
-------------------------------------   ---- 
End-of-path arrival time (ps)           8138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell122   6888   8138  971685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 971685p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8138
-------------------------------------   ---- 
End-of-path arrival time (ps)           8138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell128   6888   8138  971685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell128        0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 971715p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8109
-------------------------------------   ---- 
End-of-path arrival time (ps)           8109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell81   6859   8109  971715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 971715p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8109
-------------------------------------   ---- 
End-of-path arrival time (ps)           8109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell103   6859   8109  971715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 971715p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8109
-------------------------------------   ---- 
End-of-path arrival time (ps)           8109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell125   6859   8109  971715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 971715p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8109
-------------------------------------   ---- 
End-of-path arrival time (ps)           8109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell136   6859   8109  971715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell136        0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 971717p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8106
-------------------------------------   ---- 
End-of-path arrival time (ps)           8106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell126   6856   8106  971717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 971717p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8106
-------------------------------------   ---- 
End-of-path arrival time (ps)           8106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell131   6856   8106  971717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell131        0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 971769p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8054
-------------------------------------   ---- 
End-of-path arrival time (ps)           8054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell93   6804   8054  971769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 971769p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8054
-------------------------------------   ---- 
End-of-path arrival time (ps)           8054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell96   6804   8054  971769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 971769p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8054
-------------------------------------   ---- 
End-of-path arrival time (ps)           8054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell115   6804   8054  971769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 971910p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7913
-------------------------------------   ---- 
End-of-path arrival time (ps)           7913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  954805  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell70   5973   7913  971910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 972174p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7650
-------------------------------------   ---- 
End-of-path arrival time (ps)           7650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell74   1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell78   6400   7650  972174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 972174p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7650
-------------------------------------   ---- 
End-of-path arrival time (ps)           7650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell74   1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell82   6400   7650  972174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 972174p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7650
-------------------------------------   ---- 
End-of-path arrival time (ps)           7650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell88   6400   7650  972174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 972174p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7650
-------------------------------------   ---- 
End-of-path arrival time (ps)           7650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell113   6400   7650  972174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell113        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 972192p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7631
-------------------------------------   ---- 
End-of-path arrival time (ps)           7631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell74   1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell81   6381   7631  972192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 972192p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7631
-------------------------------------   ---- 
End-of-path arrival time (ps)           7631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell103   6381   7631  972192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 972192p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7631
-------------------------------------   ---- 
End-of-path arrival time (ps)           7631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell125   6381   7631  972192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 972192p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7631
-------------------------------------   ---- 
End-of-path arrival time (ps)           7631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell136   6381   7631  972192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell136        0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 972271p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7552
-------------------------------------   ---- 
End-of-path arrival time (ps)           7552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell78   6302   7552  972271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 972271p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7552
-------------------------------------   ---- 
End-of-path arrival time (ps)           7552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell82   6302   7552  972271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 972271p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7552
-------------------------------------   ---- 
End-of-path arrival time (ps)           7552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell88   6302   7552  972271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 972271p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7552
-------------------------------------   ---- 
End-of-path arrival time (ps)           7552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell113   6302   7552  972271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell113        0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 972323p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7500
-------------------------------------   ---- 
End-of-path arrival time (ps)           7500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell76   6250   7500  972323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 972323p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7500
-------------------------------------   ---- 
End-of-path arrival time (ps)           7500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell87   6250   7500  972323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 972323p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7500
-------------------------------------   ---- 
End-of-path arrival time (ps)           7500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell108   6250   7500  972323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 972414p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -5360
------------------------------------------------------   ------ 
End-of-path required time (ps)                           977973

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5559
-------------------------------------   ---- 
End-of-path arrival time (ps)           5559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell3        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_1    controlcell3   1210   1210  968672  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/load  count7cell     4349   5559  972414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 972522p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7301
-------------------------------------   ---- 
End-of-path arrival time (ps)           7301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell86   6051   7301  972522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 972522p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7301
-------------------------------------   ---- 
End-of-path arrival time (ps)           7301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell114   6051   7301  972522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell114        0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 972522p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7301
-------------------------------------   ---- 
End-of-path arrival time (ps)           7301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell116   6051   7301  972522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 972727p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7097
-------------------------------------   ---- 
End-of-path arrival time (ps)           7097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell89   5847   7097  972727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 972727p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7097
-------------------------------------   ---- 
End-of-path arrival time (ps)           7097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell90   5847   7097  972727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 972727p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7097
-------------------------------------   ---- 
End-of-path arrival time (ps)           7097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell127   5847   7097  972727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 972806p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7018
-------------------------------------   ---- 
End-of-path arrival time (ps)           7018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell75   1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell78   5768   7018  972806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 972806p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7018
-------------------------------------   ---- 
End-of-path arrival time (ps)           7018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell75   1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell82   5768   7018  972806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 972806p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7018
-------------------------------------   ---- 
End-of-path arrival time (ps)           7018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell88   5768   7018  972806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 972806p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7018
-------------------------------------   ---- 
End-of-path arrival time (ps)           7018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell113   5768   7018  972806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell113        0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 972822p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7001
-------------------------------------   ---- 
End-of-path arrival time (ps)           7001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell104   5751   7001  972822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 972822p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7001
-------------------------------------   ---- 
End-of-path arrival time (ps)           7001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell106   5751   7001  972822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 972822p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7001
-------------------------------------   ---- 
End-of-path arrival time (ps)           7001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell111   5751   7001  972822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 972822p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7001
-------------------------------------   ---- 
End-of-path arrival time (ps)           7001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell123   5751   7001  972822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 972858p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6965
-------------------------------------   ---- 
End-of-path arrival time (ps)           6965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell97   5715   6965  972858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 972858p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6965
-------------------------------------   ---- 
End-of-path arrival time (ps)           6965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell121   5715   6965  972858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 972909p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6914
-------------------------------------   ---- 
End-of-path arrival time (ps)           6914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell73   1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell78   5664   6914  972909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 972909p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6914
-------------------------------------   ---- 
End-of-path arrival time (ps)           6914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell73   1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell82   5664   6914  972909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 972909p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6914
-------------------------------------   ---- 
End-of-path arrival time (ps)           6914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell88   5664   6914  972909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 972909p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6914
-------------------------------------   ---- 
End-of-path arrival time (ps)           6914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell113   5664   6914  972909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell113        0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 973079p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6745
-------------------------------------   ---- 
End-of-path arrival time (ps)           6745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell71   1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell83   5495   6745  973079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 973079p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6745
-------------------------------------   ---- 
End-of-path arrival time (ps)           6745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell99   5495   6745  973079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 973079p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6745
-------------------------------------   ---- 
End-of-path arrival time (ps)           6745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell105   5495   6745  973079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 973079p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6745
-------------------------------------   ---- 
End-of-path arrival time (ps)           6745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell132   5495   6745  973079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell132        0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 973251p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6572
-------------------------------------   ---- 
End-of-path arrival time (ps)           6572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell117   5322   6572  973251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 973251p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6572
-------------------------------------   ---- 
End-of-path arrival time (ps)           6572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell133   5322   6572  973251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 973365p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6459
-------------------------------------   ---- 
End-of-path arrival time (ps)           6459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell75   1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell81   5209   6459  973365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 973365p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6459
-------------------------------------   ---- 
End-of-path arrival time (ps)           6459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell103   5209   6459  973365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 973365p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6459
-------------------------------------   ---- 
End-of-path arrival time (ps)           6459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell125   5209   6459  973365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 973365p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6459
-------------------------------------   ---- 
End-of-path arrival time (ps)           6459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell136   5209   6459  973365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell136        0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 973780p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell73   1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell81   4793   6043  973780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 973780p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell103   4793   6043  973780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 973780p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell125   4793   6043  973780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 973780p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell136   4793   6043  973780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell136        0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 973783p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6041
-------------------------------------   ---- 
End-of-path arrival time (ps)           6041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell104   4791   6041  973783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 973783p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6041
-------------------------------------   ---- 
End-of-path arrival time (ps)           6041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell106   4791   6041  973783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 973783p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6041
-------------------------------------   ---- 
End-of-path arrival time (ps)           6041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell111   4791   6041  973783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 973783p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6041
-------------------------------------   ---- 
End-of-path arrival time (ps)           6041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell123   4791   6041  973783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 974140p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5683
-------------------------------------   ---- 
End-of-path arrival time (ps)           5683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell85   4433   5683  974140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 974140p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5683
-------------------------------------   ---- 
End-of-path arrival time (ps)           5683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell92   4433   5683  974140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 974140p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5683
-------------------------------------   ---- 
End-of-path arrival time (ps)           5683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell137   4433   5683  974140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell137        0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 974140p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5683
-------------------------------------   ---- 
End-of-path arrival time (ps)           5683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  947933  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell138   4433   5683  974140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell138        0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 974328p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell72   1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell77   4246   5496  974328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 974328p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell72   1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell80   4246   5496  974328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 974328p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949329  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell101   4246   5496  974328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 974363p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5460
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell100   4210   5460  974363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 974363p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5460
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell109   4210   5460  974363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 974363p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5460
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell110   4210   5460  974363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 974363p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5460
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell124   4210   5460  974363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 974364p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell74   1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell84   4209   5459  974364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 974364p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell102   4209   5459  974364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 974364p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell120   4209   5459  974364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 974364p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell135   4209   5459  974364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 974364p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell126   4209   5459  974364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 974364p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  954108  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell131   4209   5459  974364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell131        0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 974583p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  955108  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell73   3301   5241  974583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 974590p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5233
-------------------------------------   ---- 
End-of-path arrival time (ps)           5233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  954829  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell75   3293   5233  974590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 974931p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell97   3642   4892  974931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 974931p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell121   3642   4892  974931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 974966p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell71   1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell77   3608   4858  974966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 974966p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell71   1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell80   3608   4858  974966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 974966p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  949055  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell101   3608   4858  974966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 975160p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  954650  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell74   2723   4663  975160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1497/q
Path End       : \ADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 975422p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                               -500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           982833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7411
-------------------------------------   ---- 
End-of-path arrival time (ps)           7411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1497/clock_0                                           macrocell140        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
Net_1497/q                      macrocell140   1250   1250  975422  RISE       1
\ADC:bSAR_SEQ:EOCSts\/status_0  statuscell1    6161   7411  975422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:EOCSts\/clock                                statuscell1         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 975496p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -2100
------------------------------------------------------   ------ 
End-of-path required time (ps)                           981233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_0      controlcell3   1210   1210  975496  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     4527   5737  975496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 975935p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3888
-------------------------------------   ---- 
End-of-path arrival time (ps)           3888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell117   2638   3888  975935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 975935p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3888
-------------------------------------   ---- 
End-of-path arrival time (ps)           3888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  951403  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell133   2638   3888  975935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 975980p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell117   2593   3843  975980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 975980p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  951712  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell133   2593   3843  975980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 976018p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -2100
------------------------------------------------------   ------ 
End-of-path required time (ps)                           981233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5215
-------------------------------------   ---- 
End-of-path arrival time (ps)           5215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell3        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  975496  RISE       1
\ADC:bSAR_SEQ:EOCSts\/clk_en      statuscell1    4005   5215  976018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:EOCSts\/clock                                statuscell1         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_1497/main_1
Capture Clock  : Net_1497/clock_0
Path slack     : 976272p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:nrq_reg\/clock_0                             macrocell142        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:nrq_reg\/q  macrocell142   1250   1250  976272  RISE       1
Net_1497/main_1           macrocell140   2301   3551  976272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1497/clock_0                                           macrocell140        0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_1497/clk_en
Capture Clock  : Net_1497/clock_0
Path slack     : 977722p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -2100
------------------------------------------------------   ------ 
End-of-path required time (ps)                           981233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3511
-------------------------------------   ---- 
End-of-path arrival time (ps)           3511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell3        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  975496  RISE       1
Net_1497/clk_en                   macrocell140   2301   3511  977722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1497/clock_0                                           macrocell140        0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 977722p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -2100
------------------------------------------------------   ------ 
End-of-path required time (ps)                           981233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3511
-------------------------------------   ---- 
End-of-path arrival time (ps)           3511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell3        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  975496  RISE       1
\ADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell142   2301   3511  977722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:nrq_reg\/clock_0                             macrocell142        0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146183p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15124
-------------------------------------   ----- 
End-of-path arrival time (ps)           15124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell149        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q            macrocell149   1250   1250  2146183  RISE       1
\UART:BUART:rx_counter_load\/main_1  macrocell24    8208   9458  2146183  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell24    3350  12808  2146183  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell     2316  15124  2146183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2148352p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12124
-------------------------------------   ----- 
End-of-path arrival time (ps)           12124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell145        0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell145    1250   1250  2148352  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell21     4623   5873  2148352  RISE       1
\UART:BUART:counter_load_not\/q                macrocell21     3350   9223  2148352  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2901  12124  2148352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 2148492p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17674
-------------------------------------   ----- 
End-of-path arrival time (ps)           17674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  2148492  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell22     6252   9832  2148492  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell22     3350  13182  2148492  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell5    4493  17674  2148492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2148705p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17461
-------------------------------------   ----- 
End-of-path arrival time (ps)           17461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  2148705  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell26     4407   7987  2148705  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell26     3350  11337  2148705  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell6    6124  17461  2148705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152379p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8278
-------------------------------------   ---- 
End-of-path arrival time (ps)           8278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell153        0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell153    1250   1250  2152379  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   7028   8278  2152379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2152771p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10386
-------------------------------------   ----- 
End-of-path arrival time (ps)           10386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  2148492  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell145    6806  10386  2152771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell145        0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2153037p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10120
-------------------------------------   ----- 
End-of-path arrival time (ps)           10120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2153037  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell149   8180  10120  2153037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell149        0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2153081p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10075
-------------------------------------   ----- 
End-of-path arrival time (ps)           10075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2153081  RISE       1
\UART:BUART:rx_state_0\/main_8         macrocell149   8135  10075  2153081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell149        0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153143p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7514
-------------------------------------   ---- 
End-of-path arrival time (ps)           7514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell145        0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell145    1250   1250  2148352  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   6264   7514  2153143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2153314p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9843
-------------------------------------   ---- 
End-of-path arrival time (ps)           9843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2153314  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell149   7903   9843  2153314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell149        0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2153374p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9783
-------------------------------------   ---- 
End-of-path arrival time (ps)           9783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell153        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell153   1250   1250  2152379  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell149   8533   9783  2153374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell149        0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2153374p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9783
-------------------------------------   ---- 
End-of-path arrival time (ps)           9783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell153        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell153   1250   1250  2152379  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell157   8533   9783  2153374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell157        0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2153711p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9446
-------------------------------------   ---- 
End-of-path arrival time (ps)           9446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2153711  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell155   7506   9446  2153711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell155        0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153764p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6893
-------------------------------------   ---- 
End-of-path arrival time (ps)           6893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell148        0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell148    1250   1250  2147692  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   5643   6893  2153764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2153944p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9213
-------------------------------------   ---- 
End-of-path arrival time (ps)           9213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2153944  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell155   7273   9213  2153944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell155        0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154112p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6544
-------------------------------------   ---- 
End-of-path arrival time (ps)           6544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell149        0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell149    1250   1250  2146183  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   5294   6544  2154112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2154534p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8622
-------------------------------------   ---- 
End-of-path arrival time (ps)           8622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2153037  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell150   6682   8622  2154534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell150        0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2154534p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8622
-------------------------------------   ---- 
End-of-path arrival time (ps)           8622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2153037  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell151   6682   8622  2154534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell151        0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2154534p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8622
-------------------------------------   ---- 
End-of-path arrival time (ps)           8622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2153037  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell152   6682   8622  2154534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell152        0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2154578p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8578
-------------------------------------   ---- 
End-of-path arrival time (ps)           8578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2153081  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell150   6638   8578  2154578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell150        0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2154578p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8578
-------------------------------------   ---- 
End-of-path arrival time (ps)           8578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2153081  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell151   6638   8578  2154578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell151        0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2154578p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8578
-------------------------------------   ---- 
End-of-path arrival time (ps)           8578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2153081  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell152   6638   8578  2154578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell152        0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2154629p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8528
-------------------------------------   ---- 
End-of-path arrival time (ps)           8528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2153711  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell156   6588   8528  2154629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell156        0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2154862p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8295
-------------------------------------   ---- 
End-of-path arrival time (ps)           8295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2153944  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell156   6355   8295  2154862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell156        0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2154874p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8283
-------------------------------------   ---- 
End-of-path arrival time (ps)           8283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell153        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell153   1250   1250  2152379  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell150   7033   8283  2154874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell150        0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2154874p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8283
-------------------------------------   ---- 
End-of-path arrival time (ps)           8283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell153        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell153   1250   1250  2152379  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell151   7033   8283  2154874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell151        0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2154874p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8283
-------------------------------------   ---- 
End-of-path arrival time (ps)           8283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell153        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell153   1250   1250  2152379  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell152   7033   8283  2154874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell152        0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2154973p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2153314  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell150   6244   8184  2154973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell150        0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2154973p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2153314  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell151   6244   8184  2154973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell151        0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2154973p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2153314  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell152   6244   8184  2154973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell152        0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155025p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150166  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell5   5442   5632  2155025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2155080p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8076
-------------------------------------   ---- 
End-of-path arrival time (ps)           8076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell145        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell145   1250   1250  2148352  RISE       1
\UART:BUART:txn\/main_2    macrocell143   6826   8076  2155080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell143        0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155535p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5122
-------------------------------------   ---- 
End-of-path arrival time (ps)           5122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell144        0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell144    1250   1250  2149270  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   3872   5122  2155535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2155866p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7291
-------------------------------------   ---- 
End-of-path arrival time (ps)           7291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell152        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell152   1250   1250  2146790  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell150   6041   7291  2155866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell150        0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2155866p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7291
-------------------------------------   ---- 
End-of-path arrival time (ps)           7291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell152        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell152   1250   1250  2146790  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell151   6041   7291  2155866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell151        0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2155866p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7291
-------------------------------------   ---- 
End-of-path arrival time (ps)           7291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell152        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell152   1250   1250  2146790  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell152   6041   7291  2155866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell152        0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2155905p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell152        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell152   1250   1250  2146790  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell149   6001   7251  2155905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell149        0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155905p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell152        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell152   1250   1250  2146790  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell154   6001   7251  2155905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell154        0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2155905p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell152        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell152   1250   1250  2146790  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell157   6001   7251  2155905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell157        0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2156264p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6893
-------------------------------------   ---- 
End-of-path arrival time (ps)           6893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell151        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell151   1250   1250  2147691  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell149   5643   6893  2156264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell149        0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156264p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6893
-------------------------------------   ---- 
End-of-path arrival time (ps)           6893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell151        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell151   1250   1250  2147691  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell154   5643   6893  2156264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell154        0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2156264p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6893
-------------------------------------   ---- 
End-of-path arrival time (ps)           6893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell151        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell151   1250   1250  2147691  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell157   5643   6893  2156264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell157        0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2156477p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6680
-------------------------------------   ---- 
End-of-path arrival time (ps)           6680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   4370   4370  2156477  RISE       1
\UART:BUART:txn\/main_3                macrocell143    2310   6680  2156477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell143        0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2156641p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6516
-------------------------------------   ---- 
End-of-path arrival time (ps)           6516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell149        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell149   1250   1250  2146183  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell150   5266   6516  2156641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell150        0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2156641p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6516
-------------------------------------   ---- 
End-of-path arrival time (ps)           6516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell149        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell149   1250   1250  2146183  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell151   5266   6516  2156641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell151        0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2156641p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6516
-------------------------------------   ---- 
End-of-path arrival time (ps)           6516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell149        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell149   1250   1250  2146183  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell152   5266   6516  2156641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell152        0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2156840p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6317
-------------------------------------   ---- 
End-of-path arrival time (ps)           6317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell148        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell148   1250   1250  2147692  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell150   5067   6317  2156840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell150        0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2156840p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6317
-------------------------------------   ---- 
End-of-path arrival time (ps)           6317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell148        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell148   1250   1250  2147692  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell151   5067   6317  2156840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell151        0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2156840p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6317
-------------------------------------   ---- 
End-of-path arrival time (ps)           6317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell148        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell148   1250   1250  2147692  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell152   5067   6317  2156840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell152        0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2157283p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5873
-------------------------------------   ---- 
End-of-path arrival time (ps)           5873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell145        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell145   1250   1250  2148352  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell147   4623   5873  2157283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell147        0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157392p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5765
-------------------------------------   ---- 
End-of-path arrival time (ps)           5765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2153711  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell153   3825   5765  2157392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell153        0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157726p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2153944  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell153   3491   5431  2157726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell153        0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157806p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell148        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell148   1250   1250  2147692  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell149   4100   5350  2157806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell149        0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157806p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell148        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell148   1250   1250  2147692  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell154   4100   5350  2157806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell154        0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157806p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell148        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell148   1250   1250  2147692  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell157   4100   5350  2157806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell157        0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158019p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell144        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell144   1250   1250  2149270  RISE       1
\UART:BUART:txn\/main_1    macrocell143   3887   5137  2158019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell143        0      0  RISE       1



++++ Path 698 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2158043p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8124
-------------------------------------   ---- 
End-of-path arrival time (ps)           8124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell157        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell157   1250   1250  2158043  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell6   6874   8124  2158043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 699 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158054p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5102
-------------------------------------   ---- 
End-of-path arrival time (ps)           5102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell147        0      0  RISE       1

Data path
pin name                  model name    delay     AT    slack  edge  Fanout
------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell147   1250   1250  2158054  RISE       1
\UART:BUART:txn\/main_6   macrocell143   3852   5102  2158054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell143        0      0  RISE       1



++++ Path 700 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2158074p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5463
-------------------------------------   ---- 
End-of-path arrival time (ps)           5463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell150        0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell150    1250   1250  2149839  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   4213   5463  2158074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 701 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158186p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell146        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell146   1250   1250  2149266  RISE       1
\UART:BUART:txn\/main_4    macrocell143   3721   4971  2158186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell143        0      0  RISE       1



++++ Path 702 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2158197p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell146        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell146   1250   1250  2149266  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell147   3710   4960  2158197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell147        0      0  RISE       1



++++ Path 703 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2158201p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4956
-------------------------------------   ---- 
End-of-path arrival time (ps)           4956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell144        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell144   1250   1250  2149270  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell147   3706   4956  2158201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell147        0      0  RISE       1



++++ Path 704 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158250p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell158        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell158   1250   1250  2158250  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell152   3656   4906  2158250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell152        0      0  RISE       1



++++ Path 705 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158334p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell149        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell149   1250   1250  2146183  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell149   3572   4822  2158334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell149        0      0  RISE       1



++++ Path 706 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158334p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell149        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell149   1250   1250  2146183  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell154   3572   4822  2158334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell154        0      0  RISE       1



++++ Path 707 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2158334p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell149        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell149   1250   1250  2146183  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell157   3572   4822  2158334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell157        0      0  RISE       1



++++ Path 708 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158409p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell143        0      0  RISE       1

Data path
pin name                 model name    delay     AT    slack  edge  Fanout
-----------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell143   1250   1250  2158409  RISE       1
\UART:BUART:txn\/main_0  macrocell143   3498   4748  2158409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell143        0      0  RISE       1



++++ Path 709 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2158437p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4720
-------------------------------------   ---- 
End-of-path arrival time (ps)           4720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150166  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell144    4530   4720  2158437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 710 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158437p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4720
-------------------------------------   ---- 
End-of-path arrival time (ps)           4720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150166  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell145    4530   4720  2158437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell145        0      0  RISE       1



++++ Path 711 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2158437p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4720
-------------------------------------   ---- 
End-of-path arrival time (ps)           4720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150166  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell146    4530   4720  2158437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell146        0      0  RISE       1



++++ Path 712 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158476p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell151        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell151   1250   1250  2147691  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell150   3431   4681  2158476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell150        0      0  RISE       1



++++ Path 713 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158476p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell151        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell151   1250   1250  2147691  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell151   3431   4681  2158476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell151        0      0  RISE       1



++++ Path 714 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158476p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell151        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell151   1250   1250  2147691  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell152   3431   4681  2158476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell152        0      0  RISE       1



++++ Path 715 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2158637p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell145        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell145   1250   1250  2148352  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell144   3270   4520  2158637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 716 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158637p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell145        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell145   1250   1250  2148352  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell145   3270   4520  2158637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell145        0      0  RISE       1



++++ Path 717 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2158637p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell145        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell145   1250   1250  2148352  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell146   3270   4520  2158637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell146        0      0  RISE       1



++++ Path 718 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2158707p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell156        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell156   1250   1250  2152451  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell155   3200   4450  2158707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell155        0      0  RISE       1



++++ Path 719 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158909p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2158909  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell153   2307   4247  2158909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell153        0      0  RISE       1



++++ Path 720 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2158980p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell147        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell147   1250   1250  2158054  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell144   2926   4176  2158980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 721 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158980p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell147        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell147   1250   1250  2158054  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell145   2926   4176  2158980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell145        0      0  RISE       1



++++ Path 722 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2158980p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell147        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell147   1250   1250  2158054  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell146   2926   4176  2158980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell146        0      0  RISE       1



++++ Path 723 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2159097p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150166  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell147    3870   4060  2159097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell147        0      0  RISE       1



++++ Path 724 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159114p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell146        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell146   1250   1250  2149266  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell144   2793   4043  2159114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 725 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2159114p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell146        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell146   1250   1250  2149266  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell145   2793   4043  2159114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell145        0      0  RISE       1



++++ Path 726 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159114p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell146        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell146   1250   1250  2149266  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell146   2793   4043  2159114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell146        0      0  RISE       1



++++ Path 727 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell144        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell144   1250   1250  2149270  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell144   2791   4041  2159116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 728 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2159116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell144        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell144   1250   1250  2149270  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell145   2791   4041  2159116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell145        0      0  RISE       1



++++ Path 729 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell144        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell144   1250   1250  2149270  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell146   2791   4041  2159116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell146        0      0  RISE       1



++++ Path 730 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159547p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3610
-------------------------------------   ---- 
End-of-path arrival time (ps)           3610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  2159547  RISE       1
\UART:BUART:txn\/main_5                      macrocell143    3420   3610  2159547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell143        0      0  RISE       1



++++ Path 731 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2159619p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell156        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell156   1250   1250  2152451  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell156   2287   3537  2159619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell156        0      0  RISE       1



++++ Path 732 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2159623p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell155        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell155   1250   1250  2153368  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell155   2284   3534  2159623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell155        0      0  RISE       1



++++ Path 733 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2160307p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2849
-------------------------------------   ---- 
End-of-path arrival time (ps)           2849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  2159547  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell144    2659   2849  2160307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 734 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2160307p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2849
-------------------------------------   ---- 
End-of-path arrival time (ps)           2849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  2159547  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell146    2659   2849  2160307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell146        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

