// Seed: 728251558
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  always #1 begin : LABEL_0
    id_1 = 1;
  end
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    output tri id_2,
    output supply0 id_3,
    output supply0 id_4
);
  tri0 id_6 = 1, id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7
  );
endmodule
module module_2 (
    input supply1 id_0,
    output uwire id_1,
    input supply0 id_2,
    output wor id_3,
    output wire id_4,
    input wor id_5,
    output wor id_6,
    output tri0 id_7,
    output supply0 id_8,
    input wand id_9
    , id_13,
    input tri0 id_10,
    output wire id_11
    , id_14
);
  wire id_15;
endmodule
module module_3 (
    output tri1 id_0
    , id_11,
    input wor id_1,
    input supply0 id_2,
    output supply0 id_3,
    output wire id_4,
    input wor id_5,
    output tri0 id_6,
    input supply1 id_7,
    input supply1 id_8,
    output supply0 id_9
);
  module_2 modCall_1 (
      id_2,
      id_3,
      id_1,
      id_9,
      id_9,
      id_1,
      id_6,
      id_6,
      id_3,
      id_8,
      id_1,
      id_9
  );
  assign modCall_1.id_0 = 0;
  assign id_11[1'b0] = 1;
  assign id_0 = id_1;
  wire id_12;
  supply0 id_13 = 1;
  assign id_4 = (id_5);
endmodule
