{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 25 12:15:20 2018 " "Info: Processing started: Thu Jan 25 12:15:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ula -c Ula " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Ula -c Ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-ula " "Info: Found design unit 1: ula-ula" {  } { { "Ula.vhd" "" { Text "C:/Users/lomacedo/Documents/GitHub/Ula/Ula.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Info: Found entity 1: ula" {  } { { "Ula.vhd" "" { Text "C:/Users/lomacedo/Documents/GitHub/Ula/Ula.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ula " "Info: Elaborating entity \"Ula\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C Ula.vhd(36) " "Warning (10631): VHDL Process Statement warning at Ula.vhd(36): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "Ula.vhd" "" { Text "C:/Users/lomacedo/Documents/GitHub/Ula/Ula.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "V Ula.vhd(36) " "Warning (10631): VHDL Process Statement warning at Ula.vhd(36): inferring latch(es) for signal or variable \"V\", which holds its previous value in one or more paths through the process" {  } { { "Ula.vhd" "" { Text "C:/Users/lomacedo/Documents/GitHub/Ula/Ula.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B Ula.vhd(36) " "Warning (10631): VHDL Process Statement warning at Ula.vhd(36): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "Ula.vhd" "" { Text "C:/Users/lomacedo/Documents/GitHub/Ula/Ula.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B Ula.vhd(36) " "Info (10041): Inferred latch for \"B\" at Ula.vhd(36)" {  } { { "Ula.vhd" "" { Text "C:/Users/lomacedo/Documents/GitHub/Ula/Ula.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V Ula.vhd(36) " "Info (10041): Inferred latch for \"V\" at Ula.vhd(36)" {  } { { "Ula.vhd" "" { Text "C:/Users/lomacedo/Documents/GitHub/Ula/Ula.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C Ula.vhd(36) " "Info (10041): Inferred latch for \"C\" at Ula.vhd(36)" {  } { { "Ula.vhd" "" { Text "C:/Users/lomacedo/Documents/GitHub/Ula/Ula.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C\$latch " "Warning: Latch C\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operacao\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal operacao\[2\]" {  } { { "Ula.vhd" "" { Text "C:/Users/lomacedo/Documents/GitHub/Ula/Ula.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Ula.vhd" "" { Text "C:/Users/lomacedo/Documents/GitHub/Ula/Ula.vhd" 36 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B\$latch " "Warning: Latch B\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operacao\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal operacao\[1\]" {  } { { "Ula.vhd" "" { Text "C:/Users/lomacedo/Documents/GitHub/Ula/Ula.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Ula.vhd" "" { Text "C:/Users/lomacedo/Documents/GitHub/Ula/Ula.vhd" 36 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "V\$latch " "Warning: Latch V\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operacao\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal operacao\[2\]" {  } { { "Ula.vhd" "" { Text "C:/Users/lomacedo/Documents/GitHub/Ula/Ula.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Ula.vhd" "" { Text "C:/Users/lomacedo/Documents/GitHub/Ula/Ula.vhd" 36 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "180 " "Info: Implemented 180 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "146 " "Info: Implemented 146 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Info: Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 25 12:15:24 2018 " "Info: Processing ended: Thu Jan 25 12:15:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
