<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>LanaiInstrInfo.h source code [llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::LanaiInstrInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Lanai</a>/<a href='LanaiInstrInfo.h.html'>LanaiInstrInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- LanaiInstrInfo.h - Lanai Instruction Information ---------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Lanai implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_LANAI_LANAIINSTRINFO_H">LLVM_LIB_TARGET_LANAI_LANAIINSTRINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_LANAI_LANAIINSTRINFO_H" data-ref="_M/LLVM_LIB_TARGET_LANAI_LANAIINSTRINFO_H">LLVM_LIB_TARGET_LANAI_LANAIINSTRINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="LanaiRegisterInfo.h.html">"LanaiRegisterInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="MCTargetDesc/LanaiMCTargetDesc.h.html">"MCTargetDesc/LanaiMCTargetDesc.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_HEADER" data-ref="_M/GET_INSTRINFO_HEADER">GET_INSTRINFO_HEADER</dfn></u></td></tr>
<tr><th id="21">21</th><td><u>#include <span class='error' title="&apos;LanaiGenInstrInfo.inc&apos; file not found">"LanaiGenInstrInfo.inc"</span></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>class</b> <dfn class="type def" id="llvm::LanaiInstrInfo" title='llvm::LanaiInstrInfo' data-ref="llvm::LanaiInstrInfo">LanaiInstrInfo</dfn> : <b>public</b> LanaiGenInstrInfo {</td></tr>
<tr><th id="26">26</th><td>  <em>const</em> <a class="type" href="LanaiRegisterInfo.h.html#llvm::LanaiRegisterInfo" title='llvm::LanaiRegisterInfo' data-ref="llvm::LanaiRegisterInfo">LanaiRegisterInfo</a> <dfn class="decl" id="llvm::LanaiInstrInfo::RegisterInfo" title='llvm::LanaiInstrInfo::RegisterInfo' data-ref="llvm::LanaiInstrInfo::RegisterInfo">RegisterInfo</dfn>;</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>public</b>:</td></tr>
<tr><th id="29">29</th><td>  <dfn class="decl" id="_ZN4llvm14LanaiInstrInfoC1Ev" title='llvm::LanaiInstrInfo::LanaiInstrInfo' data-ref="_ZN4llvm14LanaiInstrInfoC1Ev">LanaiInstrInfo</dfn>();</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td>  <i>// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As</i></td></tr>
<tr><th id="32">32</th><td><i>  // such, whenever a client has an instance of instruction info, it should</i></td></tr>
<tr><th id="33">33</th><td><i>  // always be able to get register info as well (through this method).</i></td></tr>
<tr><th id="34">34</th><td>  <b>virtual</b> <em>const</em> <a class="type" href="LanaiRegisterInfo.h.html#llvm::LanaiRegisterInfo" title='llvm::LanaiRegisterInfo' data-ref="llvm::LanaiRegisterInfo">LanaiRegisterInfo</a> &amp;<dfn class="virtual decl def" id="_ZNK4llvm14LanaiInstrInfo15getRegisterInfoEv" title='llvm::LanaiInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm14LanaiInstrInfo15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> {</td></tr>
<tr><th id="35">35</th><td>    <b>return</b> RegisterInfo;</td></tr>
<tr><th id="36">36</th><td>  }</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14LanaiInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE" title='llvm::LanaiInstrInfo::areMemAccessesTriviallyDisjoint' data-ref="_ZNK4llvm14LanaiInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE">areMemAccessesTriviallyDisjoint</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="36MIa" title='MIa' data-type='const llvm::MachineInstr &amp;' data-ref="36MIa">MIa</dfn>,</td></tr>
<tr><th id="39">39</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="37MIb" title='MIb' data-type='const llvm::MachineInstr &amp;' data-ref="37MIb">MIb</dfn>,</td></tr>
<tr><th id="40">40</th><td>                                       <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col8 decl" id="38AA" title='AA' data-type='AliasAnalysis *' data-ref="38AA">AA</dfn>) <em>const</em> override;</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm14LanaiInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::LanaiInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm14LanaiInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="39MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="39MI">MI</dfn>,</td></tr>
<tr><th id="43">43</th><td>                               <em>int</em> &amp;<dfn class="local col0 decl" id="40FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="40FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm14LanaiInstrInfo25isLoadFromStackSlotPostFEERKNS_12MachineInstrERi" title='llvm::LanaiInstrInfo::isLoadFromStackSlotPostFE' data-ref="_ZNK4llvm14LanaiInstrInfo25isLoadFromStackSlotPostFEERKNS_12MachineInstrERi">isLoadFromStackSlotPostFE</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="41MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="41MI">MI</dfn>,</td></tr>
<tr><th id="46">46</th><td>                                     <em>int</em> &amp;<dfn class="local col2 decl" id="42FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="42FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm14LanaiInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::LanaiInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm14LanaiInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="43MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="43MI">MI</dfn>,</td></tr>
<tr><th id="49">49</th><td>                              <em>int</em> &amp;<dfn class="local col4 decl" id="44FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="44FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm14LanaiInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::LanaiInstrInfo::copyPhysReg' data-ref="_ZNK4llvm14LanaiInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="45MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="45MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="46Position" title='Position' data-type='MachineBasicBlock::iterator' data-ref="46Position">Position</dfn>,</td></tr>
<tr><th id="52">52</th><td>                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="47DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="47DL">DL</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="48DestinationRegister" title='DestinationRegister' data-type='unsigned int' data-ref="48DestinationRegister">DestinationRegister</dfn>,</td></tr>
<tr><th id="53">53</th><td>                   <em>unsigned</em> <dfn class="local col9 decl" id="49SourceRegister" title='SourceRegister' data-type='unsigned int' data-ref="49SourceRegister">SourceRegister</dfn>, <em>bool</em> <dfn class="local col0 decl" id="50KillSource" title='KillSource' data-type='bool' data-ref="50KillSource">KillSource</dfn>) <em>const</em> override;</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>  <em>void</em></td></tr>
<tr><th id="56">56</th><td>  <dfn class="decl" id="_ZNK4llvm14LanaiInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegiste7056130" title='llvm::LanaiInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm14LanaiInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegiste7056130">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="51MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="51MBB">MBB</dfn>,</td></tr>
<tr><th id="57">57</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="52Position" title='Position' data-type='MachineBasicBlock::iterator' data-ref="52Position">Position</dfn>,</td></tr>
<tr><th id="58">58</th><td>                      <em>unsigned</em> <dfn class="local col3 decl" id="53SourceRegister" title='SourceRegister' data-type='unsigned int' data-ref="53SourceRegister">SourceRegister</dfn>, <em>bool</em> <dfn class="local col4 decl" id="54IsKill" title='IsKill' data-type='bool' data-ref="54IsKill">IsKill</dfn>, <em>int</em> <dfn class="local col5 decl" id="55FrameIndex" title='FrameIndex' data-type='int' data-ref="55FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="59">59</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="56RegisterClass" title='RegisterClass' data-type='const llvm::TargetRegisterClass *' data-ref="56RegisterClass">RegisterClass</dfn>,</td></tr>
<tr><th id="60">60</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="57RegisterInfo" title='RegisterInfo' data-type='const llvm::TargetRegisterInfo *' data-ref="57RegisterInfo">RegisterInfo</dfn>) <em>const</em> override;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <em>void</em></td></tr>
<tr><th id="63">63</th><td>  <dfn class="decl" id="_ZNK4llvm14LanaiInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegiste5846755" title='llvm::LanaiInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm14LanaiInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegiste5846755">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="58MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="58MBB">MBB</dfn>,</td></tr>
<tr><th id="64">64</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="59Position" title='Position' data-type='MachineBasicBlock::iterator' data-ref="59Position">Position</dfn>,</td></tr>
<tr><th id="65">65</th><td>                       <em>unsigned</em> <dfn class="local col0 decl" id="60DestinationRegister" title='DestinationRegister' data-type='unsigned int' data-ref="60DestinationRegister">DestinationRegister</dfn>, <em>int</em> <dfn class="local col1 decl" id="61FrameIndex" title='FrameIndex' data-type='int' data-ref="61FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="66">66</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="62RegisterClass" title='RegisterClass' data-type='const llvm::TargetRegisterClass *' data-ref="62RegisterClass">RegisterClass</dfn>,</td></tr>
<tr><th id="67">67</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="63RegisterInfo" title='RegisterInfo' data-type='const llvm::TargetRegisterInfo *' data-ref="63RegisterInfo">RegisterInfo</dfn>) <em>const</em> override;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14LanaiInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::LanaiInstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm14LanaiInstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="64MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="64MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14LanaiInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE" title='llvm::LanaiInstrInfo::getMemOperandWithOffset' data-ref="_ZNK4llvm14LanaiInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE">getMemOperandWithOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="65LdSt" title='LdSt' data-type='const llvm::MachineInstr &amp;' data-ref="65LdSt">LdSt</dfn>,</td></tr>
<tr><th id="72">72</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col6 decl" id="66BaseOp" title='BaseOp' data-type='const llvm::MachineOperand *&amp;' data-ref="66BaseOp">BaseOp</dfn>,</td></tr>
<tr><th id="73">73</th><td>                               <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col7 decl" id="67Offset" title='Offset' data-type='int64_t &amp;' data-ref="67Offset">Offset</dfn>,</td></tr>
<tr><th id="74">74</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="68TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="68TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14LanaiInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE" title='llvm::LanaiInstrInfo::getMemOperandWithOffsetWidth' data-ref="_ZNK4llvm14LanaiInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE">getMemOperandWithOffsetWidth</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="69LdSt" title='LdSt' data-type='const llvm::MachineInstr &amp;' data-ref="69LdSt">LdSt</dfn>,</td></tr>
<tr><th id="77">77</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col0 decl" id="70BaseOp" title='BaseOp' data-type='const llvm::MachineOperand *&amp;' data-ref="70BaseOp">BaseOp</dfn>,</td></tr>
<tr><th id="78">78</th><td>                                    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col1 decl" id="71Offset" title='Offset' data-type='int64_t &amp;' data-ref="71Offset">Offset</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="72Width" title='Width' data-type='unsigned int &amp;' data-ref="72Width">Width</dfn>,</td></tr>
<tr><th id="79">79</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="73TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="73TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="82">82</th><td>  <dfn class="decl" id="_ZNK4llvm14LanaiInstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::LanaiInstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm14LanaiInstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="74TF" title='TF' data-type='unsigned int' data-ref="74TF">TF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="85">85</th><td>  <dfn class="decl" id="_ZNK4llvm14LanaiInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::LanaiInstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm14LanaiInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> override;</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14LanaiInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::LanaiInstrInfo::analyzeBranch' data-ref="_ZNK4llvm14LanaiInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="75MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="75MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col6 decl" id="76TrueBlock" title='TrueBlock' data-type='llvm::MachineBasicBlock *&amp;' data-ref="76TrueBlock">TrueBlock</dfn>,</td></tr>
<tr><th id="88">88</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col7 decl" id="77FalseBlock" title='FalseBlock' data-type='llvm::MachineBasicBlock *&amp;' data-ref="77FalseBlock">FalseBlock</dfn>,</td></tr>
<tr><th id="89">89</th><td>                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col8 decl" id="78Condition" title='Condition' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="78Condition">Condition</dfn>,</td></tr>
<tr><th id="90">90</th><td>                     <em>bool</em> <dfn class="local col9 decl" id="79AllowModify" title='AllowModify' data-type='bool' data-ref="79AllowModify">AllowModify</dfn>) <em>const</em> override;</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm14LanaiInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::LanaiInstrInfo::removeBranch' data-ref="_ZNK4llvm14LanaiInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="80MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="80MBB">MBB</dfn>,</td></tr>
<tr><th id="93">93</th><td>                        <em>int</em> *<dfn class="local col1 decl" id="81BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="81BytesRemoved">BytesRemoved</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <i>// For a comparison instruction, return the source registers in SrcReg and</i></td></tr>
<tr><th id="96">96</th><td><i>  // SrcReg2 if having two register operands, and the value it compares against</i></td></tr>
<tr><th id="97">97</th><td><i>  // in CmpValue. Return true if the comparison instruction can be analyzed.</i></td></tr>
<tr><th id="98">98</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14LanaiInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_" title='llvm::LanaiInstrInfo::analyzeCompare' data-ref="_ZNK4llvm14LanaiInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_">analyzeCompare</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="82MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="82MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col3 decl" id="83SrcReg" title='SrcReg' data-type='unsigned int &amp;' data-ref="83SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="99">99</th><td>                      <em>unsigned</em> &amp;<dfn class="local col4 decl" id="84SrcReg2" title='SrcReg2' data-type='unsigned int &amp;' data-ref="84SrcReg2">SrcReg2</dfn>, <em>int</em> &amp;<dfn class="local col5 decl" id="85CmpMask" title='CmpMask' data-type='int &amp;' data-ref="85CmpMask">CmpMask</dfn>,</td></tr>
<tr><th id="100">100</th><td>                      <em>int</em> &amp;<dfn class="local col6 decl" id="86CmpValue" title='CmpValue' data-type='int &amp;' data-ref="86CmpValue">CmpValue</dfn>) <em>const</em> override;</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <i>// See if the comparison instruction can be converted into something more</i></td></tr>
<tr><th id="103">103</th><td><i>  // efficient. E.g., on Lanai register-register instructions can set the flag</i></td></tr>
<tr><th id="104">104</th><td><i>  // register, obviating the need for a separate compare.</i></td></tr>
<tr><th id="105">105</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14LanaiInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE" title='llvm::LanaiInstrInfo::optimizeCompareInstr' data-ref="_ZNK4llvm14LanaiInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE">optimizeCompareInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="87CmpInstr" title='CmpInstr' data-type='llvm::MachineInstr &amp;' data-ref="87CmpInstr">CmpInstr</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="88SrcReg" title='SrcReg' data-type='unsigned int' data-ref="88SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="106">106</th><td>                            <em>unsigned</em> <dfn class="local col9 decl" id="89SrcReg2" title='SrcReg2' data-type='unsigned int' data-ref="89SrcReg2">SrcReg2</dfn>, <em>int</em> <dfn class="local col0 decl" id="90CmpMask" title='CmpMask' data-type='int' data-ref="90CmpMask">CmpMask</dfn>, <em>int</em> <dfn class="local col1 decl" id="91CmpValue" title='CmpValue' data-type='int' data-ref="91CmpValue">CmpValue</dfn>,</td></tr>
<tr><th id="107">107</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col2 decl" id="92MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="92MRI">MRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <i>// Analyze the given select instruction, returning true if it cannot be</i></td></tr>
<tr><th id="110">110</th><td><i>  // understood. It is assumed that MI-&gt;isSelect() is true.</i></td></tr>
<tr><th id="111">111</th><td><i>  //</i></td></tr>
<tr><th id="112">112</th><td><i>  // When successful, return the controlling condition and the operands that</i></td></tr>
<tr><th id="113">113</th><td><i>  // determine the true and false result values.</i></td></tr>
<tr><th id="114">114</th><td><i>  //</i></td></tr>
<tr><th id="115">115</th><td><i>  //   Result = SELECT Cond, TrueOp, FalseOp</i></td></tr>
<tr><th id="116">116</th><td><i>  //</i></td></tr>
<tr><th id="117">117</th><td><i>  // Lanai can optimize certain select instructions, for example by predicating</i></td></tr>
<tr><th id="118">118</th><td><i>  // the instruction defining one of the operands and sets Optimizable to true.</i></td></tr>
<tr><th id="119">119</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14LanaiInstrInfo13analyzeSelectERKNS_12MachineInstrERNS_15SmallVectorImplINS_14MachineOperandEEERjS8_Rb" title='llvm::LanaiInstrInfo::analyzeSelect' data-ref="_ZNK4llvm14LanaiInstrInfo13analyzeSelectERKNS_12MachineInstrERNS_15SmallVectorImplINS_14MachineOperandEEERjS8_Rb">analyzeSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="93MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="93MI">MI</dfn>,</td></tr>
<tr><th id="120">120</th><td>                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col4 decl" id="94Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="94Cond">Cond</dfn>, <em>unsigned</em> &amp;<dfn class="local col5 decl" id="95TrueOp" title='TrueOp' data-type='unsigned int &amp;' data-ref="95TrueOp">TrueOp</dfn>,</td></tr>
<tr><th id="121">121</th><td>                     <em>unsigned</em> &amp;<dfn class="local col6 decl" id="96FalseOp" title='FalseOp' data-type='unsigned int &amp;' data-ref="96FalseOp">FalseOp</dfn>, <em>bool</em> &amp;<dfn class="local col7 decl" id="97Optimizable" title='Optimizable' data-type='bool &amp;' data-ref="97Optimizable">Optimizable</dfn>) <em>const</em> override;</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <i>// Given a select instruction that was understood by analyzeSelect and</i></td></tr>
<tr><th id="124">124</th><td><i>  // returned Optimizable = true, attempt to optimize MI by merging it with one</i></td></tr>
<tr><th id="125">125</th><td><i>  // of its operands. Returns NULL on failure.</i></td></tr>
<tr><th id="126">126</th><td><i>  //</i></td></tr>
<tr><th id="127">127</th><td><i>  // When successful, returns the new select instruction. The client is</i></td></tr>
<tr><th id="128">128</th><td><i>  // responsible for deleting MI.</i></td></tr>
<tr><th id="129">129</th><td><i>  //</i></td></tr>
<tr><th id="130">130</th><td><i>  // If both sides of the select can be optimized, the TrueOp is modifed.</i></td></tr>
<tr><th id="131">131</th><td><i>  // PreferFalse is not used.</i></td></tr>
<tr><th id="132">132</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm14LanaiInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb" title='llvm::LanaiInstrInfo::optimizeSelect' data-ref="_ZNK4llvm14LanaiInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb">optimizeSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="98MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="98MI">MI</dfn>,</td></tr>
<tr><th id="133">133</th><td>                               <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col9 decl" id="99SeenMIs" title='SeenMIs' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="99SeenMIs">SeenMIs</dfn>,</td></tr>
<tr><th id="134">134</th><td>                               <em>bool</em> <dfn class="local col0 decl" id="100PreferFalse" title='PreferFalse' data-type='bool' data-ref="100PreferFalse">PreferFalse</dfn>) <em>const</em> override;</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14LanaiInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::LanaiInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm14LanaiInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(</td></tr>
<tr><th id="137">137</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col1 decl" id="101Condition" title='Condition' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="101Condition">Condition</dfn>) <em>const</em> override;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm14LanaiInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::LanaiInstrInfo::insertBranch' data-ref="_ZNK4llvm14LanaiInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="102MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="102MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="103TrueBlock" title='TrueBlock' data-type='llvm::MachineBasicBlock *' data-ref="103TrueBlock">TrueBlock</dfn>,</td></tr>
<tr><th id="140">140</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="104FalseBlock" title='FalseBlock' data-type='llvm::MachineBasicBlock *' data-ref="104FalseBlock">FalseBlock</dfn>,</td></tr>
<tr><th id="141">141</th><td>                        <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col5 decl" id="105Condition" title='Condition' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="105Condition">Condition</dfn>,</td></tr>
<tr><th id="142">142</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="106DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="106DL">DL</dfn>,</td></tr>
<tr><th id="143">143</th><td>                        <em>int</em> *<dfn class="local col7 decl" id="107BytesAdded" title='BytesAdded' data-type='int *' data-ref="107BytesAdded">BytesAdded</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="144">144</th><td>};</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvmL12isSPLSOpcodeEj" title='llvm::isSPLSOpcode' data-ref="_ZN4llvmL12isSPLSOpcodeEj">isSPLSOpcode</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="108Opcode" title='Opcode' data-type='unsigned int' data-ref="108Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="147">147</th><td>  <b>switch</b> (<a class="local col8 ref" href="#108Opcode" title='Opcode' data-ref="108Opcode">Opcode</a>) {</td></tr>
<tr><th id="148">148</th><td>  <b>case</b> Lanai::LDBs_RI:</td></tr>
<tr><th id="149">149</th><td>  <b>case</b> Lanai::LDBz_RI:</td></tr>
<tr><th id="150">150</th><td>  <b>case</b> Lanai::LDHs_RI:</td></tr>
<tr><th id="151">151</th><td>  <b>case</b> Lanai::LDHz_RI:</td></tr>
<tr><th id="152">152</th><td>  <b>case</b> Lanai::STB_RI:</td></tr>
<tr><th id="153">153</th><td>  <b>case</b> Lanai::STH_RI:</td></tr>
<tr><th id="154">154</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="155">155</th><td>  <b>default</b>:</td></tr>
<tr><th id="156">156</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="157">157</th><td>  }</td></tr>
<tr><th id="158">158</th><td>}</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvmL10isRMOpcodeEj" title='llvm::isRMOpcode' data-ref="_ZN4llvmL10isRMOpcodeEj">isRMOpcode</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="109Opcode" title='Opcode' data-type='unsigned int' data-ref="109Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="161">161</th><td>  <b>switch</b> (<a class="local col9 ref" href="#109Opcode" title='Opcode' data-ref="109Opcode">Opcode</a>) {</td></tr>
<tr><th id="162">162</th><td>  <b>case</b> Lanai::LDW_RI:</td></tr>
<tr><th id="163">163</th><td>  <b>case</b> Lanai::SW_RI:</td></tr>
<tr><th id="164">164</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="165">165</th><td>  <b>default</b>:</td></tr>
<tr><th id="166">166</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="167">167</th><td>  }</td></tr>
<tr><th id="168">168</th><td>}</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvmL11isRRMOpcodeEj" title='llvm::isRRMOpcode' data-ref="_ZN4llvmL11isRRMOpcodeEj">isRRMOpcode</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="110Opcode" title='Opcode' data-type='unsigned int' data-ref="110Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="171">171</th><td>  <b>switch</b> (<a class="local col0 ref" href="#110Opcode" title='Opcode' data-ref="110Opcode">Opcode</a>) {</td></tr>
<tr><th id="172">172</th><td>  <b>case</b> Lanai::LDBs_RR:</td></tr>
<tr><th id="173">173</th><td>  <b>case</b> Lanai::LDBz_RR:</td></tr>
<tr><th id="174">174</th><td>  <b>case</b> Lanai::LDHs_RR:</td></tr>
<tr><th id="175">175</th><td>  <b>case</b> Lanai::LDHz_RR:</td></tr>
<tr><th id="176">176</th><td>  <b>case</b> Lanai::LDWz_RR:</td></tr>
<tr><th id="177">177</th><td>  <b>case</b> Lanai::LDW_RR:</td></tr>
<tr><th id="178">178</th><td>  <b>case</b> Lanai::STB_RR:</td></tr>
<tr><th id="179">179</th><td>  <b>case</b> Lanai::STH_RR:</td></tr>
<tr><th id="180">180</th><td>  <b>case</b> Lanai::SW_RR:</td></tr>
<tr><th id="181">181</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="182">182</th><td>  <b>default</b>:</td></tr>
<tr><th id="183">183</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="184">184</th><td>  }</td></tr>
<tr><th id="185">185</th><td>}</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><u>#<span data-ppcond="13">endif</span> // LLVM_LIB_TARGET_LANAI_LANAIINSTRINFO_H</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AsmParser/LanaiAsmParser.cpp.html'>llvm/llvm/lib/Target/Lanai/AsmParser/LanaiAsmParser.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
