<stg><name>cache_access</name>


<trans_list>

<trans id="107" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="4" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="cache_dirty_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="cache_dirty_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="action_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="action_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="10" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:12 %address_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %address

]]></Node>
<StgValue><ssdm name="address_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:13 %tag = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %address_read, i32 8, i32 10

]]></Node>
<StgValue><ssdm name="tag"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:14 %index = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %address_read, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="11">
<![CDATA[
entry:15 %offset = trunc i11 %address_read

]]></Node>
<StgValue><ssdm name="offset"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
entry:18 %zerod = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %index, i1 0

]]></Node>
<StgValue><ssdm name="zerod"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="3">
<![CDATA[
entry:20 %zext_ln43 = zext i3 %zerod

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %cache_tag_addr = getelementptr i3 %cache_tag, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="cache_tag_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3">
<![CDATA[
entry:22 %cache_tag_load = load i3 %cache_tag_addr

]]></Node>
<StgValue><ssdm name="cache_tag_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln6"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="11">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i11 %address

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %address, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %value_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %value_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %action

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %action, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mymem, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mymem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:10 %action_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %action

]]></Node>
<StgValue><ssdm name="action_read"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %value_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %value_r

]]></Node>
<StgValue><ssdm name="value_r_read"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="6">
<![CDATA[
entry:16 %zext_ln38 = zext i6 %offset

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:17 %address_1 = sub i11 %address_read, i11 %zext_ln38

]]></Node>
<StgValue><ssdm name="address_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:19 %oned = or i3 %zerod, i3 1

]]></Node>
<StgValue><ssdm name="oned"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3">
<![CDATA[
entry:22 %cache_tag_load = load i3 %cache_tag_addr

]]></Node>
<StgValue><ssdm name="cache_tag_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:23 %icmp_ln43 = icmp_eq  i3 %cache_tag_load, i3 %tag

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:24 %br_ln43 = br i1 %icmp_ln43, void %if.else, void %if.end52

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="3">
<![CDATA[
if.else:0 %zext_ln46 = zext i3 %oned

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:1 %cache_tag_addr_1 = getelementptr i3 %cache_tag, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="cache_tag_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3">
<![CDATA[
if.else:2 %cache_tag_load_1 = load i3 %cache_tag_addr_1

]]></Node>
<StgValue><ssdm name="cache_tag_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3">
<![CDATA[
if.else:2 %cache_tag_load_1 = load i3 %cache_tag_addr_1

]]></Node>
<StgValue><ssdm name="cache_tag_load_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else:3 %icmp_ln46 = icmp_eq  i3 %cache_tag_load_1, i3 %tag

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:4 %br_ln46 = br i1 %icmp_ln46, void %if.else41, void %if.end52

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1">
<![CDATA[
if.else41:0 %set_old_3_load = load i1 %set_old_3

]]></Node>
<StgValue><ssdm name="set_old_3_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1">
<![CDATA[
if.else41:1 %set_old_0_load = load i1 %set_old_0

]]></Node>
<StgValue><ssdm name="set_old_0_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1">
<![CDATA[
if.else41:2 %set_old_1_load = load i1 %set_old_1

]]></Node>
<StgValue><ssdm name="set_old_1_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1">
<![CDATA[
if.else41:3 %set_old_2_load = load i1 %set_old_2

]]></Node>
<StgValue><ssdm name="set_old_2_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.else41:4 %icmp_ln9 = icmp_eq  i2 %index, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.else41:5 %select_ln9 = select i1 %icmp_ln9, i1 %set_old_0_load, i1 %set_old_3_load

]]></Node>
<StgValue><ssdm name="select_ln9"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.else41:6 %icmp_ln9_1 = icmp_eq  i2 %index, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln9_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.else41:7 %select_ln9_1 = select i1 %icmp_ln9_1, i1 %set_old_1_load, i1 %select_ln9

]]></Node>
<StgValue><ssdm name="select_ln9_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.else41:8 %icmp_ln9_2 = icmp_eq  i2 %index, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln9_2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.else41:9 %select_ln9_2 = select i1 %icmp_ln9_2, i1 %set_old_2_load, i1 %select_ln9_1

]]></Node>
<StgValue><ssdm name="select_ln9_2"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
if.else41:10 %cache_index = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %index, i1 %select_ln9_2

]]></Node>
<StgValue><ssdm name="cache_index"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else41:11 %xor_ln52 = xor i1 %select_ln9_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln52"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.else41:12 %switch_ln52 = switch i2 %index, void %branch3, i2 0, void %branch0, i2 1, void %branch1, i2 2, void %branch2

]]></Node>
<StgValue><ssdm name="switch_ln52"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
<literal name="index" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch2:0 %store_ln52 = store i1 %xor_ln52, i1 %set_old_2

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
<literal name="index" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln52 = br void %if.else416

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
<literal name="index" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch1:0 %store_ln52 = store i1 %xor_ln52, i1 %set_old_1

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
<literal name="index" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln52 = br void %if.else416

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
<literal name="index" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch0:0 %store_ln52 = store i1 %xor_ln52, i1 %set_old_0

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
<literal name="index" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln52 = br void %if.else416

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
<literal name="index" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch3:0 %store_ln52 = store i1 %xor_ln52, i1 %set_old_3

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
<literal name="index" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln52 = br void %if.else416

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
if.else416:0 %br_ln0 = br void %if.end52

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
if.end52:0 %cache_index_1 = phi i3 %cache_index, void %if.else416, i3 %zerod, void %entry, i3 %oned, void %if.else

]]></Node>
<StgValue><ssdm name="cache_index_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="3">
<![CDATA[
if.end52:2 %zext_ln57 = zext i3 %cache_index_1

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end52:4 %cache_valid_addr = getelementptr i1 %cache_valid, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="cache_valid_addr"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="3">
<![CDATA[
if.end52:5 %cache_valid_load = load i3 %cache_valid_addr

]]></Node>
<StgValue><ssdm name="cache_valid_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.end52:1 %not_in_cache = phi i1 1, void %if.else416, i1 0, void %entry, i1 0, void %if.else

]]></Node>
<StgValue><ssdm name="not_in_cache"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
if.end52:3 %tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %cache_index_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="3">
<![CDATA[
if.end52:5 %cache_valid_load = load i3 %cache_valid_addr

]]></Node>
<StgValue><ssdm name="cache_valid_load"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end52:6 %xor_ln57 = xor i1 %cache_valid_load, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln57"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end52:7 %or_ln57 = or i1 %not_in_cache, i1 %xor_ln57

]]></Node>
<StgValue><ssdm name="or_ln57"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end52:8 %br_ln57 = br i1 %or_ln57, void %if.end84, void %if.then57

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then57:0 %cache_dirty_addr = getelementptr i1 %cache_dirty, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="cache_dirty_addr"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="3">
<![CDATA[
if.then57:1 %cache_dirty_load = load i3 %cache_dirty_addr

]]></Node>
<StgValue><ssdm name="cache_dirty_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="3">
<![CDATA[
if.then57:1 %cache_dirty_load = load i3 %cache_dirty_addr

]]></Node>
<StgValue><ssdm name="cache_dirty_load"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then57:2 %br_ln58 = br i1 %cache_dirty_load, void %if.end71, void %if.then61

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cache_dirty_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then61:0 %cache_tag_addr_2 = getelementptr i3 %cache_tag, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="cache_tag_addr_2"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cache_dirty_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3">
<![CDATA[
if.then61:1 %cache_tag_load_2 = load i3 %cache_tag_addr_2

]]></Node>
<StgValue><ssdm name="cache_tag_load_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="83" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3">
<![CDATA[
if.then61:1 %cache_tag_load_2 = load i3 %cache_tag_addr_2

]]></Node>
<StgValue><ssdm name="cache_tag_load_2"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="3" op_3_bw="2" op_4_bw="32" op_5_bw="32">
<![CDATA[
if.then61:2 %call_ln26 = call void @cache_access_Pipeline_VITIS_LOOP_24_1, i9 %tmp_1, i3 %cache_tag_load_2, i2 %index, i32 %mymem, i32 %cache

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="85" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cache_dirty_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="3" op_3_bw="2" op_4_bw="32" op_5_bw="32">
<![CDATA[
if.then61:2 %call_ln26 = call void @cache_access_Pipeline_VITIS_LOOP_24_1, i9 %tmp_1, i3 %cache_tag_load_2, i2 %index, i32 %mymem, i32 %cache

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cache_dirty_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
if.then61:3 %br_ln0 = br void %if.end71

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.end71:1 %store_ln66 = store i1 0, i3 %cache_dirty_addr

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.end71:2 %store_ln67 = store i1 1, i3 %cache_valid_addr

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end71:3 %cache_tag_addr_3 = getelementptr i3 %cache_tag, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="cache_tag_addr_3"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end71:4 %store_ln68 = store i3 %tag, i3 %cache_tag_addr_3

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="91" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="11" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.end71:0 %call_ln26 = call void @cache_access_Pipeline_VITIS_LOOP_24_11, i9 %tmp_1, i11 %address_1, i32 %mymem, i32 %cache

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="92" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="11" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.end71:0 %call_ln26 = call void @cache_access_Pipeline_VITIS_LOOP_24_11, i9 %tmp_1, i11 %address_1, i32 %mymem, i32 %cache

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
if.end71:5 %br_ln69 = br void %if.end84

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
if.end84:0 %tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %cache_index_1, i6 %offset

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="9">
<![CDATA[
if.end84:1 %zext_ln72 = zext i9 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end84:2 %cache_addr = getelementptr i32 %cache, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="cache_addr"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end84:3 %br_ln70 = br i1 %action_read, void %if.else90, void %if.then85

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="action_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else90:1 %cache_dirty_addr_1 = getelementptr i1 %cache_dirty, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="cache_dirty_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="action_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else90:2 %store_ln76 = store i1 1, i3 %cache_dirty_addr_1

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="100" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else90:0 %store_ln75 = store i32 %value_r_read, i9 %cache_addr

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
if.else90:3 %br_ln0 = br void %if.end98

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="102" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="9" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then85:0 %ret_value = load i9 %cache_addr

]]></Node>
<StgValue><ssdm name="ret_value"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="103" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="action_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="9" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then85:0 %ret_value = load i9 %cache_addr

]]></Node>
<StgValue><ssdm name="ret_value"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="action_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
if.then85:1 %br_ln73 = br void %if.end98

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end98:0 %ret_value_1 = phi i32 %ret_value, void %if.then85, i32 %value_r_read, void %if.else90

]]></Node>
<StgValue><ssdm name="ret_value_1"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32">
<![CDATA[
if.end98:1 %ret_ln79 = ret i32 %ret_value_1

]]></Node>
<StgValue><ssdm name="ret_ln79"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="129" name="address" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="address"/></StgValue>
</port>
<port id="130" name="value_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="value_r"/></StgValue>
</port>
<port id="131" name="action" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="action"/></StgValue>
</port>
<port id="132" name="mymem" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="mymem"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="133" name="cache_tag" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="cache_tag"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="134" name="set_old_3" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="set_old_3"/></StgValue>
</port>
<port id="135" name="set_old_0" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="set_old_0"/></StgValue>
</port>
<port id="136" name="set_old_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="set_old_1"/></StgValue>
</port>
<port id="137" name="set_old_2" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="set_old_2"/></StgValue>
</port>
<port id="138" name="cache_valid" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="cache_valid"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="139" name="cache_dirty" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="cache_dirty"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="140" name="cache" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="cache"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="142" from="_ssdm_op_Read.ap_auto.i11" to="address_read" fromId="141" toId="13">
</dataflow>
<dataflow id="143" from="address" to="address_read" fromId="129" toId="13">
</dataflow>
<dataflow id="145" from="_ssdm_op_PartSelect.i3.i11.i32.i32" to="tag" fromId="144" toId="14">
</dataflow>
<dataflow id="146" from="address_read" to="tag" fromId="13" toId="14">
</dataflow>
<dataflow id="148" from="StgValue_147" to="tag" fromId="147" toId="14">
</dataflow>
<dataflow id="150" from="StgValue_149" to="tag" fromId="149" toId="14">
</dataflow>
<dataflow id="152" from="_ssdm_op_PartSelect.i2.i11.i32.i32" to="index" fromId="151" toId="15">
</dataflow>
<dataflow id="153" from="address_read" to="index" fromId="13" toId="15">
</dataflow>
<dataflow id="155" from="StgValue_154" to="index" fromId="154" toId="15">
</dataflow>
<dataflow id="157" from="StgValue_156" to="index" fromId="156" toId="15">
</dataflow>
<dataflow id="158" from="address_read" to="offset" fromId="13" toId="16">
</dataflow>
<dataflow id="160" from="_ssdm_op_BitConcatenate.i3.i2.i1" to="zerod" fromId="159" toId="17">
</dataflow>
<dataflow id="161" from="index" to="zerod" fromId="15" toId="17">
</dataflow>
<dataflow id="163" from="StgValue_162" to="zerod" fromId="162" toId="17">
</dataflow>
<dataflow id="164" from="zerod" to="zext_ln43" fromId="17" toId="18">
</dataflow>
<dataflow id="165" from="cache_tag" to="cache_tag_addr" fromId="133" toId="19">
</dataflow>
<dataflow id="167" from="StgValue_166" to="cache_tag_addr" fromId="166" toId="19">
</dataflow>
<dataflow id="168" from="zext_ln43" to="cache_tag_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="169" from="cache_tag_addr" to="cache_tag_load" fromId="19" toId="20">
</dataflow>
<dataflow id="171" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="170" toId="21">
</dataflow>
<dataflow id="173" from="StgValue_172" to="specbitsmap_ln0" fromId="172" toId="21">
</dataflow>
<dataflow id="175" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln6" fromId="174" toId="22">
</dataflow>
<dataflow id="177" from="empty_2" to="spectopmodule_ln6" fromId="176" toId="22">
</dataflow>
<dataflow id="178" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="170" toId="23">
</dataflow>
<dataflow id="179" from="address" to="specbitsmap_ln0" fromId="129" toId="23">
</dataflow>
<dataflow id="181" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="180" toId="24">
</dataflow>
<dataflow id="182" from="address" to="specinterface_ln0" fromId="129" toId="24">
</dataflow>
<dataflow id="184" from="empty" to="specinterface_ln0" fromId="183" toId="24">
</dataflow>
<dataflow id="185" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="24">
</dataflow>
<dataflow id="186" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="24">
</dataflow>
<dataflow id="188" from="empty_0" to="specinterface_ln0" fromId="187" toId="24">
</dataflow>
<dataflow id="189" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="24">
</dataflow>
<dataflow id="190" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="24">
</dataflow>
<dataflow id="191" from="empty_0" to="specinterface_ln0" fromId="187" toId="24">
</dataflow>
<dataflow id="192" from="empty_0" to="specinterface_ln0" fromId="187" toId="24">
</dataflow>
<dataflow id="193" from="empty_0" to="specinterface_ln0" fromId="187" toId="24">
</dataflow>
<dataflow id="194" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="24">
</dataflow>
<dataflow id="195" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="24">
</dataflow>
<dataflow id="196" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="24">
</dataflow>
<dataflow id="197" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="24">
</dataflow>
<dataflow id="198" from="empty_0" to="specinterface_ln0" fromId="187" toId="24">
</dataflow>
<dataflow id="199" from="empty_0" to="specinterface_ln0" fromId="187" toId="24">
</dataflow>
<dataflow id="201" from="StgValue_200" to="specinterface_ln0" fromId="200" toId="24">
</dataflow>
<dataflow id="202" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="24">
</dataflow>
<dataflow id="203" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="170" toId="25">
</dataflow>
<dataflow id="204" from="value_r" to="specbitsmap_ln0" fromId="130" toId="25">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="180" toId="26">
</dataflow>
<dataflow id="206" from="value_r" to="specinterface_ln0" fromId="130" toId="26">
</dataflow>
<dataflow id="207" from="empty" to="specinterface_ln0" fromId="183" toId="26">
</dataflow>
<dataflow id="208" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="26">
</dataflow>
<dataflow id="209" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="26">
</dataflow>
<dataflow id="210" from="empty_0" to="specinterface_ln0" fromId="187" toId="26">
</dataflow>
<dataflow id="211" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="26">
</dataflow>
<dataflow id="212" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="26">
</dataflow>
<dataflow id="213" from="empty_0" to="specinterface_ln0" fromId="187" toId="26">
</dataflow>
<dataflow id="214" from="empty_0" to="specinterface_ln0" fromId="187" toId="26">
</dataflow>
<dataflow id="215" from="empty_0" to="specinterface_ln0" fromId="187" toId="26">
</dataflow>
<dataflow id="216" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="26">
</dataflow>
<dataflow id="217" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="26">
</dataflow>
<dataflow id="218" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="26">
</dataflow>
<dataflow id="219" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="26">
</dataflow>
<dataflow id="220" from="empty_0" to="specinterface_ln0" fromId="187" toId="26">
</dataflow>
<dataflow id="221" from="empty_0" to="specinterface_ln0" fromId="187" toId="26">
</dataflow>
<dataflow id="222" from="StgValue_200" to="specinterface_ln0" fromId="200" toId="26">
</dataflow>
<dataflow id="223" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="26">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="170" toId="27">
</dataflow>
<dataflow id="225" from="action" to="specbitsmap_ln0" fromId="131" toId="27">
</dataflow>
<dataflow id="226" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="180" toId="28">
</dataflow>
<dataflow id="227" from="action" to="specinterface_ln0" fromId="131" toId="28">
</dataflow>
<dataflow id="228" from="empty" to="specinterface_ln0" fromId="183" toId="28">
</dataflow>
<dataflow id="229" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="28">
</dataflow>
<dataflow id="230" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="28">
</dataflow>
<dataflow id="231" from="empty_0" to="specinterface_ln0" fromId="187" toId="28">
</dataflow>
<dataflow id="232" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="28">
</dataflow>
<dataflow id="233" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="28">
</dataflow>
<dataflow id="234" from="empty_0" to="specinterface_ln0" fromId="187" toId="28">
</dataflow>
<dataflow id="235" from="empty_0" to="specinterface_ln0" fromId="187" toId="28">
</dataflow>
<dataflow id="236" from="empty_0" to="specinterface_ln0" fromId="187" toId="28">
</dataflow>
<dataflow id="237" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="28">
</dataflow>
<dataflow id="238" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="28">
</dataflow>
<dataflow id="239" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="28">
</dataflow>
<dataflow id="240" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="28">
</dataflow>
<dataflow id="241" from="empty_0" to="specinterface_ln0" fromId="187" toId="28">
</dataflow>
<dataflow id="242" from="empty_0" to="specinterface_ln0" fromId="187" toId="28">
</dataflow>
<dataflow id="243" from="StgValue_200" to="specinterface_ln0" fromId="200" toId="28">
</dataflow>
<dataflow id="244" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="28">
</dataflow>
<dataflow id="245" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="180" toId="29">
</dataflow>
<dataflow id="246" from="mymem" to="specinterface_ln0" fromId="132" toId="29">
</dataflow>
<dataflow id="248" from="empty_1" to="specinterface_ln0" fromId="247" toId="29">
</dataflow>
<dataflow id="249" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="29">
</dataflow>
<dataflow id="250" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="29">
</dataflow>
<dataflow id="251" from="empty_0" to="specinterface_ln0" fromId="187" toId="29">
</dataflow>
<dataflow id="252" from="StgValue_200" to="specinterface_ln0" fromId="200" toId="29">
</dataflow>
<dataflow id="253" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="29">
</dataflow>
<dataflow id="254" from="empty_0" to="specinterface_ln0" fromId="187" toId="29">
</dataflow>
<dataflow id="255" from="empty_0" to="specinterface_ln0" fromId="187" toId="29">
</dataflow>
<dataflow id="256" from="empty_0" to="specinterface_ln0" fromId="187" toId="29">
</dataflow>
<dataflow id="257" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="29">
</dataflow>
<dataflow id="258" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="29">
</dataflow>
<dataflow id="259" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="29">
</dataflow>
<dataflow id="260" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="29">
</dataflow>
<dataflow id="261" from="empty_0" to="specinterface_ln0" fromId="187" toId="29">
</dataflow>
<dataflow id="262" from="empty_0" to="specinterface_ln0" fromId="187" toId="29">
</dataflow>
<dataflow id="263" from="StgValue_200" to="specinterface_ln0" fromId="200" toId="29">
</dataflow>
<dataflow id="264" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="29">
</dataflow>
<dataflow id="265" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="170" toId="30">
</dataflow>
<dataflow id="266" from="mymem" to="specbitsmap_ln0" fromId="132" toId="30">
</dataflow>
<dataflow id="268" from="_ssdm_op_Read.ap_auto.i1" to="action_read" fromId="267" toId="31">
</dataflow>
<dataflow id="269" from="action" to="action_read" fromId="131" toId="31">
</dataflow>
<dataflow id="271" from="_ssdm_op_Read.ap_auto.i32" to="value_r_read" fromId="270" toId="32">
</dataflow>
<dataflow id="272" from="value_r" to="value_r_read" fromId="130" toId="32">
</dataflow>
<dataflow id="273" from="offset" to="zext_ln38" fromId="16" toId="33">
</dataflow>
<dataflow id="274" from="address_read" to="address_1" fromId="13" toId="34">
</dataflow>
<dataflow id="275" from="zext_ln38" to="address_1" fromId="33" toId="34">
</dataflow>
<dataflow id="276" from="zerod" to="oned" fromId="17" toId="35">
</dataflow>
<dataflow id="278" from="StgValue_277" to="oned" fromId="277" toId="35">
</dataflow>
<dataflow id="279" from="cache_tag_addr" to="cache_tag_load" fromId="19" toId="36">
</dataflow>
<dataflow id="280" from="cache_tag_load" to="icmp_ln43" fromId="36" toId="37">
</dataflow>
<dataflow id="281" from="tag" to="icmp_ln43" fromId="14" toId="37">
</dataflow>
<dataflow id="282" from="icmp_ln43" to="br_ln43" fromId="37" toId="38">
</dataflow>
<dataflow id="283" from="oned" to="zext_ln46" fromId="35" toId="39">
</dataflow>
<dataflow id="284" from="cache_tag" to="cache_tag_addr_1" fromId="133" toId="40">
</dataflow>
<dataflow id="285" from="StgValue_166" to="cache_tag_addr_1" fromId="166" toId="40">
</dataflow>
<dataflow id="286" from="zext_ln46" to="cache_tag_addr_1" fromId="39" toId="40">
</dataflow>
<dataflow id="287" from="cache_tag_addr_1" to="cache_tag_load_1" fromId="40" toId="41">
</dataflow>
<dataflow id="288" from="cache_tag_addr_1" to="cache_tag_load_1" fromId="40" toId="42">
</dataflow>
<dataflow id="289" from="cache_tag_load_1" to="icmp_ln46" fromId="42" toId="43">
</dataflow>
<dataflow id="290" from="tag" to="icmp_ln46" fromId="14" toId="43">
</dataflow>
<dataflow id="291" from="icmp_ln46" to="br_ln46" fromId="43" toId="44">
</dataflow>
<dataflow id="292" from="set_old_3" to="set_old_3_load" fromId="134" toId="45">
</dataflow>
<dataflow id="293" from="set_old_0" to="set_old_0_load" fromId="135" toId="46">
</dataflow>
<dataflow id="294" from="set_old_1" to="set_old_1_load" fromId="136" toId="47">
</dataflow>
<dataflow id="295" from="set_old_2" to="set_old_2_load" fromId="137" toId="48">
</dataflow>
<dataflow id="296" from="index" to="icmp_ln9" fromId="15" toId="49">
</dataflow>
<dataflow id="298" from="StgValue_297" to="icmp_ln9" fromId="297" toId="49">
</dataflow>
<dataflow id="299" from="icmp_ln9" to="select_ln9" fromId="49" toId="50">
</dataflow>
<dataflow id="300" from="set_old_0_load" to="select_ln9" fromId="46" toId="50">
</dataflow>
<dataflow id="301" from="set_old_3_load" to="select_ln9" fromId="45" toId="50">
</dataflow>
<dataflow id="302" from="index" to="icmp_ln9_1" fromId="15" toId="51">
</dataflow>
<dataflow id="304" from="StgValue_303" to="icmp_ln9_1" fromId="303" toId="51">
</dataflow>
<dataflow id="305" from="icmp_ln9_1" to="select_ln9_1" fromId="51" toId="52">
</dataflow>
<dataflow id="306" from="set_old_1_load" to="select_ln9_1" fromId="47" toId="52">
</dataflow>
<dataflow id="307" from="select_ln9" to="select_ln9_1" fromId="50" toId="52">
</dataflow>
<dataflow id="308" from="index" to="icmp_ln9_2" fromId="15" toId="53">
</dataflow>
<dataflow id="310" from="StgValue_309" to="icmp_ln9_2" fromId="309" toId="53">
</dataflow>
<dataflow id="311" from="icmp_ln9_2" to="select_ln9_2" fromId="53" toId="54">
</dataflow>
<dataflow id="312" from="set_old_2_load" to="select_ln9_2" fromId="48" toId="54">
</dataflow>
<dataflow id="313" from="select_ln9_1" to="select_ln9_2" fromId="52" toId="54">
</dataflow>
<dataflow id="314" from="_ssdm_op_BitConcatenate.i3.i2.i1" to="cache_index" fromId="159" toId="55">
</dataflow>
<dataflow id="315" from="index" to="cache_index" fromId="15" toId="55">
</dataflow>
<dataflow id="316" from="select_ln9_2" to="cache_index" fromId="54" toId="55">
</dataflow>
<dataflow id="317" from="select_ln9_2" to="xor_ln52" fromId="54" toId="56">
</dataflow>
<dataflow id="319" from="StgValue_318" to="xor_ln52" fromId="318" toId="56">
</dataflow>
<dataflow id="320" from="index" to="switch_ln52" fromId="15" toId="57">
</dataflow>
<dataflow id="321" from="StgValue_297" to="switch_ln52" fromId="297" toId="57">
</dataflow>
<dataflow id="322" from="StgValue_303" to="switch_ln52" fromId="303" toId="57">
</dataflow>
<dataflow id="323" from="StgValue_309" to="switch_ln52" fromId="309" toId="57">
</dataflow>
<dataflow id="324" from="xor_ln52" to="store_ln52" fromId="56" toId="58">
</dataflow>
<dataflow id="325" from="set_old_2" to="store_ln52" fromId="137" toId="58">
</dataflow>
<dataflow id="326" from="xor_ln52" to="store_ln52" fromId="56" toId="60">
</dataflow>
<dataflow id="327" from="set_old_1" to="store_ln52" fromId="136" toId="60">
</dataflow>
<dataflow id="328" from="xor_ln52" to="store_ln52" fromId="56" toId="62">
</dataflow>
<dataflow id="329" from="set_old_0" to="store_ln52" fromId="135" toId="62">
</dataflow>
<dataflow id="330" from="xor_ln52" to="store_ln52" fromId="56" toId="64">
</dataflow>
<dataflow id="331" from="set_old_3" to="store_ln52" fromId="134" toId="64">
</dataflow>
<dataflow id="332" from="cache_index" to="cache_index_1" fromId="55" toId="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="333" from="br_ln0" to="cache_index_1" fromId="66" toId="67">
</dataflow>
<dataflow id="334" from="zerod" to="cache_index_1" fromId="17" toId="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="335" from="br_ln43" to="cache_index_1" fromId="38" toId="67">
</dataflow>
<dataflow id="336" from="oned" to="cache_index_1" fromId="35" toId="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="337" from="br_ln46" to="cache_index_1" fromId="44" toId="67">
</dataflow>
<dataflow id="338" from="cache_index_1" to="zext_ln57" fromId="67" toId="68">
</dataflow>
<dataflow id="339" from="cache_valid" to="cache_valid_addr" fromId="138" toId="69">
</dataflow>
<dataflow id="340" from="StgValue_166" to="cache_valid_addr" fromId="166" toId="69">
</dataflow>
<dataflow id="341" from="zext_ln57" to="cache_valid_addr" fromId="68" toId="69">
</dataflow>
<dataflow id="342" from="cache_valid_addr" to="cache_valid_load" fromId="69" toId="70">
</dataflow>
<dataflow id="343" from="StgValue_318" to="not_in_cache" fromId="318" toId="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="344" from="br_ln0" to="not_in_cache" fromId="66" toId="71">
</dataflow>
<dataflow id="345" from="StgValue_162" to="not_in_cache" fromId="162" toId="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="346" from="br_ln43" to="not_in_cache" fromId="38" toId="71">
</dataflow>
<dataflow id="347" from="StgValue_162" to="not_in_cache" fromId="162" toId="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="348" from="br_ln46" to="not_in_cache" fromId="44" toId="71">
</dataflow>
<dataflow id="350" from="_ssdm_op_BitConcatenate.i9.i3.i6" to="tmp_1" fromId="349" toId="72">
</dataflow>
<dataflow id="351" from="cache_index_1" to="tmp_1" fromId="67" toId="72">
</dataflow>
<dataflow id="353" from="StgValue_352" to="tmp_1" fromId="352" toId="72">
</dataflow>
<dataflow id="354" from="cache_valid_addr" to="cache_valid_load" fromId="69" toId="73">
</dataflow>
<dataflow id="355" from="cache_valid_load" to="xor_ln57" fromId="73" toId="74">
</dataflow>
<dataflow id="356" from="StgValue_318" to="xor_ln57" fromId="318" toId="74">
</dataflow>
<dataflow id="357" from="not_in_cache" to="or_ln57" fromId="71" toId="75">
</dataflow>
<dataflow id="358" from="xor_ln57" to="or_ln57" fromId="74" toId="75">
</dataflow>
<dataflow id="359" from="or_ln57" to="br_ln57" fromId="75" toId="76">
</dataflow>
<dataflow id="360" from="cache_dirty" to="cache_dirty_addr" fromId="139" toId="77">
</dataflow>
<dataflow id="361" from="StgValue_166" to="cache_dirty_addr" fromId="166" toId="77">
</dataflow>
<dataflow id="362" from="zext_ln57" to="cache_dirty_addr" fromId="68" toId="77">
</dataflow>
<dataflow id="363" from="cache_dirty_addr" to="cache_dirty_load" fromId="77" toId="78">
</dataflow>
<dataflow id="364" from="cache_dirty_addr" to="cache_dirty_load" fromId="77" toId="79">
</dataflow>
<dataflow id="365" from="cache_dirty_load" to="br_ln58" fromId="79" toId="80">
</dataflow>
<dataflow id="366" from="cache_tag" to="cache_tag_addr_2" fromId="133" toId="81">
</dataflow>
<dataflow id="367" from="StgValue_166" to="cache_tag_addr_2" fromId="166" toId="81">
</dataflow>
<dataflow id="368" from="zext_ln57" to="cache_tag_addr_2" fromId="68" toId="81">
</dataflow>
<dataflow id="369" from="cache_tag_addr_2" to="cache_tag_load_2" fromId="81" toId="82">
</dataflow>
<dataflow id="370" from="cache_tag_addr_2" to="cache_tag_load_2" fromId="81" toId="83">
</dataflow>
<dataflow id="372" from="cache_access_Pipeline_VITIS_LOOP_24_1" to="call_ln26" fromId="371" toId="84">
</dataflow>
<dataflow id="373" from="tmp_1" to="call_ln26" fromId="72" toId="84">
</dataflow>
<dataflow id="374" from="cache_tag_load_2" to="call_ln26" fromId="83" toId="84">
</dataflow>
<dataflow id="375" from="index" to="call_ln26" fromId="15" toId="84">
</dataflow>
<dataflow id="376" from="mymem" to="call_ln26" fromId="132" toId="84">
</dataflow>
<dataflow id="377" from="cache" to="call_ln26" fromId="140" toId="84">
</dataflow>
<dataflow id="378" from="cache_access_Pipeline_VITIS_LOOP_24_1" to="call_ln26" fromId="371" toId="85">
</dataflow>
<dataflow id="379" from="tmp_1" to="call_ln26" fromId="72" toId="85">
</dataflow>
<dataflow id="380" from="cache_tag_load_2" to="call_ln26" fromId="83" toId="85">
</dataflow>
<dataflow id="381" from="index" to="call_ln26" fromId="15" toId="85">
</dataflow>
<dataflow id="382" from="mymem" to="call_ln26" fromId="132" toId="85">
</dataflow>
<dataflow id="383" from="cache" to="call_ln26" fromId="140" toId="85">
</dataflow>
<dataflow id="384" from="StgValue_162" to="store_ln66" fromId="162" toId="87">
</dataflow>
<dataflow id="385" from="cache_dirty_addr" to="store_ln66" fromId="77" toId="87">
</dataflow>
<dataflow id="386" from="StgValue_318" to="store_ln67" fromId="318" toId="88">
</dataflow>
<dataflow id="387" from="cache_valid_addr" to="store_ln67" fromId="69" toId="88">
</dataflow>
<dataflow id="388" from="cache_tag" to="cache_tag_addr_3" fromId="133" toId="89">
</dataflow>
<dataflow id="389" from="StgValue_166" to="cache_tag_addr_3" fromId="166" toId="89">
</dataflow>
<dataflow id="390" from="zext_ln57" to="cache_tag_addr_3" fromId="68" toId="89">
</dataflow>
<dataflow id="391" from="tag" to="store_ln68" fromId="14" toId="90">
</dataflow>
<dataflow id="392" from="cache_tag_addr_3" to="store_ln68" fromId="89" toId="90">
</dataflow>
<dataflow id="394" from="cache_access_Pipeline_VITIS_LOOP_24_11" to="call_ln26" fromId="393" toId="91">
</dataflow>
<dataflow id="395" from="tmp_1" to="call_ln26" fromId="72" toId="91">
</dataflow>
<dataflow id="396" from="address_1" to="call_ln26" fromId="34" toId="91">
</dataflow>
<dataflow id="397" from="mymem" to="call_ln26" fromId="132" toId="91">
</dataflow>
<dataflow id="398" from="cache" to="call_ln26" fromId="140" toId="91">
</dataflow>
<dataflow id="399" from="cache_access_Pipeline_VITIS_LOOP_24_11" to="call_ln26" fromId="393" toId="92">
</dataflow>
<dataflow id="400" from="tmp_1" to="call_ln26" fromId="72" toId="92">
</dataflow>
<dataflow id="401" from="address_1" to="call_ln26" fromId="34" toId="92">
</dataflow>
<dataflow id="402" from="mymem" to="call_ln26" fromId="132" toId="92">
</dataflow>
<dataflow id="403" from="cache" to="call_ln26" fromId="140" toId="92">
</dataflow>
<dataflow id="404" from="_ssdm_op_BitConcatenate.i9.i3.i6" to="tmp_2" fromId="349" toId="94">
</dataflow>
<dataflow id="405" from="cache_index_1" to="tmp_2" fromId="67" toId="94">
</dataflow>
<dataflow id="406" from="offset" to="tmp_2" fromId="16" toId="94">
</dataflow>
<dataflow id="407" from="tmp_2" to="zext_ln72" fromId="94" toId="95">
</dataflow>
<dataflow id="408" from="cache" to="cache_addr" fromId="140" toId="96">
</dataflow>
<dataflow id="409" from="StgValue_166" to="cache_addr" fromId="166" toId="96">
</dataflow>
<dataflow id="410" from="zext_ln72" to="cache_addr" fromId="95" toId="96">
</dataflow>
<dataflow id="411" from="action_read" to="br_ln70" fromId="31" toId="97">
</dataflow>
<dataflow id="412" from="cache_dirty" to="cache_dirty_addr_1" fromId="139" toId="98">
</dataflow>
<dataflow id="413" from="StgValue_166" to="cache_dirty_addr_1" fromId="166" toId="98">
</dataflow>
<dataflow id="414" from="zext_ln57" to="cache_dirty_addr_1" fromId="68" toId="98">
</dataflow>
<dataflow id="415" from="StgValue_318" to="store_ln76" fromId="318" toId="99">
</dataflow>
<dataflow id="416" from="cache_dirty_addr_1" to="store_ln76" fromId="98" toId="99">
</dataflow>
<dataflow id="417" from="value_r_read" to="store_ln75" fromId="32" toId="100">
</dataflow>
<dataflow id="418" from="cache_addr" to="store_ln75" fromId="96" toId="100">
</dataflow>
<dataflow id="419" from="cache_addr" to="ret_value" fromId="96" toId="102">
</dataflow>
<dataflow id="420" from="cache_addr" to="ret_value" fromId="96" toId="103">
</dataflow>
<dataflow id="421" from="ret_value" to="ret_value_1" fromId="103" toId="105">
<condition id="-1">
<or_exp><and_exp><literal name="action_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="422" from="br_ln73" to="ret_value_1" fromId="104" toId="105">
</dataflow>
<dataflow id="423" from="value_r_read" to="ret_value_1" fromId="32" toId="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="424" from="br_ln0" to="ret_value_1" fromId="101" toId="105">
</dataflow>
<dataflow id="425" from="ret_value_1" to="ret_ln79" fromId="105" toId="106">
</dataflow>
<dataflow id="426" from="icmp_ln43" to="StgValue_2" fromId="37" toId="2">
</dataflow>
<dataflow id="427" from="icmp_ln43" to="StgValue_3" fromId="37" toId="3">
</dataflow>
<dataflow id="428" from="icmp_ln46" to="StgValue_3" fromId="43" toId="3">
</dataflow>
<dataflow id="429" from="index" to="StgValue_3" fromId="15" toId="3">
</dataflow>
<dataflow id="430" from="or_ln57" to="StgValue_4" fromId="75" toId="4">
</dataflow>
<dataflow id="431" from="cache_dirty_load" to="StgValue_5" fromId="79" toId="5">
</dataflow>
<dataflow id="432" from="cache_dirty_load" to="StgValue_7" fromId="79" toId="7">
</dataflow>
<dataflow id="433" from="or_ln57" to="StgValue_9" fromId="75" toId="9">
</dataflow>
<dataflow id="434" from="action_read" to="StgValue_9" fromId="31" toId="9">
</dataflow>
<dataflow id="435" from="action_read" to="StgValue_12" fromId="31" toId="12">
</dataflow>
</dataflows>


</stg>
