Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 28 15:41:13 2022
| Host         : DESKTOP-Q9PIB0J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file trafik_timing_summary_routed.rpt -pb trafik_timing_summary_routed.pb -rpx trafik_timing_summary_routed.rpx -warn_on_violation
| Design       : trafik
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.300        0.000                      0                   75        0.114        0.000                      0                   75        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.300        0.000                      0                   75        0.114        0.000                      0                   75        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 counter_1s_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.952ns (23.128%)  route 3.164ns (76.872%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  counter_1s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  counter_1s_reg[25]/Q
                         net (fo=3, routed)           0.893     6.660    counter_1s_reg[25]
    SLICE_X2Y102         LUT6 (Prop_lut6_I1_O)        0.124     6.784 f  counter_1s[0]_i_7/O
                         net (fo=2, routed)           0.453     7.237    counter_1s[0]_i_7_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.124     7.361 f  counter_1s[0]_i_4/O
                         net (fo=4, routed)           0.838     8.200    counter_1s[0]_i_4_n_0
    SLICE_X1Y101         LUT4 (Prop_lut4_I0_O)        0.124     8.324 f  delay_count[3]_i_5/O
                         net (fo=3, routed)           0.424     8.748    delay_count[3]_i_5_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I5_O)        0.124     8.872 r  delay_count[3]_i_1/O
                         net (fo=4, routed)           0.556     9.428    delay_count[3]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  delay_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    15.012    clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  delay_count_reg[0]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y100         FDRE (Setup_fdre_C_R)       -0.524    14.728    delay_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 counter_1s_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.952ns (23.128%)  route 3.164ns (76.872%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  counter_1s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  counter_1s_reg[25]/Q
                         net (fo=3, routed)           0.893     6.660    counter_1s_reg[25]
    SLICE_X2Y102         LUT6 (Prop_lut6_I1_O)        0.124     6.784 f  counter_1s[0]_i_7/O
                         net (fo=2, routed)           0.453     7.237    counter_1s[0]_i_7_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.124     7.361 f  counter_1s[0]_i_4/O
                         net (fo=4, routed)           0.838     8.200    counter_1s[0]_i_4_n_0
    SLICE_X1Y101         LUT4 (Prop_lut4_I0_O)        0.124     8.324 f  delay_count[3]_i_5/O
                         net (fo=3, routed)           0.424     8.748    delay_count[3]_i_5_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I5_O)        0.124     8.872 r  delay_count[3]_i_1/O
                         net (fo=4, routed)           0.556     9.428    delay_count[3]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  delay_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    15.012    clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  delay_count_reg[1]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y100         FDRE (Setup_fdre_C_R)       -0.524    14.728    delay_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 counter_1s_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.952ns (24.115%)  route 2.996ns (75.885%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  counter_1s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  counter_1s_reg[25]/Q
                         net (fo=3, routed)           0.893     6.660    counter_1s_reg[25]
    SLICE_X2Y102         LUT6 (Prop_lut6_I1_O)        0.124     6.784 f  counter_1s[0]_i_7/O
                         net (fo=2, routed)           0.453     7.237    counter_1s[0]_i_7_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.124     7.361 f  counter_1s[0]_i_4/O
                         net (fo=4, routed)           0.838     8.200    counter_1s[0]_i_4_n_0
    SLICE_X1Y101         LUT4 (Prop_lut4_I0_O)        0.124     8.324 f  delay_count[3]_i_5/O
                         net (fo=3, routed)           0.424     8.748    delay_count[3]_i_5_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I5_O)        0.124     8.872 r  delay_count[3]_i_1/O
                         net (fo=4, routed)           0.387     9.259    delay_count[3]_i_1_n_0
    SLICE_X1Y100         FDRE                                         r  delay_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    15.012    clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  delay_count_reg[2]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y100         FDRE (Setup_fdre_C_R)       -0.429    14.823    delay_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 counter_1s_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.952ns (24.115%)  route 2.996ns (75.885%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  counter_1s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  counter_1s_reg[25]/Q
                         net (fo=3, routed)           0.893     6.660    counter_1s_reg[25]
    SLICE_X2Y102         LUT6 (Prop_lut6_I1_O)        0.124     6.784 f  counter_1s[0]_i_7/O
                         net (fo=2, routed)           0.453     7.237    counter_1s[0]_i_7_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.124     7.361 f  counter_1s[0]_i_4/O
                         net (fo=4, routed)           0.838     8.200    counter_1s[0]_i_4_n_0
    SLICE_X1Y101         LUT4 (Prop_lut4_I0_O)        0.124     8.324 f  delay_count[3]_i_5/O
                         net (fo=3, routed)           0.424     8.748    delay_count[3]_i_5_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I5_O)        0.124     8.872 r  delay_count[3]_i_1/O
                         net (fo=4, routed)           0.387     9.259    delay_count[3]_i_1_n_0
    SLICE_X1Y100         FDRE                                         r  delay_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    15.012    clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  delay_count_reg[3]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y100         FDRE (Setup_fdre_C_R)       -0.429    14.823    delay_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_3s_F_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 1.194ns (30.292%)  route 2.748ns (69.708%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.726     5.329    clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.419     5.748 r  FSM_onehot_current_state_reg[1]/Q
                         net (fo=8, routed)           1.224     6.971    light_highway_OBUF[1]
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.325     7.296 r  delay_count[3]_i_4/O
                         net (fo=2, routed)           0.810     8.106    delay_count[3]_i_4_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I2_O)        0.326     8.432 r  delay_3s_F_i_4/O
                         net (fo=1, routed)           0.714     9.146    delay_3s_F_i_4_n_0
    SLICE_X0Y100         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  delay_3s_F_i_1/O
                         net (fo=1, routed)           0.000     9.270    delay_3s_F_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  delay_3s_F_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    15.012    clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  delay_3s_F_reg/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)        0.029    15.186    delay_3s_F_reg
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 counter_1s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.828ns (23.188%)  route 2.743ns (76.812%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.726     5.329    clk_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  counter_1s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  counter_1s_reg[1]/Q
                         net (fo=2, routed)           0.813     6.598    counter_1s_reg[1]
    SLICE_X2Y99          LUT6 (Prop_lut6_I1_O)        0.124     6.722 f  delay_count[3]_i_8/O
                         net (fo=2, routed)           0.429     7.151    delay_count[3]_i_8_n_0
    SLICE_X2Y98          LUT5 (Prop_lut5_I0_O)        0.124     7.275 f  delay_count[3]_i_6/O
                         net (fo=2, routed)           0.999     8.274    delay_count[3]_i_6_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I4_O)        0.124     8.398 r  delay_count[3]_i_2/O
                         net (fo=6, routed)           0.502     8.899    delay_10s
    SLICE_X1Y100         FDRE                                         r  delay_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    15.012    clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  delay_count_reg[2]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y100         FDRE (Setup_fdre_C_CE)      -0.205    14.952    delay_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 counter_1s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.828ns (23.188%)  route 2.743ns (76.812%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.726     5.329    clk_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  counter_1s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  counter_1s_reg[1]/Q
                         net (fo=2, routed)           0.813     6.598    counter_1s_reg[1]
    SLICE_X2Y99          LUT6 (Prop_lut6_I1_O)        0.124     6.722 f  delay_count[3]_i_8/O
                         net (fo=2, routed)           0.429     7.151    delay_count[3]_i_8_n_0
    SLICE_X2Y98          LUT5 (Prop_lut5_I0_O)        0.124     7.275 f  delay_count[3]_i_6/O
                         net (fo=2, routed)           0.999     8.274    delay_count[3]_i_6_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I4_O)        0.124     8.398 r  delay_count[3]_i_2/O
                         net (fo=6, routed)           0.502     8.899    delay_10s
    SLICE_X1Y100         FDRE                                         r  delay_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    15.012    clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  delay_count_reg[3]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y100         FDRE (Setup_fdre_C_CE)      -0.205    14.952    delay_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 counter_1s_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1s_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.828ns (25.453%)  route 2.425ns (74.547%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  counter_1s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  counter_1s_reg[25]/Q
                         net (fo=3, routed)           0.893     6.660    counter_1s_reg[25]
    SLICE_X2Y102         LUT6 (Prop_lut6_I1_O)        0.124     6.784 f  counter_1s[0]_i_7/O
                         net (fo=2, routed)           0.317     7.101    counter_1s[0]_i_7_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I3_O)        0.124     7.225 r  counter_1s[0]_i_3/O
                         net (fo=1, routed)           0.427     7.653    counter_1s[0]_i_3_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.777 r  counter_1s[0]_i_1/O
                         net (fo=28, routed)          0.787     8.564    clear
    SLICE_X3Y97          FDRE                                         r  counter_1s_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.606    15.029    clk_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  counter_1s_reg[0]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y97          FDRE (Setup_fdre_C_R)       -0.429    14.744    counter_1s_reg[0]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 counter_1s_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1s_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.828ns (25.453%)  route 2.425ns (74.547%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  counter_1s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  counter_1s_reg[25]/Q
                         net (fo=3, routed)           0.893     6.660    counter_1s_reg[25]
    SLICE_X2Y102         LUT6 (Prop_lut6_I1_O)        0.124     6.784 f  counter_1s[0]_i_7/O
                         net (fo=2, routed)           0.317     7.101    counter_1s[0]_i_7_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I3_O)        0.124     7.225 r  counter_1s[0]_i_3/O
                         net (fo=1, routed)           0.427     7.653    counter_1s[0]_i_3_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.777 r  counter_1s[0]_i_1/O
                         net (fo=28, routed)          0.787     8.564    clear
    SLICE_X3Y97          FDRE                                         r  counter_1s_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.606    15.029    clk_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  counter_1s_reg[1]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y97          FDRE (Setup_fdre_C_R)       -0.429    14.744    counter_1s_reg[1]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 counter_1s_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1s_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.828ns (25.453%)  route 2.425ns (74.547%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  counter_1s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  counter_1s_reg[25]/Q
                         net (fo=3, routed)           0.893     6.660    counter_1s_reg[25]
    SLICE_X2Y102         LUT6 (Prop_lut6_I1_O)        0.124     6.784 f  counter_1s[0]_i_7/O
                         net (fo=2, routed)           0.317     7.101    counter_1s[0]_i_7_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I3_O)        0.124     7.225 r  counter_1s[0]_i_3/O
                         net (fo=1, routed)           0.427     7.653    counter_1s[0]_i_3_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.777 r  counter_1s[0]_i_1/O
                         net (fo=28, routed)          0.787     8.564    clear
    SLICE_X3Y97          FDRE                                         r  counter_1s_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.606    15.029    clk_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  counter_1s_reg[2]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y97          FDRE (Setup_fdre_C_R)       -0.429    14.744    counter_1s_reg[2]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  6.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 counter_1s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1s_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.355ns (73.034%)  route 0.131ns (26.966%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  counter_1s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  counter_1s_reg[11]/Q
                         net (fo=3, routed)           0.130     1.796    counter_1s_reg[11]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.956 r  counter_1s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    counter_1s_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.010 r  counter_1s_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.010    counter_1s_reg[12]_i_1_n_7
    SLICE_X3Y100         FDRE                                         r  counter_1s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  counter_1s_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    counter_1s_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 counter_1s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1s_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.366ns (73.631%)  route 0.131ns (26.369%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  counter_1s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  counter_1s_reg[11]/Q
                         net (fo=3, routed)           0.130     1.796    counter_1s_reg[11]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.956 r  counter_1s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    counter_1s_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.021 r  counter_1s_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.021    counter_1s_reg[12]_i_1_n_5
    SLICE_X3Y100         FDRE                                         r  counter_1s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  counter_1s_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    counter_1s_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 counter_1s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1s_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.391ns (74.894%)  route 0.131ns (25.106%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  counter_1s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  counter_1s_reg[11]/Q
                         net (fo=3, routed)           0.130     1.796    counter_1s_reg[11]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.956 r  counter_1s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    counter_1s_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.046 r  counter_1s_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.046    counter_1s_reg[12]_i_1_n_6
    SLICE_X3Y100         FDRE                                         r  counter_1s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  counter_1s_reg[13]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    counter_1s_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 counter_1s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1s_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.391ns (74.894%)  route 0.131ns (25.106%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  counter_1s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  counter_1s_reg[11]/Q
                         net (fo=3, routed)           0.130     1.796    counter_1s_reg[11]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.956 r  counter_1s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    counter_1s_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.046 r  counter_1s_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.046    counter_1s_reg[12]_i_1_n_4
    SLICE_X3Y100         FDRE                                         r  counter_1s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  counter_1s_reg[15]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    counter_1s_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 counter_1s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1s_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.394ns (75.037%)  route 0.131ns (24.963%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  counter_1s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  counter_1s_reg[11]/Q
                         net (fo=3, routed)           0.130     1.796    counter_1s_reg[11]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.956 r  counter_1s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    counter_1s_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.995 r  counter_1s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    counter_1s_reg[12]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.049 r  counter_1s_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.049    counter_1s_reg[16]_i_1_n_7
    SLICE_X3Y101         FDRE                                         r  counter_1s_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  counter_1s_reg[16]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    counter_1s_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 counter_1s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1s_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.405ns (75.549%)  route 0.131ns (24.451%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  counter_1s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  counter_1s_reg[11]/Q
                         net (fo=3, routed)           0.130     1.796    counter_1s_reg[11]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.956 r  counter_1s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    counter_1s_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.995 r  counter_1s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    counter_1s_reg[12]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.060 r  counter_1s_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.060    counter_1s_reg[16]_i_1_n_5
    SLICE_X3Y101         FDRE                                         r  counter_1s_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  counter_1s_reg[18]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    counter_1s_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 counter_1s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1s_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.430ns (76.639%)  route 0.131ns (23.361%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  counter_1s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  counter_1s_reg[11]/Q
                         net (fo=3, routed)           0.130     1.796    counter_1s_reg[11]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.956 r  counter_1s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    counter_1s_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.995 r  counter_1s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    counter_1s_reg[12]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.085 r  counter_1s_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.085    counter_1s_reg[16]_i_1_n_6
    SLICE_X3Y101         FDRE                                         r  counter_1s_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  counter_1s_reg[17]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    counter_1s_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 counter_1s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1s_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.430ns (76.639%)  route 0.131ns (23.361%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  counter_1s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  counter_1s_reg[11]/Q
                         net (fo=3, routed)           0.130     1.796    counter_1s_reg[11]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.956 r  counter_1s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    counter_1s_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.995 r  counter_1s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    counter_1s_reg[12]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.085 r  counter_1s_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.085    counter_1s_reg[16]_i_1_n_4
    SLICE_X3Y101         FDRE                                         r  counter_1s_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  counter_1s_reg[19]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    counter_1s_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 delay_10s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  delay_10s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  delay_10s_reg/Q
                         net (fo=3, routed)           0.108     1.767    delay_10s_reg_n_0
    SLICE_X1Y101         LUT4 (Prop_lut4_I2_O)        0.045     1.812 r  FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.812    FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X1Y101         FDCE                                         r  FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X1Y101         FDCE (Hold_fdce_C_D)         0.091     1.622    FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 delay_10s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  delay_10s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  delay_10s_reg/Q
                         net (fo=3, routed)           0.109     1.768    delay_10s_reg_n_0
    SLICE_X1Y101         LUT4 (Prop_lut4_I1_O)        0.045     1.813 r  FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.813    FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X1Y101         FDCE                                         r  FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X1Y101         FDCE (Hold_fdce_C_D)         0.092     1.623    FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y97     counter_1s_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y99     counter_1s_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y99     counter_1s_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y100    counter_1s_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y100    counter_1s_reg[13]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     counter_1s_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     counter_1s_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    FSM_onehot_current_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    FSM_onehot_current_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     counter_1s_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     counter_1s_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_farm[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.923ns  (logic 4.270ns (53.892%)  route 3.653ns (46.108%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.726     5.329    clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.419     5.748 r  FSM_onehot_current_state_reg[1]/Q
                         net (fo=8, routed)           0.883     6.631    light_highway_OBUF[1]
    SLICE_X0Y99          LUT2 (Prop_lut2_I1_O)        0.299     6.930 r  light_farm_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.770     9.700    light_farm_OBUF[2]
    V17                  OBUF (Prop_obuf_I_O)         3.552    13.252 r  light_farm_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.252    light_farm[2]
    V17                                                               r  light_farm[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_highway[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.454ns  (logic 4.369ns (58.609%)  route 3.085ns (41.391%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  FSM_onehot_current_state_reg[2]/Q
                         net (fo=10, routed)          0.864     6.632    light_farm_OBUF[0]
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.152     6.784 r  light_highway_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.222     9.005    light_highway_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.761    12.766 r  light_highway_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.766    light_highway[2]
    J13                                                               r  light_highway[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_farm[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.685ns  (logic 4.008ns (59.947%)  route 2.678ns (40.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  FSM_onehot_current_state_reg[3]/Q
                         net (fo=7, routed)           2.678     8.446    light_farm_OBUF[1]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.998 r  light_farm_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.998    light_farm[1]
    R18                                                               r  light_farm[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_farm[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.341ns  (logic 4.007ns (63.187%)  route 2.334ns (36.813%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  FSM_onehot_current_state_reg[2]/Q
                         net (fo=10, routed)          2.334     8.103    light_farm_OBUF[0]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.653 r  light_farm_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.653    light_farm[0]
    N14                                                               r  light_farm[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_highway[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.108ns  (logic 3.976ns (65.098%)  route 2.132ns (34.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.726     5.329    clk_IBUF_BUFG
    SLICE_X0Y99          FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDPE (Prop_fdpe_C_Q)         0.456     5.785 r  FSM_onehot_current_state_reg[0]/Q
                         net (fo=4, routed)           2.132     7.917    light_highway_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.437 r  light_highway_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.437    light_highway[0]
    H17                                                               r  light_highway[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_highway[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.000ns  (logic 4.129ns (68.820%)  route 1.871ns (31.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.726     5.329    clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.419     5.748 r  FSM_onehot_current_state_reg[1]/Q
                         net (fo=8, routed)           1.871     7.619    light_highway_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.710    11.329 r  light_highway_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.329    light_highway[1]
    K15                                                               r  light_highway[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_highway[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.873ns  (logic 1.418ns (75.717%)  route 0.455ns (24.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.128     1.652 r  FSM_onehot_current_state_reg[1]/Q
                         net (fo=8, routed)           0.455     2.107    light_highway_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.290     3.397 r  light_highway_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.397    light_highway[1]
    K15                                                               r  light_highway[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_highway[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.362ns (71.205%)  route 0.551ns (28.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.665 r  FSM_onehot_current_state_reg[0]/Q
                         net (fo=4, routed)           0.551     2.216    light_highway_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.438 r  light_highway_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.438    light_highway[0]
    H17                                                               r  light_highway[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_farm[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.392ns (68.974%)  route 0.626ns (31.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  FSM_onehot_current_state_reg[2]/Q
                         net (fo=10, routed)          0.626     2.286    light_farm_OBUF[0]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.537 r  light_farm_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.537    light_farm[0]
    N14                                                               r  light_farm[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_farm[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.393ns (63.971%)  route 0.785ns (36.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  FSM_onehot_current_state_reg[3]/Q
                         net (fo=7, routed)           0.785     2.444    light_farm_OBUF[1]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.697 r  light_farm_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.697    light_farm[1]
    R18                                                               r  light_farm[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_highway[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.504ns (64.745%)  route 0.819ns (35.255%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  FSM_onehot_current_state_reg[3]/Q
                         net (fo=7, routed)           0.268     1.927    light_farm_OBUF[1]
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.043     1.970 r  light_highway_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.552     2.522    light_highway_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.320     3.842 r  light_highway_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.842    light_highway[2]
    J13                                                               r  light_highway[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_farm[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.438ns (58.767%)  route 1.009ns (41.233%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.665 r  FSM_onehot_current_state_reg[0]/Q
                         net (fo=4, routed)           0.187     1.852    light_highway_OBUF[0]
    SLICE_X0Y99          LUT2 (Prop_lut2_I0_O)        0.045     1.897 r  light_farm_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.822     2.720    light_farm_OBUF[2]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.972 r  light_farm_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.972    light_farm[2]
    V17                                                               r  light_farm[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.494ns  (logic 1.602ns (45.836%)  route 1.893ns (54.164%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.062     2.540    rst_n_IBUF
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.124     2.664 f  FSM_onehot_current_state[3]_i_2/O
                         net (fo=4, routed)           0.831     3.494    FSM_onehot_current_state[3]_i_2_n_0
    SLICE_X0Y99          FDPE                                         f  FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.606     5.029    clk_IBUF_BUFG
    SLICE_X0Y99          FDPE                                         r  FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.494ns  (logic 1.602ns (45.836%)  route 1.893ns (54.164%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.062     2.540    rst_n_IBUF
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.124     2.664 f  FSM_onehot_current_state[3]_i_2/O
                         net (fo=4, routed)           0.831     3.494    FSM_onehot_current_state[3]_i_2_n_0
    SLICE_X0Y99          FDCE                                         f  FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.606     5.029    clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.344ns  (logic 1.602ns (47.887%)  route 1.743ns (52.113%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.062     2.540    rst_n_IBUF
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.124     2.664 f  FSM_onehot_current_state[3]_i_2/O
                         net (fo=4, routed)           0.681     3.344    FSM_onehot_current_state[3]_i_2_n_0
    SLICE_X1Y101         FDCE                                         f  FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590     5.012    clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            FSM_onehot_current_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.344ns  (logic 1.602ns (47.887%)  route 1.743ns (52.113%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.062     2.540    rst_n_IBUF
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.124     2.664 f  FSM_onehot_current_state[3]_i_2/O
                         net (fo=4, routed)           0.681     3.344    FSM_onehot_current_state[3]_i_2_n_0
    SLICE_X1Y101         FDCE                                         f  FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590     5.012    clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 sensor
                            (input port)
  Destination:            FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.997ns  (logic 1.599ns (53.345%)  route 1.398ns (46.655%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sensor (IN)
                         net (fo=0)                   0.000     0.000    sensor
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sensor_IBUF_inst/O
                         net (fo=2, routed)           1.052     2.532    sensor_IBUF
    SLICE_X0Y99          LUT4 (Prop_lut4_I1_O)        0.119     2.651 r  FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.346     2.997    FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X0Y99          FDCE                                         r  FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.606     5.029    clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 sensor
                            (input port)
  Destination:            FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.652ns  (logic 1.604ns (60.478%)  route 1.048ns (39.522%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  sensor (IN)
                         net (fo=0)                   0.000     0.000    sensor
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  sensor_IBUF_inst/O
                         net (fo=2, routed)           1.048     2.528    sensor_IBUF
    SLICE_X0Y99          LUT4 (Prop_lut4_I0_O)        0.124     2.652 r  FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.652    FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X0Y99          FDPE                                         r  FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.606     5.029    clk_IBUF_BUFG
    SLICE_X0Y99          FDPE                                         r  FSM_onehot_current_state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sensor
                            (input port)
  Destination:            FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.292ns (40.481%)  route 0.430ns (59.519%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  sensor (IN)
                         net (fo=0)                   0.000     0.000    sensor
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  sensor_IBUF_inst/O
                         net (fo=2, routed)           0.430     0.677    sensor_IBUF
    SLICE_X0Y99          LUT4 (Prop_lut4_I0_O)        0.045     0.722 r  FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.722    FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X0Y99          FDPE                                         r  FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y99          FDPE                                         r  FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 sensor
                            (input port)
  Destination:            FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.296ns (34.729%)  route 0.557ns (65.271%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sensor (IN)
                         net (fo=0)                   0.000     0.000    sensor
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  sensor_IBUF_inst/O
                         net (fo=2, routed)           0.431     0.678    sensor_IBUF
    SLICE_X0Y99          LUT4 (Prop_lut4_I1_O)        0.049     0.727 r  FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.126     0.854    FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X0Y99          FDCE                                         r  FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.290ns (28.107%)  route 0.743ns (71.893%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.396     0.641    rst_n_IBUF
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.045     0.686 f  FSM_onehot_current_state[3]_i_2/O
                         net (fo=4, routed)           0.347     1.033    FSM_onehot_current_state[3]_i_2_n_0
    SLICE_X1Y101         FDCE                                         f  FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            FSM_onehot_current_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.290ns (28.107%)  route 0.743ns (71.893%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.396     0.641    rst_n_IBUF
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.045     0.686 f  FSM_onehot_current_state[3]_i_2/O
                         net (fo=4, routed)           0.347     1.033    FSM_onehot_current_state[3]_i_2_n_0
    SLICE_X1Y101         FDCE                                         f  FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            FSM_onehot_current_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.099ns  (logic 0.290ns (26.428%)  route 0.809ns (73.572%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.396     0.641    rst_n_IBUF
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.045     0.686 f  FSM_onehot_current_state[3]_i_2/O
                         net (fo=4, routed)           0.413     1.099    FSM_onehot_current_state[3]_i_2_n_0
    SLICE_X0Y99          FDPE                                         f  FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y99          FDPE                                         r  FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            FSM_onehot_current_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.099ns  (logic 0.290ns (26.428%)  route 0.809ns (73.572%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.396     0.641    rst_n_IBUF
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.045     0.686 f  FSM_onehot_current_state[3]_i_2/O
                         net (fo=4, routed)           0.413     1.099    FSM_onehot_current_state[3]_i_2_n_0
    SLICE_X0Y99          FDCE                                         f  FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  FSM_onehot_current_state_reg[1]/C





