//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-34714021
// Cuda compilation tools, release 12.6, V12.6.68
// Based on NVVM 7.0.1
//

.version 8.5
.target sm_90
.address_size 64

	// .globl	quant_pack_1bit_sm90_kernel
// _ZZ16group_minmax_512RfS_E7shm_min has been demoted
// _ZZ16group_minmax_512RfS_E7shm_max has been demoted

.visible .entry quant_pack_1bit_sm90_kernel(
	.param .u64 quant_pack_1bit_sm90_kernel_param_0,
	.param .u64 quant_pack_1bit_sm90_kernel_param_1,
	.param .u32 quant_pack_1bit_sm90_kernel_param_2,
	.param .u32 quant_pack_1bit_sm90_kernel_param_3,
	.param .u32 quant_pack_1bit_sm90_kernel_param_4
)
.maxntid 512, 1, 1
{
	.reg .pred 	%p<30>;
	.reg .f32 	%f<63>;
	.reg .b32 	%r<96>;
	.reg .b64 	%rd<8>;
	// demoted variable
	.shared .align 4 .b8 _ZZ16group_minmax_512RfS_E7shm_min[64];
	// demoted variable
	.shared .align 4 .b8 _ZZ16group_minmax_512RfS_E7shm_max[64];

	ld.param.u64 	%rd4, [quant_pack_1bit_sm90_kernel_param_0];
	ld.param.u64 	%rd2, [quant_pack_1bit_sm90_kernel_param_1];
	ld.param.u32 	%r8, [quant_pack_1bit_sm90_kernel_param_4];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r9, %r2, 9;
	add.s32 	%r10, %r9, %r1;
	mul.wide.s32 	%rd5, %r10, 4;
	add.s64 	%rd3, %rd4, %rd5;
	// begin inline asm
	ld.global.nc.f32 %f10, [%rd3];

	// end inline asm
	mov.b32 	%r11, %f10;
	mov.u32 	%r12, 31;
	mov.u32 	%r13, 16;
	mov.u32 	%r14, -1;
	shfl.sync.bfly.b32 	%r15|%p3, %r11, %r13, %r12, %r14;
	mov.b32 	%f11, %r15;
	min.f32 	%f12, %f10, %f11;
	mov.b32 	%r16, %f12;
	mov.u32 	%r17, 8;
	shfl.sync.bfly.b32 	%r18|%p4, %r16, %r17, %r12, %r14;
	mov.b32 	%f13, %r18;
	min.f32 	%f14, %f12, %f13;
	mov.b32 	%r19, %f14;
	mov.u32 	%r20, 4;
	shfl.sync.bfly.b32 	%r21|%p5, %r19, %r20, %r12, %r14;
	mov.b32 	%f15, %r21;
	min.f32 	%f16, %f14, %f15;
	mov.b32 	%r22, %f16;
	mov.u32 	%r23, 2;
	shfl.sync.bfly.b32 	%r24|%p6, %r22, %r23, %r12, %r14;
	mov.b32 	%f17, %r24;
	min.f32 	%f2, %f16, %f17;
	mov.b32 	%r25, %f2;
	mov.u32 	%r26, 1;
	shfl.sync.bfly.b32 	%r3|%p1, %r25, %r26, %r12, %r14;
	and.b32  	%r4, %r1, 31;
	shr.u32 	%r5, %r1, 5;
	shfl.sync.bfly.b32 	%r27|%p7, %r11, %r13, %r12, %r14;
	mov.b32 	%f18, %r27;
	max.f32 	%f19, %f10, %f18;
	mov.b32 	%r28, %f19;
	shfl.sync.bfly.b32 	%r29|%p8, %r28, %r17, %r12, %r14;
	mov.b32 	%f20, %r29;
	max.f32 	%f21, %f19, %f20;
	mov.b32 	%r30, %f21;
	shfl.sync.bfly.b32 	%r31|%p9, %r30, %r20, %r12, %r14;
	mov.b32 	%f22, %r31;
	max.f32 	%f23, %f21, %f22;
	mov.b32 	%r32, %f23;
	shfl.sync.bfly.b32 	%r33|%p10, %r32, %r23, %r12, %r14;
	mov.b32 	%f24, %r33;
	max.f32 	%f3, %f23, %f24;
	mov.b32 	%r34, %f3;
	shfl.sync.bfly.b32 	%r6|%p2, %r34, %r26, %r12, %r14;
	setp.ne.s32 	%p11, %r4, 0;
	@%p11 bra 	$L__BB0_2;

	shl.b32 	%r35, %r5, 2;
	mov.u32 	%r36, _ZZ16group_minmax_512RfS_E7shm_min;
	add.s32 	%r37, %r36, %r35;
	mov.b32 	%f25, %r3;
	min.f32 	%f26, %f2, %f25;
	st.shared.f32 	[%r37], %f26;
	mov.u32 	%r38, _ZZ16group_minmax_512RfS_E7shm_max;
	add.s32 	%r39, %r38, %r35;
	mov.b32 	%f27, %r6;
	max.f32 	%f28, %f3, %f27;
	st.shared.f32 	[%r39], %f28;

$L__BB0_2:
	bar.sync 	0;
	setp.ne.s32 	%p12, %r5, 0;
	@%p12 bra 	$L__BB0_7;

	setp.gt.u32 	%p13, %r4, 15;
	mov.f32 	%f62, 0fF149F2CA;
	mov.f32 	%f61, 0f7149F2CA;
	@%p13 bra 	$L__BB0_5;

	shl.b32 	%r40, %r4, 2;
	mov.u32 	%r41, _ZZ16group_minmax_512RfS_E7shm_min;
	add.s32 	%r42, %r41, %r40;
	ld.shared.f32 	%f61, [%r42];
	mov.u32 	%r43, _ZZ16group_minmax_512RfS_E7shm_max;
	add.s32 	%r44, %r43, %r40;
	ld.shared.f32 	%f62, [%r44];

$L__BB0_5:
	mov.b32 	%r45, %f61;
	mov.u32 	%r46, 31;
	mov.u32 	%r47, 16;
	mov.u32 	%r48, -1;
	shfl.sync.bfly.b32 	%r49|%p14, %r45, %r47, %r46, %r48;
	mov.b32 	%f31, %r49;
	min.f32 	%f32, %f61, %f31;
	mov.b32 	%r50, %f32;
	mov.u32 	%r51, 8;
	shfl.sync.bfly.b32 	%r52|%p15, %r50, %r51, %r46, %r48;
	mov.b32 	%f33, %r52;
	min.f32 	%f34, %f32, %f33;
	mov.b32 	%r53, %f34;
	mov.u32 	%r54, 4;
	shfl.sync.bfly.b32 	%r55|%p16, %r53, %r54, %r46, %r48;
	mov.b32 	%f35, %r55;
	min.f32 	%f36, %f34, %f35;
	mov.b32 	%r56, %f36;
	mov.u32 	%r57, 2;
	shfl.sync.bfly.b32 	%r58|%p17, %r56, %r57, %r46, %r48;
	mov.b32 	%f37, %r58;
	min.f32 	%f38, %f36, %f37;
	mov.b32 	%r59, %f38;
	mov.u32 	%r60, 1;
	shfl.sync.bfly.b32 	%r61|%p18, %r59, %r60, %r46, %r48;
	mov.b32 	%f39, %r61;
	min.f32 	%f8, %f38, %f39;
	mov.b32 	%r62, %f62;
	shfl.sync.bfly.b32 	%r63|%p19, %r62, %r47, %r46, %r48;
	mov.b32 	%f40, %r63;
	max.f32 	%f41, %f62, %f40;
	mov.b32 	%r64, %f41;
	shfl.sync.bfly.b32 	%r65|%p20, %r64, %r51, %r46, %r48;
	mov.b32 	%f42, %r65;
	max.f32 	%f43, %f41, %f42;
	mov.b32 	%r66, %f43;
	shfl.sync.bfly.b32 	%r67|%p21, %r66, %r54, %r46, %r48;
	mov.b32 	%f44, %r67;
	max.f32 	%f45, %f43, %f44;
	mov.b32 	%r68, %f45;
	shfl.sync.bfly.b32 	%r69|%p22, %r68, %r57, %r46, %r48;
	mov.b32 	%f46, %r69;
	max.f32 	%f47, %f45, %f46;
	mov.b32 	%r70, %f47;
	shfl.sync.bfly.b32 	%r71|%p23, %r70, %r60, %r46, %r48;
	mov.b32 	%f48, %r71;
	max.f32 	%f9, %f47, %f48;
	@%p11 bra 	$L__BB0_7;

	st.shared.f32 	[_ZZ16group_minmax_512RfS_E7shm_min], %f8;
	st.shared.f32 	[_ZZ16group_minmax_512RfS_E7shm_max], %f9;

$L__BB0_7:
	mul.lo.s32 	%r74, %r2, -1640531527;
	mul.lo.s32 	%r75, %r1, -2048144789;
	xor.b32  	%r76, %r75, %r74;
	xor.b32  	%r77, %r76, %r8;
	bar.sync 	0;
	ld.shared.f32 	%f49, [_ZZ16group_minmax_512RfS_E7shm_max];
	ld.shared.f32 	%f50, [_ZZ16group_minmax_512RfS_E7shm_min];
	sub.f32 	%f51, %f49, %f50;
	add.f32 	%f52, %f51, 0f358637BD;
	rcp.rn.f32 	%f53, %f52;
	shl.b32 	%r78, %r77, 13;
	xor.b32  	%r79, %r78, %r77;
	shr.u32 	%r80, %r79, 17;
	xor.b32  	%r81, %r80, %r79;
	shl.b32 	%r82, %r81, 5;
	xor.b32  	%r83, %r82, %r81;
	and.b32  	%r84, %r83, 16777215;
	cvt.rn.f32.u32 	%f54, %r84;
	sub.f32 	%f55, %f10, %f50;
	mul.f32 	%f56, %f55, %f53;
	fma.rn.f32 	%f57, %f54, 0f33800000, %f56;
	add.f32 	%f58, %f57, 0fBF000000;
	mov.f32 	%f59, 0f00000000;
	max.f32 	%f60, %f58, %f59;
	cvt.rni.s32.f32 	%r85, %f60;
	and.b32  	%r73, %r85, 1;
	// begin inline asm
	{ .reg .pred p;               
  setp.ne.b32 p, %r73, 0;        
  vote.ballot.sync.b32 %r72, p, 0xffffffff; 
}
	// end inline asm
	@%p11 bra 	$L__BB0_11;

	shr.s32 	%r86, %r1, 5;
	shl.b32 	%r87, %r2, 4;
	add.s32 	%r88, %r87, %r86;
	and.b32  	%r89, %r1, 96;
	setp.eq.s32 	%p26, %r89, 0;
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r88, 4;
	add.s64 	%rd1, %rd6, %rd7;
	@%p26 bra 	$L__BB0_10;

	st.global.u32 	[%rd1], %r72;
	bra.uni 	$L__BB0_11;

$L__BB0_10:
	mov.u32 	%r90, 31;
	mov.u32 	%r91, 0;
	mov.u32 	%r92, -1;
	shfl.sync.idx.b32 	%r93|%p27, %r72, %r91, %r90, %r92;
	shfl.sync.idx.b32 	%r94|%p28, %r72, %r91, %r90, %r92;
	shfl.sync.idx.b32 	%r95|%p29, %r72, %r91, %r90, %r92;
	st.global.v4.u32 	[%rd1], {%r72, %r93, %r94, %r95};

$L__BB0_11:
	ret;

}

