Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Mar  5 03:32:37 2024
| Host         : QPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Module_control_sets_placed.rpt
| Design       : Top_Module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    15 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              70 |           28 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               2 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-------------------------------------+---------------------+------------------+----------------+
|       Clock Signal       |            Enable Signal            |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------------------+-------------------------------------+---------------------+------------------+----------------+
|  not_so_slow/slowclk/clk | SLUGS/CE0                           | SLUGS/ff_00_i_1_n_0 |                1 |              1 |
|  not_so_slow/slowclk/clk | SLUGS/ff_01_i_2__11_n_0             | SLUGS/R0            |                1 |              1 |
|  not_so_slow/slowclk/clk |                                     |                     |                3 |              5 |
|  not_so_slow/slowclk/clk | sync/vcounter/c1/CE0_0              |                     |                2 |              5 |
|  not_so_slow/slowclk/clk | sync/vcounter/c1/CE0_1              |                     |                2 |              5 |
|  not_so_slow/slowclk/clk | sync/vcounter/c1/CE0                |                     |                2 |              5 |
|  not_so_slow/slowclk/clk | sync/hcounter/c2/CE0                |                     |                2 |              5 |
|  not_so_slow/slowclk/clk | sync/hcounter/c2/CE0_0              |                     |                2 |              5 |
|  not_so_slow/slowclk/clk | sync/hcounter/c1/CE0                |                     |                4 |              5 |
|  not_so_slow/slowclk/clk | engry/energycounter/c1/CE03_out     |                     |                3 |              5 |
|  not_so_slow/slowclk/clk | engry/energycounter/c1/CE0_0        |                     |                2 |              5 |
|  not_so_slow/slowclk/clk | SLUGS/MovementL/c1/CE0              |                     |                1 |              5 |
|  not_so_slow/slowclk/clk | SLUGS/MovementL/c1/CE00_out[0]      |                     |                2 |              5 |
|  not_so_slow/slowclk/clk | SLUGS/MovementL/c1/ff_01_1          |                     |                1 |              5 |
|  not_so_slow/slowclk/clk | SLUGS/MovementR/c2/ff_01_2          |                     |                1 |              5 |
|  not_so_slow/slowclk/clk | SLUGS/MovementR/c1/CE0              |                     |                1 |              5 |
|  not_so_slow/slowclk/clk | SLUGS/MovementR/c1/ff_01_i_1__4_n_0 |                     |                3 |              5 |
+--------------------------+-------------------------------------+---------------------+------------------+----------------+


