# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do test_sign_extend.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:42 on Oct 25,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 11:52:42 on Oct 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work sign_extend_testbench 
# Start time: 11:52:42 on Oct 25,2017
# Loading sv_std.std
# Loading work.sign_extend_testbench
# Loading work.sign_extend
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do test_sign_extend.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:26 on Oct 25,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 11:53:26 on Oct 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:53:27 on Oct 25,2017, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work sign_extend_testbench 
# Start time: 11:53:27 on Oct 25,2017
# Loading sv_std.std
# Loading work.sign_extend_testbench
# Loading work.sign_extend
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 11:53:37 on Oct 25,2017, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
