$date
	Mon Oct 23 16:35:11 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testConditioner $end
$var wire 1 ! rising $end
$var wire 1 " falling $end
$var wire 1 # conditioned $end
$var reg 1 $ clk $end
$var reg 1 % dutpassed $end
$var reg 32 & i [31:0] $end
$var reg 1 ' pin $end
$var reg 1 ( shouldChange $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 1 ' noisysignal $end
$var reg 1 # conditioned $end
$var reg 3 ) counter [2:0] $end
$var reg 1 " negativeedge $end
$var reg 1 ! positiveedge $end
$var reg 1 * synchronizer0 $end
$var reg 1 + synchronizer1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
b0 )
1(
0'
bx &
1%
0$
x#
x"
x!
$end
#10
b1 )
1$
#20
0$
#30
b10 )
1$
#40
0$
#50
b11 )
1$
#60
0$
#70
0!
0#
b0 )
1$
#80
0$
#90
1$
#100
0$
#110
1$
#120
0$
#130
1$
#140
0$
#150
1$
#160
0$
#170
1$
#180
0$
#190
1$
#200
0$
#205
1'
#210
1*
1$
#220
0$
#230
1+
1$
#240
0$
#250
b1 )
1$
#260
0$
#270
b10 )
1$
#280
0$
#290
b11 )
1$
#300
0$
#310
0"
1!
1#
b0 )
1$
#320
0$
#330
0!
1$
#340
0$
#350
1$
#360
0$
#370
1$
#380
0$
#390
1$
#400
0$
#405
0'
#410
0*
1$
#420
0$
#430
0+
1$
#440
0$
#450
b1 )
1$
#460
0$
#470
b10 )
1$
#480
0$
#490
b11 )
1$
#500
0$
#510
1"
0#
b0 )
1$
#520
0$
#530
0"
1$
#540
0$
#550
1$
#560
0$
#570
1$
#580
0$
#590
1$
#600
0$
#605
1'
b0 &
0(
#610
1*
1$
#612
0'
#615
1'
b1 &
#620
0$
#622
0'
#625
1'
b10 &
#630
1+
1$
#632
0'
#635
1'
b11 &
#640
0$
#642
0'
#645
1'
1(
b100 &
#650
b1 )
1$
#660
0$
#670
b10 )
1$
#680
0$
#690
b11 )
1$
#700
0$
#710
1!
1#
b0 )
1$
#720
0$
#730
0!
1$
#740
0$
#750
1$
#760
0$
#770
1$
#780
0$
#790
1$
#800
0$
#810
1$
#820
0$
#830
1$
#840
0$
#850
1$
#860
0$
#870
1$
#880
0$
#890
1$
#900
0$
#910
1$
#920
0$
#930
1$
#940
0$
#950
1$
#960
0$
#970
1$
#980
0$
#990
1$
#1000
0$
#1010
1$
#1020
0$
#1030
1$
#1040
0$
#1045
