;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	ADD #270, 0
	CMP 0, -0
	SUB @124, 106
	SPL 0, <402
	SUB 100, 1
	SPL -7, @-120
	SUB 10, -5
	JMP @72, #200
	SUB -207, <-120
	SUB -207, <-120
	ADD #270, <0
	SUB 100, -100
	SUB 100, -100
	SLT 0, -0
	MOV -7, <-20
	CMP -207, <-120
	SPL 0, <402
	SPL 70, <702
	ADD #270, <1
	SPL 0, -5
	SLT -500, -0
	SUB 100, -100
	SPL <-119, 100
	SPL 0, @2
	DJN 0, #2
	SPL <127, 106
	SPL 0, <402
	SUB #0, -40
	SUB @0, @2
	SPL -100, -601
	SPL 0, #2
	SPL <-127, 100
	CMP 300, 90
	SUB -207, <-120
	SPL -207, @-120
	ADD 0, @50
	CMP -207, <-120
	SPL 0, <402
	SPL 70, <702
	ADD 0, @50
	SPL 0, <402
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	SUB 270, 60
