$version Generated by VerilatedVcd $end
$date Tue Oct 20 15:49:48 2020
 $end
$timescale  10s $end

 $scope module TOP $end
  $var wire  2 ( address [1:0] $end
  $var wire  1 ) clk $end
  $var wire  4 ' data_out [3:0] $end
  $scope module rom $end
   $var wire  4 # ROM(0) [3:0] $end
   $var wire  4 $ ROM(1) [3:0] $end
   $var wire  4 % ROM(2) [3:0] $end
   $var wire  4 & ROM(3) [3:0] $end
   $var wire  2 ( address [1:0] $end
   $var wire  1 ) clk $end
   $var wire  4 ' data_out [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


