\hypertarget{structintel_1_1hexl_1_1fpga_1_1____attribute____}{\section{intel\-:\-:hexl\-:\-:fpga\-:\-:\-\_\-\-\_\-attribute\-\_\-\-\_\- Struct Reference}
\label{structintel_1_1hexl_1_1fpga_1_1____attribute____}\index{intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-@{intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-}}
}


Struct Dyadmult\-Keys1\-\_\-t.  




{\ttfamily \#include $<$fpga.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint64\-\_\-t \hyperlink{structintel_1_1hexl_1_1fpga_1_1____attribute_____a2162d44dea151a52db616ca95a56ef02}{key1}\-: 52
\item 
uint64\-\_\-t \hyperlink{structintel_1_1hexl_1_1fpga_1_1____attribute_____aeef311576d778306f27722e7643f3655}{key2}\-: 52
\item 
uint64\-\_\-t \hyperlink{structintel_1_1hexl_1_1fpga_1_1____attribute_____a492c7ef00c2f5ef3272490e020033201}{key3}\-: 52
\item 
uint64\-\_\-t \hyperlink{structintel_1_1hexl_1_1fpga_1_1____attribute_____a21a0d2969870a4181daa88a424b678b0}{key4}\-: 52
\item 
uint64\-\_\-t \hyperlink{structintel_1_1hexl_1_1fpga_1_1____attribute_____a0abbb812be3eb7211e64d306e732ac48}{key5}\-: 48
\item 
uint64\-\_\-t \hyperlink{structintel_1_1hexl_1_1fpga_1_1____attribute_____ac95e511d6edcb69c602566916413610c}{key6}\-: 44
\item 
uint64\-\_\-t \hyperlink{structintel_1_1hexl_1_1fpga_1_1____attribute_____a41031cd0840c7059646399a9452aaae2}{N\-O\-T\-\_\-\-U\-S\-E\-D}\-: 40
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Struct Dyadmult\-Keys1\-\_\-t. 

Struct Dyadmult\-Keys3\-\_\-t.

Struct Dyadmult\-Keys2\-\_\-t.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em key1-\/5} & stores the bits of compressed switch key data\\
\hline
\mbox{\tt in}  & {\em key1-\/6} & stores the bits of compressed switch key data \\
\hline
\end{DoxyParams}


\subsection{Member Data Documentation}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1____attribute_____a2162d44dea151a52db616ca95a56ef02}{\index{intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-@{intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-}!key1@{key1}}
\index{key1@{key1}!intel::hexl::fpga::__attribute__@{intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-}}
\subsubsection[{key1}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-\-::key1}}\label{structintel_1_1hexl_1_1fpga_1_1____attribute_____a2162d44dea151a52db616ca95a56ef02}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1____attribute_____aeef311576d778306f27722e7643f3655}{\index{intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-@{intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-}!key2@{key2}}
\index{key2@{key2}!intel::hexl::fpga::__attribute__@{intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-}}
\subsubsection[{key2}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-\-::key2}}\label{structintel_1_1hexl_1_1fpga_1_1____attribute_____aeef311576d778306f27722e7643f3655}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1____attribute_____a492c7ef00c2f5ef3272490e020033201}{\index{intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-@{intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-}!key3@{key3}}
\index{key3@{key3}!intel::hexl::fpga::__attribute__@{intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-}}
\subsubsection[{key3}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-\-::key3}}\label{structintel_1_1hexl_1_1fpga_1_1____attribute_____a492c7ef00c2f5ef3272490e020033201}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1____attribute_____a21a0d2969870a4181daa88a424b678b0}{\index{intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-@{intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-}!key4@{key4}}
\index{key4@{key4}!intel::hexl::fpga::__attribute__@{intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-}}
\subsubsection[{key4}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-\-::key4}}\label{structintel_1_1hexl_1_1fpga_1_1____attribute_____a21a0d2969870a4181daa88a424b678b0}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1____attribute_____a0abbb812be3eb7211e64d306e732ac48}{\index{intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-@{intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-}!key5@{key5}}
\index{key5@{key5}!intel::hexl::fpga::__attribute__@{intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-}}
\subsubsection[{key5}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-\-::key5}}\label{structintel_1_1hexl_1_1fpga_1_1____attribute_____a0abbb812be3eb7211e64d306e732ac48}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1____attribute_____ac95e511d6edcb69c602566916413610c}{\index{intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-@{intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-}!key6@{key6}}
\index{key6@{key6}!intel::hexl::fpga::__attribute__@{intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-}}
\subsubsection[{key6}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-\-::key6}}\label{structintel_1_1hexl_1_1fpga_1_1____attribute_____ac95e511d6edcb69c602566916413610c}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1____attribute_____a41031cd0840c7059646399a9452aaae2}{\index{intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-@{intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-}!N\-O\-T\-\_\-\-U\-S\-E\-D@{N\-O\-T\-\_\-\-U\-S\-E\-D}}
\index{N\-O\-T\-\_\-\-U\-S\-E\-D@{N\-O\-T\-\_\-\-U\-S\-E\-D}!intel::hexl::fpga::__attribute__@{intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-}}
\subsubsection[{N\-O\-T\-\_\-\-U\-S\-E\-D}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-\-::\-N\-O\-T\-\_\-\-U\-S\-E\-D}}\label{structintel_1_1hexl_1_1fpga_1_1____attribute_____a41031cd0840c7059646399a9452aaae2}


The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{fpga_8h}{fpga.\-h}\end{DoxyCompactItemize}
