/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_ssgnp0p72v125c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.720000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 125.000000 ;
    nom_voltage : 0.720000 ;
    operating_conditions ( "ssgnp0p72v125c" ) {
        process : 1 ;
        temperature : 125 ;
        voltage : 0.720000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p72v125c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 20770.900000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001412 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.020621, 1.025346, 1.033956, 1.059471, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.020621, 1.025346, 1.033956, 1.059471, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.918559, 0.922811, 0.930560, 0.953524, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.918559, 0.922811, 0.930560, 0.953524, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.014029" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.015713" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001412 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.020621, 1.025346, 1.033956, 1.059471, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.020621, 1.025346, 1.033956, 1.059471, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.918559, 0.922811, 0.930560, 0.953524, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.918559, 0.922811, 0.930560, 0.953524, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.014029" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.015713" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.003610, 0.003610, 0.003610, 0.003610, 0.003610" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.003610, 0.003610, 0.003610, 0.003610, 0.003610" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.510886, 0.533356, 0.556666, 0.602746, 0.694676",\
              "0.520056, 0.542526, 0.565836, 0.611916, 0.703846",\
              "0.531856, 0.554326, 0.577636, 0.623716, 0.715646",\
              "0.548226, 0.570696, 0.594006, 0.640086, 0.732016",\
              "0.568486, 0.590956, 0.614266, 0.660346, 0.752276"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.510886, 0.533356, 0.556666, 0.602746, 0.694676",\
              "0.520056, 0.542526, 0.565836, 0.611916, 0.703846",\
              "0.531856, 0.554326, 0.577636, 0.623716, 0.715646",\
              "0.548226, 0.570696, 0.594006, 0.640086, 0.732016",\
              "0.568486, 0.590956, 0.614266, 0.660346, 0.752276"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.014872, 0.051181, 0.097017, 0.190065, 0.377139",\
              "0.014872, 0.051181, 0.097017, 0.190065, 0.377139",\
              "0.014872, 0.051181, 0.097017, 0.190065, 0.377139",\
              "0.014872, 0.051181, 0.097017, 0.190065, 0.377139",\
              "0.014872, 0.051181, 0.097017, 0.190065, 0.377139"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.014872, 0.051181, 0.097017, 0.190065, 0.377139",\
              "0.014872, 0.051181, 0.097017, 0.190065, 0.377139",\
              "0.014872, 0.051181, 0.097017, 0.190065, 0.377139",\
              "0.014872, 0.051181, 0.097017, 0.190065, 0.377139",\
              "0.014872, 0.051181, 0.097017, 0.190065, 0.377139"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.611121, 0.635376, 0.661416, 0.712866, 0.815556",\
              "0.622251, 0.646506, 0.672546, 0.723996, 0.826686",\
              "0.635901, 0.660156, 0.686196, 0.737646, 0.840336",\
              "0.655326, 0.679581, 0.705621, 0.757071, 0.859761",\
              "0.679056, 0.703311, 0.729351, 0.780801, 0.883491"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.014839, 0.055384, 0.105884, 0.208093, 0.413719",\
              "0.014839, 0.055384, 0.105884, 0.208093, 0.413719",\
              "0.014839, 0.055384, 0.105884, 0.208093, 0.413719",\
              "0.014839, 0.055384, 0.105884, 0.208093, 0.413719",\
              "0.014839, 0.055384, 0.105884, 0.208093, 0.413719"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.611121, 0.635376, 0.661416, 0.712866, 0.815556",\
              "0.622251, 0.646506, 0.672546, 0.723996, 0.826686",\
              "0.635901, 0.660156, 0.686196, 0.737646, 0.840336",\
              "0.655326, 0.679581, 0.705621, 0.757071, 0.859761",\
              "0.679056, 0.703311, 0.729351, 0.780801, 0.883491"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.014839, 0.055384, 0.105884, 0.208093, 0.413719",\
              "0.014839, 0.055384, 0.105884, 0.208093, 0.413719",\
              "0.014839, 0.055384, 0.105884, 0.208093, 0.413719",\
              "0.014839, 0.055384, 0.105884, 0.208093, 0.413719",\
              "0.014839, 0.055384, 0.105884, 0.208093, 0.413719"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.036273 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.175098, 0.186858, 0.201663, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.357672, 0.375207, 0.393162, 0.419202, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.020621, 1.025346, 1.033956, 1.059471, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.020621, 1.025346, 1.033956, 1.059471, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "3.093343" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.057710" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.264451" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.058667" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "2.781468" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.058682" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "3.022963" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.058674" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.034613" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001634 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.018658" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.019877" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.264384, 0.278528, 0.299744, 0.334064, 0.385128",\
              "0.264280, 0.278424, 0.299640, 0.333960, 0.385024",\
              "0.264280, 0.278424, 0.299640, 0.333960, 0.385024",\
              "0.263968, 0.278112, 0.299328, 0.333648, 0.384712",\
              "0.263136, 0.277280, 0.298496, 0.332816, 0.383880"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.264384, 0.278528, 0.299744, 0.334064, 0.385128",\
              "0.264280, 0.278424, 0.299640, 0.333960, 0.385024",\
              "0.264280, 0.278424, 0.299640, 0.333960, 0.385024",\
              "0.263968, 0.278112, 0.299328, 0.333648, 0.384712",\
              "0.263136, 0.277280, 0.298496, 0.332816, 0.383880"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.134980, 0.123380, 0.110380, 0.092380, 0.068280",\
              "0.150480, 0.138880, 0.125880, 0.107880, 0.083780",\
              "0.167980, 0.156380, 0.143380, 0.125380, 0.101280",\
              "0.192780, 0.181180, 0.168180, 0.150180, 0.126080",\
              "0.227580, 0.215980, 0.202980, 0.184980, 0.160880"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.134980, 0.123380, 0.110380, 0.092380, 0.068280",\
              "0.150480, 0.138880, 0.125880, 0.107880, 0.083780",\
              "0.167980, 0.156380, 0.143380, 0.125380, 0.101280",\
              "0.192780, 0.181180, 0.168180, 0.150180, 0.126080",\
              "0.227580, 0.215980, 0.202980, 0.184980, 0.160880"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001396 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.014029" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.015713" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.224947, 0.237635, 0.254899, 0.283395, 0.331859",\
              "0.224947, 0.237635, 0.254899, 0.283395, 0.331859",\
              "0.224843, 0.237531, 0.254795, 0.283291, 0.331755",\
              "0.224531, 0.237219, 0.254483, 0.282979, 0.331443",\
              "0.224011, 0.236699, 0.253963, 0.282459, 0.330923"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.224947, 0.237635, 0.254899, 0.283395, 0.331859",\
              "0.224947, 0.237635, 0.254899, 0.283395, 0.331859",\
              "0.224843, 0.237531, 0.254795, 0.283291, 0.331755",\
              "0.224531, 0.237219, 0.254483, 0.282979, 0.331443",\
              "0.224011, 0.236699, 0.253963, 0.282459, 0.330923"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.153020, 0.140520, 0.125020, 0.104920, 0.073020",\
              "0.169520, 0.157020, 0.141520, 0.121420, 0.089520",\
              "0.187120, 0.174620, 0.159120, 0.139020, 0.107120",\
              "0.209920, 0.197420, 0.181920, 0.161820, 0.129920",\
              "0.236920, 0.224420, 0.208920, 0.188820, 0.156920"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.153020, 0.140520, 0.125020, 0.104920, 0.073020",\
              "0.169520, 0.157020, 0.141520, 0.121420, 0.089520",\
              "0.187120, 0.174620, 0.159120, 0.139020, 0.107120",\
              "0.209920, 0.197420, 0.181920, 0.161820, 0.129920",\
              "0.236920, 0.224420, 0.208920, 0.188820, 0.156920"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001412 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.005595" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005760" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.207579, 0.221723, 0.240027, 0.271747, 0.320939",\
              "0.207683, 0.221827, 0.240131, 0.271851, 0.321043",\
              "0.207579, 0.221723, 0.240027, 0.271747, 0.320939",\
              "0.207371, 0.221515, 0.239819, 0.271539, 0.320731",\
              "0.206955, 0.221099, 0.239403, 0.271123, 0.320315"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.207579, 0.221723, 0.240027, 0.271747, 0.320939",\
              "0.207683, 0.221827, 0.240131, 0.271851, 0.321043",\
              "0.207579, 0.221723, 0.240027, 0.271747, 0.320939",\
              "0.207371, 0.221515, 0.239819, 0.271539, 0.320731",\
              "0.206955, 0.221099, 0.239403, 0.271123, 0.320315"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.159100, 0.149700, 0.136800, 0.118800, 0.094800",\
              "0.175600, 0.166200, 0.153300, 0.135300, 0.111300",\
              "0.193100, 0.183700, 0.170800, 0.152800, 0.128800",\
              "0.215900, 0.206500, 0.193600, 0.175600, 0.151600",\
              "0.243200, 0.233800, 0.220900, 0.202900, 0.178900"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.159100, 0.149700, 0.136800, 0.118800, 0.094800",\
              "0.175600, 0.166200, 0.153300, 0.135300, 0.111300",\
              "0.193100, 0.183700, 0.170800, 0.152800, 0.128800",\
              "0.215900, 0.206500, 0.193600, 0.175600, 0.151600",\
              "0.243200, 0.233800, 0.220900, 0.202900, 0.178900"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000841 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.002717" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.003054" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.178979, 0.193747, 0.212571, 0.246163, 0.300867",\
              "0.173675, 0.188443, 0.207267, 0.240859, 0.295563",\
              "0.171179, 0.185947, 0.204771, 0.238363, 0.293067",\
              "0.175547, 0.190315, 0.209139, 0.242731, 0.297435",\
              "0.201651, 0.216419, 0.235243, 0.268835, 0.323539"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.178979, 0.193747, 0.212571, 0.246163, 0.300867",\
              "0.173675, 0.188443, 0.207267, 0.240859, 0.295563",\
              "0.171179, 0.185947, 0.204771, 0.238363, 0.293067",\
              "0.175547, 0.190315, 0.209139, 0.242731, 0.297435",\
              "0.201651, 0.216419, 0.235243, 0.268835, 0.323539"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.137940, 0.135540, 0.133840, 0.133140, 0.145340",\
              "0.155340, 0.152940, 0.151240, 0.150540, 0.162740",\
              "0.173640, 0.171240, 0.169540, 0.168840, 0.181040",\
              "0.197140, 0.194740, 0.193040, 0.192340, 0.204540",\
              "0.230640, 0.228240, 0.226540, 0.225840, 0.238040"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.137940, 0.135540, 0.133840, 0.133140, 0.145340",\
              "0.155340, 0.152940, 0.151240, 0.150540, 0.162740",\
              "0.173640, 0.171240, 0.169540, 0.168840, 0.181040",\
              "0.197140, 0.194740, 0.193040, 0.192340, 0.204540",\
              "0.230640, 0.228240, 0.226540, 0.225840, 0.238040"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000840 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.002982" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.003543" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.178979, 0.193747, 0.212571, 0.246163, 0.300867",\
              "0.173675, 0.188443, 0.207267, 0.240859, 0.295563",\
              "0.171179, 0.185947, 0.204771, 0.238363, 0.293067",\
              "0.175547, 0.190315, 0.209139, 0.242731, 0.297435",\
              "0.201651, 0.216419, 0.235243, 0.268835, 0.323539"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.178979, 0.193747, 0.212571, 0.246163, 0.300867",\
              "0.173675, 0.188443, 0.207267, 0.240859, 0.295563",\
              "0.171179, 0.185947, 0.204771, 0.238363, 0.293067",\
              "0.175547, 0.190315, 0.209139, 0.242731, 0.297435",\
              "0.201651, 0.216419, 0.235243, 0.268835, 0.323539"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.138040, 0.135640, 0.133940, 0.133240, 0.145440",\
              "0.155440, 0.153040, 0.151340, 0.150640, 0.162840",\
              "0.173740, 0.171340, 0.169640, 0.168940, 0.181140",\
              "0.197240, 0.194840, 0.193140, 0.192440, 0.204640",\
              "0.230740, 0.228340, 0.226640, 0.225940, 0.238140"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.138040, 0.135640, 0.133940, 0.133240, 0.145440",\
              "0.155440, 0.153040, 0.151340, 0.150640, 0.162840",\
              "0.173740, 0.171340, 0.169640, 0.168940, 0.181140",\
              "0.197240, 0.194840, 0.193140, 0.192440, 0.204640",\
              "0.230740, 0.228340, 0.226640, 0.225940, 0.238140"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 18.505224 ;
    }
}
}
