\section{Design Unit List}
Here is a list of all design unit members with links to the Entities they belong to\+:\begin{DoxyCompactList}
\item\contentsline{section}{architecture \hyperlink{classmy_g_p_i_o_1_1arch__imp}{arch\+\_\+imp} }{\pageref{classmy_g_p_i_o_1_1arch__imp}}{}
\item\contentsline{section}{architecture \hyperlink{classmy_g_p_i_o___a_x_i_1_1arch__imp}{arch\+\_\+imp} }{\pageref{classmy_g_p_i_o___a_x_i_1_1arch__imp}}{}
\item\contentsline{section}{entity \hyperlink{class_g_p_i_oarray}{G\+P\+I\+Oarray} \\*Array di celle G\+P\+I\+O, pilotabili singolarmente }{\pageref{class_g_p_i_oarray}}{}
\item\contentsline{section}{entity \hyperlink{class_g_p_i_osingle}{G\+P\+I\+Osingle} \\*Cella base G\+P\+I\+O }{\pageref{class_g_p_i_osingle}}{}
\item\contentsline{section}{entity \hyperlink{classmy_g_p_i_o}{my\+G\+P\+I\+O} \\*Periferica A\+X\+I4 Lite che implementa una G\+P\+I\+O pilotabile da processing-\/system }{\pageref{classmy_g_p_i_o}}{}
\item\contentsline{section}{entity \hyperlink{classmy_g_p_i_o___a_x_i}{my\+G\+P\+I\+O\+\_\+\+A\+X\+I} }{\pageref{classmy_g_p_i_o___a_x_i}}{}
\item\contentsline{section}{architecture \hyperlink{class_g_p_i_osingle_1_1_structural}{Structural} }{\pageref{class_g_p_i_osingle_1_1_structural}}{}
\item\contentsline{section}{architecture \hyperlink{class_g_p_i_oarray_1_1_structural}{Structural} }{\pageref{class_g_p_i_oarray_1_1_structural}}{}
\end{DoxyCompactList}
