# 8:1 Multiplexer (MUX) Implementation in Verilog

## Overview
An **8:1 Multiplexer (MUX)** is a combinational circuit that selects one of eight input signals (`I0` to `I7`) based on a **3-bit select input (`S`)** and forwards it to the output (`Y`).

This project implements an **8:1 MUX** using **behavioral modeling** in Verilog.

## How to Run
1. Copy the Verilog module and testbench into a Verilog simulator (ModelSim, QuestaSim, Vivado, etc.).
2. Compile and run the testbench.
3. Observe the results in the waveform or terminal output.

## Expected Output

| S   | Selected Input (I[S]) | Output (Y) |
|-----|---------------------|-----------|
| 000 | I0                  | I[0]      |
| 001 | I1                  | I[1]      |
| 010 | I2                  | I[2]      |
| 011 | I3                  | I[3]      |
| 100 | I4                  | I[4]      |
| 101 | I5                  | I[5]      |
| 110 | I6                  | I[6]      |
| 111 | I7                  | I[7]      |

## Conclusion
This project provides an efficient implementation of an **8:1 Multiplexer** in Verilog. The testbench ensures correctness by verifying different input combinations.

Happy Coding! ðŸš€


