
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 6.16

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.37 source latency iter[0]$_DFFE_PN0P_/CLK ^
  -0.39 target latency quot[4]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: div_reg[7]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.05    0.24    1.00    1.20 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net38 (net)
                  0.24    0.00    1.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    49    0.59    0.28    0.25    1.45 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.28    0.01    1.46 ^ div_reg[7]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.46   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.13    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.13    0.00    0.16 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    11    0.10    0.20    0.22    0.38 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_0__leaf_clk (net)
                  0.20    0.00    0.38 ^ div_reg[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.38   clock reconvergence pessimism
                          0.28    0.66   library removal time
                                  0.66   data required time
-----------------------------------------------------------------------------
                                  0.66   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: start (input port clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ start (in)
                                         start (net)
                  0.00    0.00    0.20 ^ input17/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     4    0.05    0.20    0.21    0.41 ^ input17/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net18 (net)
                  0.20    0.00    0.41 ^ _400_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.09    0.06    0.47 v _400_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _047_ (net)
                  0.09    0.00    0.47 v state[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.47   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.13    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.13    0.00    0.16 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    14    0.11    0.21    0.23    0.38 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    0.39 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.39   clock reconvergence pessimism
                          0.07    0.45   library hold time
                                  0.45   data required time
-----------------------------------------------------------------------------
                                  0.45   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: div_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.05    0.24    1.00    1.20 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net38 (net)
                  0.24    0.00    1.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    49    0.59    0.28    0.25    1.45 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.29    0.03    1.48 ^ div_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.48   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.13    0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.13    0.00   10.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    12    0.10    0.19    0.21   10.37 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.19    0.00   10.38 ^ div_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.38   clock reconvergence pessimism
                          0.11   10.48   library recovery time
                                 10.48   data required time
-----------------------------------------------------------------------------
                                 10.48   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  9.00   slack (MET)


Startpoint: iter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rem[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.13    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.13    0.00    0.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    12    0.10    0.19    0.21    0.37 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.19    0.00    0.37 ^ iter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.07    0.29    0.60    0.97 ^ iter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         iter[0] (net)
                  0.29    0.00    0.97 ^ _230_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.18    0.15    1.12 v _230_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _170_ (net)
                  0.18    0.00    1.12 v _405_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.16    0.40    1.52 ^ _405_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _173_ (net)
                  0.16    0.00    1.52 ^ _223_/S1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     3    0.02    0.18    0.26    1.78 v _223_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _052_ (net)
                  0.18    0.00    1.78 v _226_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.21    1.99 v _226_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _055_ (net)
                  0.07    0.00    1.99 v _229_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.02    0.12    0.27    2.27 v _229_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _058_ (net)
                  0.12    0.00    2.27 v _235_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.04    0.33    0.22    2.48 ^ _235_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _180_ (net)
                  0.33    0.00    2.48 ^ _408_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.05    0.19    0.30    2.78 ^ _408_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _167_ (net)
                  0.19    0.00    2.78 ^ _404_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     2    0.03    0.16    0.32    3.10 ^ _404_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _168_ (net)
                  0.16    0.00    3.10 ^ _355_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.13    0.11    3.22 v _355_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _131_ (net)
                  0.13    0.00    3.22 v _371_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.32    0.16    3.38 ^ _371_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _145_ (net)
                  0.32    0.00    3.38 ^ _374_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.14    0.09    3.47 v _374_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _148_ (net)
                  0.14    0.00    3.47 v _375_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.18    0.14    3.61 ^ _375_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _149_ (net)
                  0.18    0.00    3.61 ^ _376_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.02    0.09    0.28    3.89 v _376_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _150_ (net)
                  0.09    0.00    3.89 v _378_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.32    0.20    4.08 ^ _378_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _036_ (net)
                  0.32    0.00    4.08 ^ rem[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.08   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.13    0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.13    0.00   10.16 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    11    0.10    0.20    0.22   10.38 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_0__leaf_clk (net)
                  0.20    0.00   10.38 ^ rem[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.38   clock reconvergence pessimism
                         -0.14   10.24   library setup time
                                 10.24   data required time
-----------------------------------------------------------------------------
                                 10.24   data required time
                                 -4.08   data arrival time
-----------------------------------------------------------------------------
                                  6.16   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: div_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.05    0.24    1.00    1.20 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net38 (net)
                  0.24    0.00    1.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    49    0.59    0.28    0.25    1.45 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.29    0.03    1.48 ^ div_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.48   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.13    0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.13    0.00   10.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    12    0.10    0.19    0.21   10.37 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.19    0.00   10.38 ^ div_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.38   clock reconvergence pessimism
                          0.11   10.48   library recovery time
                                 10.48   data required time
-----------------------------------------------------------------------------
                                 10.48   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  9.00   slack (MET)


Startpoint: iter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rem[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.13    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.13    0.00    0.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    12    0.10    0.19    0.21    0.37 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.19    0.00    0.37 ^ iter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.07    0.29    0.60    0.97 ^ iter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         iter[0] (net)
                  0.29    0.00    0.97 ^ _230_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.18    0.15    1.12 v _230_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _170_ (net)
                  0.18    0.00    1.12 v _405_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.16    0.40    1.52 ^ _405_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _173_ (net)
                  0.16    0.00    1.52 ^ _223_/S1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     3    0.02    0.18    0.26    1.78 v _223_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _052_ (net)
                  0.18    0.00    1.78 v _226_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.21    1.99 v _226_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _055_ (net)
                  0.07    0.00    1.99 v _229_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.02    0.12    0.27    2.27 v _229_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _058_ (net)
                  0.12    0.00    2.27 v _235_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.04    0.33    0.22    2.48 ^ _235_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _180_ (net)
                  0.33    0.00    2.48 ^ _408_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.05    0.19    0.30    2.78 ^ _408_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _167_ (net)
                  0.19    0.00    2.78 ^ _404_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     2    0.03    0.16    0.32    3.10 ^ _404_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _168_ (net)
                  0.16    0.00    3.10 ^ _355_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.13    0.11    3.22 v _355_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _131_ (net)
                  0.13    0.00    3.22 v _371_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.32    0.16    3.38 ^ _371_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _145_ (net)
                  0.32    0.00    3.38 ^ _374_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.14    0.09    3.47 v _374_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _148_ (net)
                  0.14    0.00    3.47 v _375_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.18    0.14    3.61 ^ _375_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _149_ (net)
                  0.18    0.00    3.61 ^ _376_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.02    0.09    0.28    3.89 v _376_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _150_ (net)
                  0.09    0.00    3.89 v _378_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.32    0.20    4.08 ^ _378_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _036_ (net)
                  0.32    0.00    4.08 ^ rem[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.08   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.13    0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.13    0.00   10.16 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    11    0.10    0.20    0.22   10.38 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_0__leaf_clk (net)
                  0.20    0.00   10.38 ^ rem[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.38   clock reconvergence pessimism
                         -0.14   10.24   library setup time
                                 10.24   data required time
-----------------------------------------------------------------------------
                                 10.24   data required time
                                 -4.08   data arrival time
-----------------------------------------------------------------------------
                                  6.16   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.169145345687866

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7747

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.26677724719047546

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9136

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: iter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rem[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.22    0.37 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.37 ^ iter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.60    0.97 ^ iter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.15    1.12 v _230_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.40    1.52 ^ _405_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.26    1.78 v _223_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
   0.21    1.99 v _226_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.27    2.27 v _229_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.22    2.48 ^ _235_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.30    2.78 ^ _408_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.32    3.10 ^ _404_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.12    3.22 v _355_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.17    3.38 ^ _371_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.09    3.47 v _374_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.14    3.61 ^ _375_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.28    3.89 v _376_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.20    4.08 ^ _378_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
   0.00    4.08 ^ rem[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           4.08   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.22   10.38 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00   10.38 ^ rem[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.38   clock reconvergence pessimism
  -0.14   10.24   library setup time
          10.24   data required time
---------------------------------------------------------
          10.24   data required time
          -4.08   data arrival time
---------------------------------------------------------
           6.16   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: error$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: error$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.23    0.38 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.39 ^ error$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.41    0.79 v error$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.06    0.85 ^ _271_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.90 v _273_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    0.90 v error$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.90   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.23    0.38 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.39 ^ error$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.39   clock reconvergence pessimism
   0.07    0.46   library hold time
           0.46   data required time
---------------------------------------------------------
           0.46   data required time
          -0.90   data arrival time
---------------------------------------------------------
           0.44   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3751

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3805

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
4.0840

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
6.1570

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
150.759060

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   2.04e-03   2.88e-08   1.32e-02  27.1%
Combinational          2.14e-02   1.20e-02   5.41e-08   3.34e-02  68.3%
Clock                  8.54e-04   1.40e-03   3.97e-08   2.25e-03   4.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.34e-02   1.54e-02   1.23e-07   4.89e-02 100.0%
                          68.4%      31.6%       0.0%
