Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Dec 15 23:28:34 2018
| Host         : ece07 running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.031        0.000                      0                  886        0.177        0.000                      0                  886        3.500        0.000                       0                   319  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.031        0.000                      0                  886        0.177        0.000                      0                  886        3.500        0.000                       0                   319  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 design_1_i/controller_0/U0/ball_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controller_0/U0/paddle2_y_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.935ns  (logic 4.467ns (56.295%)  route 3.468ns (43.705%))
  Logic Levels:           20  (CARRY4=17 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.676     5.344    design_1_i/controller_0/U0/clk
    SLICE_X35Y41         FDRE                                         r  design_1_i/controller_0/U0/ball_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  design_1_i/controller_0/U0/ball_y_reg[0]/Q
                         net (fo=23, routed)          1.115     6.915    design_1_i/controller_0/U0/ball_y_reg_n_0_[0]
    SLICE_X34Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.039 r  design_1_i/controller_0/U0/paddle2_y3_carry_i_5/O
                         net (fo=1, routed)           0.000     7.039    design_1_i/controller_0/U0/paddle2_y3_carry_i_5_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.552 r  design_1_i/controller_0/U0/paddle2_y3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.552    design_1_i/controller_0/U0/paddle2_y3_carry_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.669 r  design_1_i/controller_0/U0/paddle2_y3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.669    design_1_i/controller_0/U0/paddle2_y3_carry__0_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.786 r  design_1_i/controller_0/U0/paddle2_y3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    design_1_i/controller_0/U0/paddle2_y3_carry__1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.903 r  design_1_i/controller_0/U0/paddle2_y3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.903    design_1_i/controller_0/U0/paddle2_y3_carry__2_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.020 r  design_1_i/controller_0/U0/paddle2_y3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.020    design_1_i/controller_0/U0/paddle2_y3_carry__3_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.137 r  design_1_i/controller_0/U0/paddle2_y3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.137    design_1_i/controller_0/U0/paddle2_y3_carry__4_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.254 r  design_1_i/controller_0/U0/paddle2_y3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.254    design_1_i/controller_0/U0/paddle2_y3_carry__5_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.569 f  design_1_i/controller_0/U0/paddle2_y3_carry__6/O[3]
                         net (fo=4, routed)           0.914     9.483    design_1_i/controller_0/U0/paddle2_y3_carry__6_n_4
    SLICE_X33Y30         LUT2 (Prop_lut2_I0_O)        0.307     9.790 r  design_1_i/controller_0/U0/paddle2_y2_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.790    design_1_i/controller_0/U0/paddle2_y2_carry__2_i_5_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.191 r  design_1_i/controller_0/U0/paddle2_y2_carry__2/CO[3]
                         net (fo=6, routed)           0.819    11.010    design_1_i/controller_0/U0/paddle2_y243_in
    SLICE_X30Y31         LUT6 (Prop_lut6_I4_O)        0.124    11.134 r  design_1_i/controller_0/U0/paddle2_y[1]_i_3/O
                         net (fo=1, routed)           0.620    11.754    design_1_i/controller_0/U0/paddle2_y[1]_i_3_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.261 r  design_1_i/controller_0/U0/paddle2_y_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.261    design_1_i/controller_0/U0/paddle2_y_reg[1]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.375 r  design_1_i/controller_0/U0/paddle2_y_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.375    design_1_i/controller_0/U0/paddle2_y_reg[5]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  design_1_i/controller_0/U0/paddle2_y_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.489    design_1_i/controller_0/U0/paddle2_y_reg[9]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.603 r  design_1_i/controller_0/U0/paddle2_y_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.603    design_1_i/controller_0/U0/paddle2_y_reg[13]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.717 r  design_1_i/controller_0/U0/paddle2_y_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.717    design_1_i/controller_0/U0/paddle2_y_reg[17]_i_1_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.831 r  design_1_i/controller_0/U0/paddle2_y_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.831    design_1_i/controller_0/U0/paddle2_y_reg[21]_i_1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.945 r  design_1_i/controller_0/U0/paddle2_y_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.945    design_1_i/controller_0/U0/paddle2_y_reg[25]_i_1_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.279 r  design_1_i/controller_0/U0/paddle2_y_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.279    design_1_i/controller_0/U0/paddle2_y_reg[29]_i_1_n_6
    SLICE_X33Y38         FDRE                                         r  design_1_i/controller_0/U0/paddle2_y_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.500    12.892    design_1_i/controller_0/U0/clk
    SLICE_X33Y38         FDRE                                         r  design_1_i/controller_0/U0/paddle2_y_reg[30]/C
                         clock pessimism              0.391    13.283    
                         clock uncertainty           -0.035    13.248    
    SLICE_X33Y38         FDRE (Setup_fdre_C_D)        0.062    13.310    design_1_i/controller_0/U0/paddle2_y_reg[30]
  -------------------------------------------------------------------
                         required time                         13.310    
                         arrival time                         -13.279    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 design_1_i/controller_0/U0/ball_y_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controller_0/U0/v_y_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.706ns  (logic 2.991ns (38.813%)  route 4.715ns (61.187%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.672     5.340    design_1_i/controller_0/U0/clk
    SLICE_X35Y35         FDSE                                         r  design_1_i/controller_0/U0/ball_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDSE (Prop_fdse_C_Q)         0.456     5.796 r  design_1_i/controller_0/U0/ball_y_reg[5]/Q
                         net (fo=17, routed)          0.878     6.675    design_1_i/controller_0/U0/ball_y_reg_n_0_[5]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.312 r  design_1_i/controller_0/U0/ball_up0__0_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.312    design_1_i/controller_0/U0/ball_up0__0_carry_i_3_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  design_1_i/controller_0/U0/ball_up0__0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.429    design_1_i/controller_0/U0/ball_up0__0_carry_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  design_1_i/controller_0/U0/v_y3_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.546    design_1_i/controller_0/U0/v_y3_carry__0_i_9_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  design_1_i/controller_0/U0/v_y3_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.663    design_1_i/controller_0/U0/v_y3_carry__1_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.780 r  design_1_i/controller_0/U0/v_y3_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.780    design_1_i/controller_0/U0/v_y3_carry__1_i_9_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.897 r  design_1_i/controller_0/U0/v_y3_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.897    design_1_i/controller_0/U0/v_y3_carry__2_i_10_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.136 r  design_1_i/controller_0/U0/v_y3_carry__2_i_9/O[2]
                         net (fo=10, routed)          0.963     9.100    design_1_i/controller_0/U0/v_y3_carry__2_i_9_n_5
    SLICE_X33Y46         LUT4 (Prop_lut4_I0_O)        0.301     9.401 r  design_1_i/controller_0/U0/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.401    design_1_i/controller_0/U0/i__carry__2_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.802 f  design_1_i/controller_0/U0/v_y3_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.168    10.970    design_1_i/controller_0/U0/v_y326_in
    SLICE_X40Y42         LUT4 (Prop_lut4_I0_O)        0.124    11.094 f  design_1_i/controller_0/U0/v_y[31]_i_19/O
                         net (fo=2, routed)           0.799    11.893    design_1_i/controller_0/U0/v_y131_out__0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.017 r  design_1_i/controller_0/U0/v_y[31]_i_6/O
                         net (fo=1, routed)           0.291    12.308    design_1_i/controller_0/U0/v_y[31]_i_6_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I1_O)        0.124    12.432 r  design_1_i/controller_0/U0/v_y[31]_i_2/O
                         net (fo=32, routed)          0.614    13.047    design_1_i/controller_0/U0/v_y0
    SLICE_X43Y43         FDRE                                         r  design_1_i/controller_0/U0/v_y_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.579    12.971    design_1_i/controller_0/U0/clk
    SLICE_X43Y43         FDRE                                         r  design_1_i/controller_0/U0/v_y_reg[17]/C
                         clock pessimism              0.391    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X43Y43         FDRE (Setup_fdre_C_CE)      -0.205    13.122    design_1_i/controller_0/U0/v_y_reg[17]
  -------------------------------------------------------------------
                         required time                         13.122    
                         arrival time                         -13.047    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 design_1_i/controller_0/U0/ball_y_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controller_0/U0/v_y_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.706ns  (logic 2.991ns (38.813%)  route 4.715ns (61.187%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.672     5.340    design_1_i/controller_0/U0/clk
    SLICE_X35Y35         FDSE                                         r  design_1_i/controller_0/U0/ball_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDSE (Prop_fdse_C_Q)         0.456     5.796 r  design_1_i/controller_0/U0/ball_y_reg[5]/Q
                         net (fo=17, routed)          0.878     6.675    design_1_i/controller_0/U0/ball_y_reg_n_0_[5]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.312 r  design_1_i/controller_0/U0/ball_up0__0_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.312    design_1_i/controller_0/U0/ball_up0__0_carry_i_3_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  design_1_i/controller_0/U0/ball_up0__0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.429    design_1_i/controller_0/U0/ball_up0__0_carry_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  design_1_i/controller_0/U0/v_y3_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.546    design_1_i/controller_0/U0/v_y3_carry__0_i_9_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  design_1_i/controller_0/U0/v_y3_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.663    design_1_i/controller_0/U0/v_y3_carry__1_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.780 r  design_1_i/controller_0/U0/v_y3_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.780    design_1_i/controller_0/U0/v_y3_carry__1_i_9_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.897 r  design_1_i/controller_0/U0/v_y3_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.897    design_1_i/controller_0/U0/v_y3_carry__2_i_10_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.136 r  design_1_i/controller_0/U0/v_y3_carry__2_i_9/O[2]
                         net (fo=10, routed)          0.963     9.100    design_1_i/controller_0/U0/v_y3_carry__2_i_9_n_5
    SLICE_X33Y46         LUT4 (Prop_lut4_I0_O)        0.301     9.401 r  design_1_i/controller_0/U0/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.401    design_1_i/controller_0/U0/i__carry__2_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.802 f  design_1_i/controller_0/U0/v_y3_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.168    10.970    design_1_i/controller_0/U0/v_y326_in
    SLICE_X40Y42         LUT4 (Prop_lut4_I0_O)        0.124    11.094 f  design_1_i/controller_0/U0/v_y[31]_i_19/O
                         net (fo=2, routed)           0.799    11.893    design_1_i/controller_0/U0/v_y131_out__0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.017 r  design_1_i/controller_0/U0/v_y[31]_i_6/O
                         net (fo=1, routed)           0.291    12.308    design_1_i/controller_0/U0/v_y[31]_i_6_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I1_O)        0.124    12.432 r  design_1_i/controller_0/U0/v_y[31]_i_2/O
                         net (fo=32, routed)          0.614    13.047    design_1_i/controller_0/U0/v_y0
    SLICE_X43Y43         FDRE                                         r  design_1_i/controller_0/U0/v_y_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.579    12.971    design_1_i/controller_0/U0/clk
    SLICE_X43Y43         FDRE                                         r  design_1_i/controller_0/U0/v_y_reg[29]/C
                         clock pessimism              0.391    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X43Y43         FDRE (Setup_fdre_C_CE)      -0.205    13.122    design_1_i/controller_0/U0/v_y_reg[29]
  -------------------------------------------------------------------
                         required time                         13.122    
                         arrival time                         -13.047    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 design_1_i/controller_0/U0/ball_y_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controller_0/U0/v_y_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.706ns  (logic 2.991ns (38.813%)  route 4.715ns (61.187%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.672     5.340    design_1_i/controller_0/U0/clk
    SLICE_X35Y35         FDSE                                         r  design_1_i/controller_0/U0/ball_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDSE (Prop_fdse_C_Q)         0.456     5.796 r  design_1_i/controller_0/U0/ball_y_reg[5]/Q
                         net (fo=17, routed)          0.878     6.675    design_1_i/controller_0/U0/ball_y_reg_n_0_[5]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.312 r  design_1_i/controller_0/U0/ball_up0__0_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.312    design_1_i/controller_0/U0/ball_up0__0_carry_i_3_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  design_1_i/controller_0/U0/ball_up0__0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.429    design_1_i/controller_0/U0/ball_up0__0_carry_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  design_1_i/controller_0/U0/v_y3_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.546    design_1_i/controller_0/U0/v_y3_carry__0_i_9_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  design_1_i/controller_0/U0/v_y3_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.663    design_1_i/controller_0/U0/v_y3_carry__1_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.780 r  design_1_i/controller_0/U0/v_y3_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.780    design_1_i/controller_0/U0/v_y3_carry__1_i_9_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.897 r  design_1_i/controller_0/U0/v_y3_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.897    design_1_i/controller_0/U0/v_y3_carry__2_i_10_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.136 r  design_1_i/controller_0/U0/v_y3_carry__2_i_9/O[2]
                         net (fo=10, routed)          0.963     9.100    design_1_i/controller_0/U0/v_y3_carry__2_i_9_n_5
    SLICE_X33Y46         LUT4 (Prop_lut4_I0_O)        0.301     9.401 r  design_1_i/controller_0/U0/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.401    design_1_i/controller_0/U0/i__carry__2_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.802 f  design_1_i/controller_0/U0/v_y3_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.168    10.970    design_1_i/controller_0/U0/v_y326_in
    SLICE_X40Y42         LUT4 (Prop_lut4_I0_O)        0.124    11.094 f  design_1_i/controller_0/U0/v_y[31]_i_19/O
                         net (fo=2, routed)           0.799    11.893    design_1_i/controller_0/U0/v_y131_out__0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.017 r  design_1_i/controller_0/U0/v_y[31]_i_6/O
                         net (fo=1, routed)           0.291    12.308    design_1_i/controller_0/U0/v_y[31]_i_6_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I1_O)        0.124    12.432 r  design_1_i/controller_0/U0/v_y[31]_i_2/O
                         net (fo=32, routed)          0.614    13.047    design_1_i/controller_0/U0/v_y0
    SLICE_X43Y43         FDRE                                         r  design_1_i/controller_0/U0/v_y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.579    12.971    design_1_i/controller_0/U0/clk
    SLICE_X43Y43         FDRE                                         r  design_1_i/controller_0/U0/v_y_reg[7]/C
                         clock pessimism              0.391    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X43Y43         FDRE (Setup_fdre_C_CE)      -0.205    13.122    design_1_i/controller_0/U0/v_y_reg[7]
  -------------------------------------------------------------------
                         required time                         13.122    
                         arrival time                         -13.047    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 design_1_i/controller_0/U0/ball_y_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controller_0/U0/v_y_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.706ns  (logic 2.991ns (38.813%)  route 4.715ns (61.187%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.672     5.340    design_1_i/controller_0/U0/clk
    SLICE_X35Y35         FDSE                                         r  design_1_i/controller_0/U0/ball_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDSE (Prop_fdse_C_Q)         0.456     5.796 r  design_1_i/controller_0/U0/ball_y_reg[5]/Q
                         net (fo=17, routed)          0.878     6.675    design_1_i/controller_0/U0/ball_y_reg_n_0_[5]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.312 r  design_1_i/controller_0/U0/ball_up0__0_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.312    design_1_i/controller_0/U0/ball_up0__0_carry_i_3_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  design_1_i/controller_0/U0/ball_up0__0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.429    design_1_i/controller_0/U0/ball_up0__0_carry_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  design_1_i/controller_0/U0/v_y3_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.546    design_1_i/controller_0/U0/v_y3_carry__0_i_9_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  design_1_i/controller_0/U0/v_y3_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.663    design_1_i/controller_0/U0/v_y3_carry__1_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.780 r  design_1_i/controller_0/U0/v_y3_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.780    design_1_i/controller_0/U0/v_y3_carry__1_i_9_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.897 r  design_1_i/controller_0/U0/v_y3_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.897    design_1_i/controller_0/U0/v_y3_carry__2_i_10_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.136 r  design_1_i/controller_0/U0/v_y3_carry__2_i_9/O[2]
                         net (fo=10, routed)          0.963     9.100    design_1_i/controller_0/U0/v_y3_carry__2_i_9_n_5
    SLICE_X33Y46         LUT4 (Prop_lut4_I0_O)        0.301     9.401 r  design_1_i/controller_0/U0/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.401    design_1_i/controller_0/U0/i__carry__2_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.802 f  design_1_i/controller_0/U0/v_y3_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.168    10.970    design_1_i/controller_0/U0/v_y326_in
    SLICE_X40Y42         LUT4 (Prop_lut4_I0_O)        0.124    11.094 f  design_1_i/controller_0/U0/v_y[31]_i_19/O
                         net (fo=2, routed)           0.799    11.893    design_1_i/controller_0/U0/v_y131_out__0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.017 r  design_1_i/controller_0/U0/v_y[31]_i_6/O
                         net (fo=1, routed)           0.291    12.308    design_1_i/controller_0/U0/v_y[31]_i_6_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I1_O)        0.124    12.432 r  design_1_i/controller_0/U0/v_y[31]_i_2/O
                         net (fo=32, routed)          0.614    13.047    design_1_i/controller_0/U0/v_y0
    SLICE_X43Y43         FDRE                                         r  design_1_i/controller_0/U0/v_y_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.579    12.971    design_1_i/controller_0/U0/clk
    SLICE_X43Y43         FDRE                                         r  design_1_i/controller_0/U0/v_y_reg[8]/C
                         clock pessimism              0.391    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X43Y43         FDRE (Setup_fdre_C_CE)      -0.205    13.122    design_1_i/controller_0/U0/v_y_reg[8]
  -------------------------------------------------------------------
                         required time                         13.122    
                         arrival time                         -13.047    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 design_1_i/controller_0/U0/ball_y_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controller_0/U0/v_y_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.693ns  (logic 2.991ns (38.881%)  route 4.702ns (61.119%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.672     5.340    design_1_i/controller_0/U0/clk
    SLICE_X35Y35         FDSE                                         r  design_1_i/controller_0/U0/ball_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDSE (Prop_fdse_C_Q)         0.456     5.796 r  design_1_i/controller_0/U0/ball_y_reg[5]/Q
                         net (fo=17, routed)          0.878     6.675    design_1_i/controller_0/U0/ball_y_reg_n_0_[5]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.312 r  design_1_i/controller_0/U0/ball_up0__0_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.312    design_1_i/controller_0/U0/ball_up0__0_carry_i_3_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  design_1_i/controller_0/U0/ball_up0__0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.429    design_1_i/controller_0/U0/ball_up0__0_carry_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  design_1_i/controller_0/U0/v_y3_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.546    design_1_i/controller_0/U0/v_y3_carry__0_i_9_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  design_1_i/controller_0/U0/v_y3_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.663    design_1_i/controller_0/U0/v_y3_carry__1_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.780 r  design_1_i/controller_0/U0/v_y3_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.780    design_1_i/controller_0/U0/v_y3_carry__1_i_9_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.897 r  design_1_i/controller_0/U0/v_y3_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.897    design_1_i/controller_0/U0/v_y3_carry__2_i_10_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.136 r  design_1_i/controller_0/U0/v_y3_carry__2_i_9/O[2]
                         net (fo=10, routed)          0.963     9.100    design_1_i/controller_0/U0/v_y3_carry__2_i_9_n_5
    SLICE_X33Y46         LUT4 (Prop_lut4_I0_O)        0.301     9.401 r  design_1_i/controller_0/U0/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.401    design_1_i/controller_0/U0/i__carry__2_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.802 f  design_1_i/controller_0/U0/v_y3_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.168    10.970    design_1_i/controller_0/U0/v_y326_in
    SLICE_X40Y42         LUT4 (Prop_lut4_I0_O)        0.124    11.094 f  design_1_i/controller_0/U0/v_y[31]_i_19/O
                         net (fo=2, routed)           0.799    11.893    design_1_i/controller_0/U0/v_y131_out__0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.017 r  design_1_i/controller_0/U0/v_y[31]_i_6/O
                         net (fo=1, routed)           0.291    12.308    design_1_i/controller_0/U0/v_y[31]_i_6_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I1_O)        0.124    12.432 r  design_1_i/controller_0/U0/v_y[31]_i_2/O
                         net (fo=32, routed)          0.601    13.033    design_1_i/controller_0/U0/v_y0
    SLICE_X40Y40         FDRE                                         r  design_1_i/controller_0/U0/v_y_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.577    12.969    design_1_i/controller_0/U0/clk
    SLICE_X40Y40         FDRE                                         r  design_1_i/controller_0/U0/v_y_reg[16]/C
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X40Y40         FDRE (Setup_fdre_C_CE)      -0.205    13.120    design_1_i/controller_0/U0/v_y_reg[16]
  -------------------------------------------------------------------
                         required time                         13.120    
                         arrival time                         -13.033    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 design_1_i/controller_0/U0/ball_y_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controller_0/U0/v_y_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.693ns  (logic 2.991ns (38.881%)  route 4.702ns (61.119%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.672     5.340    design_1_i/controller_0/U0/clk
    SLICE_X35Y35         FDSE                                         r  design_1_i/controller_0/U0/ball_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDSE (Prop_fdse_C_Q)         0.456     5.796 r  design_1_i/controller_0/U0/ball_y_reg[5]/Q
                         net (fo=17, routed)          0.878     6.675    design_1_i/controller_0/U0/ball_y_reg_n_0_[5]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.312 r  design_1_i/controller_0/U0/ball_up0__0_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.312    design_1_i/controller_0/U0/ball_up0__0_carry_i_3_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  design_1_i/controller_0/U0/ball_up0__0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.429    design_1_i/controller_0/U0/ball_up0__0_carry_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  design_1_i/controller_0/U0/v_y3_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.546    design_1_i/controller_0/U0/v_y3_carry__0_i_9_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  design_1_i/controller_0/U0/v_y3_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.663    design_1_i/controller_0/U0/v_y3_carry__1_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.780 r  design_1_i/controller_0/U0/v_y3_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.780    design_1_i/controller_0/U0/v_y3_carry__1_i_9_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.897 r  design_1_i/controller_0/U0/v_y3_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.897    design_1_i/controller_0/U0/v_y3_carry__2_i_10_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.136 r  design_1_i/controller_0/U0/v_y3_carry__2_i_9/O[2]
                         net (fo=10, routed)          0.963     9.100    design_1_i/controller_0/U0/v_y3_carry__2_i_9_n_5
    SLICE_X33Y46         LUT4 (Prop_lut4_I0_O)        0.301     9.401 r  design_1_i/controller_0/U0/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.401    design_1_i/controller_0/U0/i__carry__2_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.802 f  design_1_i/controller_0/U0/v_y3_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.168    10.970    design_1_i/controller_0/U0/v_y326_in
    SLICE_X40Y42         LUT4 (Prop_lut4_I0_O)        0.124    11.094 f  design_1_i/controller_0/U0/v_y[31]_i_19/O
                         net (fo=2, routed)           0.799    11.893    design_1_i/controller_0/U0/v_y131_out__0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.017 r  design_1_i/controller_0/U0/v_y[31]_i_6/O
                         net (fo=1, routed)           0.291    12.308    design_1_i/controller_0/U0/v_y[31]_i_6_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I1_O)        0.124    12.432 r  design_1_i/controller_0/U0/v_y[31]_i_2/O
                         net (fo=32, routed)          0.601    13.033    design_1_i/controller_0/U0/v_y0
    SLICE_X40Y40         FDRE                                         r  design_1_i/controller_0/U0/v_y_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.577    12.969    design_1_i/controller_0/U0/clk
    SLICE_X40Y40         FDRE                                         r  design_1_i/controller_0/U0/v_y_reg[18]/C
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X40Y40         FDRE (Setup_fdre_C_CE)      -0.205    13.120    design_1_i/controller_0/U0/v_y_reg[18]
  -------------------------------------------------------------------
                         required time                         13.120    
                         arrival time                         -13.033    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 design_1_i/controller_0/U0/ball_y_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controller_0/U0/v_y_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.693ns  (logic 2.991ns (38.881%)  route 4.702ns (61.119%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.672     5.340    design_1_i/controller_0/U0/clk
    SLICE_X35Y35         FDSE                                         r  design_1_i/controller_0/U0/ball_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDSE (Prop_fdse_C_Q)         0.456     5.796 r  design_1_i/controller_0/U0/ball_y_reg[5]/Q
                         net (fo=17, routed)          0.878     6.675    design_1_i/controller_0/U0/ball_y_reg_n_0_[5]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.312 r  design_1_i/controller_0/U0/ball_up0__0_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.312    design_1_i/controller_0/U0/ball_up0__0_carry_i_3_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  design_1_i/controller_0/U0/ball_up0__0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.429    design_1_i/controller_0/U0/ball_up0__0_carry_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  design_1_i/controller_0/U0/v_y3_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.546    design_1_i/controller_0/U0/v_y3_carry__0_i_9_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  design_1_i/controller_0/U0/v_y3_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.663    design_1_i/controller_0/U0/v_y3_carry__1_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.780 r  design_1_i/controller_0/U0/v_y3_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.780    design_1_i/controller_0/U0/v_y3_carry__1_i_9_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.897 r  design_1_i/controller_0/U0/v_y3_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.897    design_1_i/controller_0/U0/v_y3_carry__2_i_10_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.136 r  design_1_i/controller_0/U0/v_y3_carry__2_i_9/O[2]
                         net (fo=10, routed)          0.963     9.100    design_1_i/controller_0/U0/v_y3_carry__2_i_9_n_5
    SLICE_X33Y46         LUT4 (Prop_lut4_I0_O)        0.301     9.401 r  design_1_i/controller_0/U0/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.401    design_1_i/controller_0/U0/i__carry__2_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.802 f  design_1_i/controller_0/U0/v_y3_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.168    10.970    design_1_i/controller_0/U0/v_y326_in
    SLICE_X40Y42         LUT4 (Prop_lut4_I0_O)        0.124    11.094 f  design_1_i/controller_0/U0/v_y[31]_i_19/O
                         net (fo=2, routed)           0.799    11.893    design_1_i/controller_0/U0/v_y131_out__0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.017 r  design_1_i/controller_0/U0/v_y[31]_i_6/O
                         net (fo=1, routed)           0.291    12.308    design_1_i/controller_0/U0/v_y[31]_i_6_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I1_O)        0.124    12.432 r  design_1_i/controller_0/U0/v_y[31]_i_2/O
                         net (fo=32, routed)          0.601    13.033    design_1_i/controller_0/U0/v_y0
    SLICE_X40Y40         FDRE                                         r  design_1_i/controller_0/U0/v_y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.577    12.969    design_1_i/controller_0/U0/clk
    SLICE_X40Y40         FDRE                                         r  design_1_i/controller_0/U0/v_y_reg[6]/C
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X40Y40         FDRE (Setup_fdre_C_CE)      -0.205    13.120    design_1_i/controller_0/U0/v_y_reg[6]
  -------------------------------------------------------------------
                         required time                         13.120    
                         arrival time                         -13.033    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 design_1_i/controller_0/U0/ball_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controller_0/U0/paddle2_y_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 4.372ns (55.766%)  route 3.468ns (44.234%))
  Logic Levels:           20  (CARRY4=17 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.676     5.344    design_1_i/controller_0/U0/clk
    SLICE_X35Y41         FDRE                                         r  design_1_i/controller_0/U0/ball_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  design_1_i/controller_0/U0/ball_y_reg[0]/Q
                         net (fo=23, routed)          1.115     6.915    design_1_i/controller_0/U0/ball_y_reg_n_0_[0]
    SLICE_X34Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.039 r  design_1_i/controller_0/U0/paddle2_y3_carry_i_5/O
                         net (fo=1, routed)           0.000     7.039    design_1_i/controller_0/U0/paddle2_y3_carry_i_5_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.552 r  design_1_i/controller_0/U0/paddle2_y3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.552    design_1_i/controller_0/U0/paddle2_y3_carry_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.669 r  design_1_i/controller_0/U0/paddle2_y3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.669    design_1_i/controller_0/U0/paddle2_y3_carry__0_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.786 r  design_1_i/controller_0/U0/paddle2_y3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    design_1_i/controller_0/U0/paddle2_y3_carry__1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.903 r  design_1_i/controller_0/U0/paddle2_y3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.903    design_1_i/controller_0/U0/paddle2_y3_carry__2_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.020 r  design_1_i/controller_0/U0/paddle2_y3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.020    design_1_i/controller_0/U0/paddle2_y3_carry__3_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.137 r  design_1_i/controller_0/U0/paddle2_y3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.137    design_1_i/controller_0/U0/paddle2_y3_carry__4_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.254 r  design_1_i/controller_0/U0/paddle2_y3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.254    design_1_i/controller_0/U0/paddle2_y3_carry__5_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.569 f  design_1_i/controller_0/U0/paddle2_y3_carry__6/O[3]
                         net (fo=4, routed)           0.914     9.483    design_1_i/controller_0/U0/paddle2_y3_carry__6_n_4
    SLICE_X33Y30         LUT2 (Prop_lut2_I0_O)        0.307     9.790 r  design_1_i/controller_0/U0/paddle2_y2_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.790    design_1_i/controller_0/U0/paddle2_y2_carry__2_i_5_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.191 r  design_1_i/controller_0/U0/paddle2_y2_carry__2/CO[3]
                         net (fo=6, routed)           0.819    11.010    design_1_i/controller_0/U0/paddle2_y243_in
    SLICE_X30Y31         LUT6 (Prop_lut6_I4_O)        0.124    11.134 r  design_1_i/controller_0/U0/paddle2_y[1]_i_3/O
                         net (fo=1, routed)           0.620    11.754    design_1_i/controller_0/U0/paddle2_y[1]_i_3_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.261 r  design_1_i/controller_0/U0/paddle2_y_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.261    design_1_i/controller_0/U0/paddle2_y_reg[1]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.375 r  design_1_i/controller_0/U0/paddle2_y_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.375    design_1_i/controller_0/U0/paddle2_y_reg[5]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  design_1_i/controller_0/U0/paddle2_y_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.489    design_1_i/controller_0/U0/paddle2_y_reg[9]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.603 r  design_1_i/controller_0/U0/paddle2_y_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.603    design_1_i/controller_0/U0/paddle2_y_reg[13]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.717 r  design_1_i/controller_0/U0/paddle2_y_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.717    design_1_i/controller_0/U0/paddle2_y_reg[17]_i_1_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.831 r  design_1_i/controller_0/U0/paddle2_y_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.831    design_1_i/controller_0/U0/paddle2_y_reg[21]_i_1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.945 r  design_1_i/controller_0/U0/paddle2_y_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.945    design_1_i/controller_0/U0/paddle2_y_reg[25]_i_1_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.184 r  design_1_i/controller_0/U0/paddle2_y_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.184    design_1_i/controller_0/U0/paddle2_y_reg[29]_i_1_n_5
    SLICE_X33Y38         FDRE                                         r  design_1_i/controller_0/U0/paddle2_y_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.500    12.892    design_1_i/controller_0/U0/clk
    SLICE_X33Y38         FDRE                                         r  design_1_i/controller_0/U0/paddle2_y_reg[31]/C
                         clock pessimism              0.391    13.283    
                         clock uncertainty           -0.035    13.248    
    SLICE_X33Y38         FDRE (Setup_fdre_C_D)        0.062    13.310    design_1_i/controller_0/U0/paddle2_y_reg[31]
  -------------------------------------------------------------------
                         required time                         13.310    
                         arrival time                         -13.184    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 design_1_i/controller_0/U0/ball_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controller_0/U0/paddle2_y_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.824ns  (logic 4.356ns (55.675%)  route 3.468ns (44.325%))
  Logic Levels:           20  (CARRY4=17 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.676     5.344    design_1_i/controller_0/U0/clk
    SLICE_X35Y41         FDRE                                         r  design_1_i/controller_0/U0/ball_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  design_1_i/controller_0/U0/ball_y_reg[0]/Q
                         net (fo=23, routed)          1.115     6.915    design_1_i/controller_0/U0/ball_y_reg_n_0_[0]
    SLICE_X34Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.039 r  design_1_i/controller_0/U0/paddle2_y3_carry_i_5/O
                         net (fo=1, routed)           0.000     7.039    design_1_i/controller_0/U0/paddle2_y3_carry_i_5_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.552 r  design_1_i/controller_0/U0/paddle2_y3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.552    design_1_i/controller_0/U0/paddle2_y3_carry_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.669 r  design_1_i/controller_0/U0/paddle2_y3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.669    design_1_i/controller_0/U0/paddle2_y3_carry__0_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.786 r  design_1_i/controller_0/U0/paddle2_y3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    design_1_i/controller_0/U0/paddle2_y3_carry__1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.903 r  design_1_i/controller_0/U0/paddle2_y3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.903    design_1_i/controller_0/U0/paddle2_y3_carry__2_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.020 r  design_1_i/controller_0/U0/paddle2_y3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.020    design_1_i/controller_0/U0/paddle2_y3_carry__3_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.137 r  design_1_i/controller_0/U0/paddle2_y3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.137    design_1_i/controller_0/U0/paddle2_y3_carry__4_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.254 r  design_1_i/controller_0/U0/paddle2_y3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.254    design_1_i/controller_0/U0/paddle2_y3_carry__5_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.569 f  design_1_i/controller_0/U0/paddle2_y3_carry__6/O[3]
                         net (fo=4, routed)           0.914     9.483    design_1_i/controller_0/U0/paddle2_y3_carry__6_n_4
    SLICE_X33Y30         LUT2 (Prop_lut2_I0_O)        0.307     9.790 r  design_1_i/controller_0/U0/paddle2_y2_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.790    design_1_i/controller_0/U0/paddle2_y2_carry__2_i_5_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.191 r  design_1_i/controller_0/U0/paddle2_y2_carry__2/CO[3]
                         net (fo=6, routed)           0.819    11.010    design_1_i/controller_0/U0/paddle2_y243_in
    SLICE_X30Y31         LUT6 (Prop_lut6_I4_O)        0.124    11.134 r  design_1_i/controller_0/U0/paddle2_y[1]_i_3/O
                         net (fo=1, routed)           0.620    11.754    design_1_i/controller_0/U0/paddle2_y[1]_i_3_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.261 r  design_1_i/controller_0/U0/paddle2_y_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.261    design_1_i/controller_0/U0/paddle2_y_reg[1]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.375 r  design_1_i/controller_0/U0/paddle2_y_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.375    design_1_i/controller_0/U0/paddle2_y_reg[5]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  design_1_i/controller_0/U0/paddle2_y_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.489    design_1_i/controller_0/U0/paddle2_y_reg[9]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.603 r  design_1_i/controller_0/U0/paddle2_y_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.603    design_1_i/controller_0/U0/paddle2_y_reg[13]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.717 r  design_1_i/controller_0/U0/paddle2_y_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.717    design_1_i/controller_0/U0/paddle2_y_reg[17]_i_1_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.831 r  design_1_i/controller_0/U0/paddle2_y_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.831    design_1_i/controller_0/U0/paddle2_y_reg[21]_i_1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.945 r  design_1_i/controller_0/U0/paddle2_y_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.945    design_1_i/controller_0/U0/paddle2_y_reg[25]_i_1_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.168 r  design_1_i/controller_0/U0/paddle2_y_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.168    design_1_i/controller_0/U0/paddle2_y_reg[29]_i_1_n_7
    SLICE_X33Y38         FDRE                                         r  design_1_i/controller_0/U0/paddle2_y_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.500    12.892    design_1_i/controller_0/U0/clk
    SLICE_X33Y38         FDRE                                         r  design_1_i/controller_0/U0/paddle2_y_reg[29]/C
                         clock pessimism              0.391    13.283    
                         clock uncertainty           -0.035    13.248    
    SLICE_X33Y38         FDRE (Setup_fdre_C_D)        0.062    13.310    design_1_i/controller_0/U0/paddle2_y_reg[29]
  -------------------------------------------------------------------
                         required time                         13.310    
                         arrival time                         -13.168    
  -------------------------------------------------------------------
                         slack                                  0.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/controller_0/U0/score1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controller_0/U0/score_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.660%)  route 0.108ns (36.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.590     1.502    design_1_i/controller_0/U0/clk
    SLICE_X40Y34         FDRE                                         r  design_1_i/controller_0/U0/score1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  design_1_i/controller_0/U0/score1_reg[0]/Q
                         net (fo=5, routed)           0.108     1.751    design_1_i/controller_0/U0/score1_reg__0[0]
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.048     1.799 r  design_1_i/controller_0/U0/score[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    design_1_i/controller_0/U0/score[0]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  design_1_i/controller_0/U0/score_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.857     2.016    design_1_i/controller_0/U0/clk
    SLICE_X41Y34         FDRE                                         r  design_1_i/controller_0/U0/score_reg[0]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.107     1.622    design_1_i/controller_0/U0/score_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/controller_0/U0/score2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controller_0/U0/score2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.590     1.502    design_1_i/controller_0/U0/clk
    SLICE_X40Y35         FDRE                                         r  design_1_i/controller_0/U0/score2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  design_1_i/controller_0/U0/score2_reg[0]/Q
                         net (fo=5, routed)           0.109     1.752    design_1_i/controller_0/U0/score2_reg__0[0]
    SLICE_X41Y35         LUT4 (Prop_lut4_I2_O)        0.048     1.800 r  design_1_i/controller_0/U0/score2[3]_i_2/O
                         net (fo=1, routed)           0.000     1.800    design_1_i/controller_0/U0/plusOp__0[3]
    SLICE_X41Y35         FDRE                                         r  design_1_i/controller_0/U0/score2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.858     2.017    design_1_i/controller_0/U0/clk
    SLICE_X41Y35         FDRE                                         r  design_1_i/controller_0/U0/score2_reg[3]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.107     1.622    design_1_i/controller_0/U0/score2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/controller_0/U0/score2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controller_0/U0/score2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.590     1.502    design_1_i/controller_0/U0/clk
    SLICE_X40Y35         FDRE                                         r  design_1_i/controller_0/U0/score2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  design_1_i/controller_0/U0/score2_reg[0]/Q
                         net (fo=5, routed)           0.109     1.752    design_1_i/controller_0/U0/score2_reg__0[0]
    SLICE_X41Y35         LUT3 (Prop_lut3_I0_O)        0.045     1.797 r  design_1_i/controller_0/U0/score2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    design_1_i/controller_0/U0/plusOp__0[2]
    SLICE_X41Y35         FDRE                                         r  design_1_i/controller_0/U0/score2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.858     2.017    design_1_i/controller_0/U0/clk
    SLICE_X41Y35         FDRE                                         r  design_1_i/controller_0/U0/score2_reg[2]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.091     1.606    design_1_i/controller_0/U0/score2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/debounce_1/U0/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/debounce_1/U0/dbnc_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.055%)  route 0.360ns (65.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.562     1.474    design_1_i/debounce_1/U0/clk
    SLICE_X21Y43         FDRE                                         r  design_1_i/debounce_1/U0/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  design_1_i/debounce_1/U0/count_reg[13]/Q
                         net (fo=3, routed)           0.360     1.975    design_1_i/debounce_1/U0/count_reg[13]
    SLICE_X22Y43         LUT6 (Prop_lut6_I5_O)        0.045     2.020 r  design_1_i/debounce_1/U0/dbnc_out_i_1/O
                         net (fo=1, routed)           0.000     2.020    design_1_i/debounce_1/U0/dbnc_out_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  design_1_i/debounce_1/U0/dbnc_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.830     1.989    design_1_i/debounce_1/U0/clk
    SLICE_X22Y43         FDRE                                         r  design_1_i/debounce_1/U0/dbnc_out_reg/C
                         clock pessimism             -0.252     1.737    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.091     1.828    design_1_i/debounce_1/U0/dbnc_out_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/clock_div_25_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clock_div_25_0/U0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.592     1.504    design_1_i/clock_div_25_0/U0/clock
    SLICE_X37Y46         FDRE                                         r  design_1_i/clock_div_25_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.128     1.632 f  design_1_i/clock_div_25_0/U0/count_reg[2]/Q
                         net (fo=4, routed)           0.068     1.699    design_1_i/clock_div_25_0/U0/count[2]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.099     1.798 r  design_1_i/clock_div_25_0/U0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    design_1_i/clock_div_25_0/U0/count[0]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  design_1_i/clock_div_25_0/U0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.861     2.020    design_1_i/clock_div_25_0/U0/clock
    SLICE_X37Y46         FDRE                                         r  design_1_i/clock_div_25_0/U0/count_reg[0]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.092     1.596    design_1_i/clock_div_25_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/debounce_2/U0/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/debounce_2/U0/dbnc_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.154%)  route 0.151ns (44.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.566     1.478    design_1_i/debounce_2/U0/clk
    SLICE_X29Y47         FDRE                                         r  design_1_i/debounce_2/U0/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  design_1_i/debounce_2/U0/count_reg[13]/Q
                         net (fo=3, routed)           0.151     1.770    design_1_i/debounce_2/U0/count_reg[13]
    SLICE_X28Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.815 r  design_1_i/debounce_2/U0/dbnc_out_i_1/O
                         net (fo=1, routed)           0.000     1.815    design_1_i/debounce_2/U0/dbnc_out_i_1_n_0
    SLICE_X28Y47         FDRE                                         r  design_1_i/debounce_2/U0/dbnc_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.834     1.993    design_1_i/debounce_2/U0/clk
    SLICE_X28Y47         FDRE                                         r  design_1_i/debounce_2/U0/dbnc_out_reg/C
                         clock pessimism             -0.502     1.491    
    SLICE_X28Y47         FDRE (Hold_fdre_C_D)         0.121     1.612    design_1_i/debounce_2/U0/dbnc_out_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/vga_ctrl_0/U0/vCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/vga_ctrl_0/U0/vCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.808%)  route 0.381ns (67.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.560     1.472    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X27Y33         FDRE                                         r  design_1_i/vga_ctrl_0/U0/vCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  design_1_i/vga_ctrl_0/U0/vCnt_reg[2]/Q
                         net (fo=19, routed)          0.381     1.994    design_1_i/vga_ctrl_0/U0/vcount[2]
    SLICE_X21Y33         LUT6 (Prop_lut6_I1_O)        0.045     2.039 r  design_1_i/vga_ctrl_0/U0/vCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.039    design_1_i/vga_ctrl_0/U0/plusOp__0[5]
    SLICE_X21Y33         FDRE                                         r  design_1_i/vga_ctrl_0/U0/vCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.825     1.984    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X21Y33         FDRE                                         r  design_1_i/vga_ctrl_0/U0/vCnt_reg[5]/C
                         clock pessimism             -0.252     1.732    
    SLICE_X21Y33         FDRE (Hold_fdre_C_D)         0.092     1.824    design_1_i/vga_ctrl_0/U0/vCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/controller_0/U0/score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ssd_out_0/U0/output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.045%)  route 0.140ns (42.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.590     1.502    design_1_i/controller_0/U0/clk
    SLICE_X41Y34         FDRE                                         r  design_1_i/controller_0/U0/score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  design_1_i/controller_0/U0/score_reg[2]/Q
                         net (fo=7, routed)           0.140     1.783    design_1_i/ssd_out_0/U0/value[2]
    SLICE_X41Y32         LUT4 (Prop_lut4_I1_O)        0.045     1.828 r  design_1_i/ssd_out_0/U0/output[6]_i_1/O
                         net (fo=1, routed)           0.000     1.828    design_1_i/ssd_out_0/U0/output[6]
    SLICE_X41Y32         FDRE                                         r  design_1_i/ssd_out_0/U0/output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.855     2.014    design_1_i/ssd_out_0/U0/clk
    SLICE_X41Y32         FDRE                                         r  design_1_i/ssd_out_0/U0/output_reg[6]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.092     1.606    design_1_i/ssd_out_0/U0/output_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/controller_0/U0/score1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controller_0/U0/score_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.683%)  route 0.148ns (44.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.590     1.502    design_1_i/controller_0/U0/clk
    SLICE_X40Y34         FDRE                                         r  design_1_i/controller_0/U0/score1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  design_1_i/controller_0/U0/score1_reg[2]/Q
                         net (fo=3, routed)           0.148     1.791    design_1_i/controller_0/U0/score1_reg__0[2]
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.045     1.836 r  design_1_i/controller_0/U0/score[2]_i_1/O
                         net (fo=1, routed)           0.000     1.836    design_1_i/controller_0/U0/score[2]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  design_1_i/controller_0/U0/score_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.857     2.016    design_1_i/controller_0/U0/clk
    SLICE_X41Y34         FDRE                                         r  design_1_i/controller_0/U0/score_reg[2]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.092     1.607    design_1_i/controller_0/U0/score_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/clock_div_25_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clock_div_25_0/U0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.592     1.504    design_1_i/clock_div_25_0/U0/clock
    SLICE_X37Y46         FDRE                                         r  design_1_i/clock_div_25_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  design_1_i/clock_div_25_0/U0/count_reg[1]/Q
                         net (fo=2, routed)           0.156     1.801    design_1_i/clock_div_25_0/U0/count[1]
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.042     1.843 r  design_1_i/clock_div_25_0/U0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.843    design_1_i/clock_div_25_0/U0/count[2]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  design_1_i/clock_div_25_0/U0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.861     2.020    design_1_i/clock_div_25_0/U0/clock
    SLICE_X37Y46         FDRE                                         r  design_1_i/clock_div_25_0/U0/count_reg[2]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107     1.611    design_1_i/clock_div_25_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y46    design_1_i/clock_div_25_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y46    design_1_i/clock_div_25_0/U0/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y46    design_1_i/clock_div_25_0/U0/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y46    design_1_i/clock_div_25_0/U0/div_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y46    design_1_i/controller_0/U0/ball_up_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y37    design_1_i/controller_0/U0/g_sig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X28Y44    design_1_i/controller_0/U0/paddle1_y_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X28Y44    design_1_i/controller_0/U0/paddle1_y_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X28Y44    design_1_i/controller_0/U0/paddle1_y_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y37    design_1_i/controller_0/U0/g_sig_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y35    design_1_i/controller_0/U0/paddle2_y_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y35    design_1_i/controller_0/U0/paddle2_y_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X16Y33    design_1_i/debounce_0/U0/count_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X16Y33    design_1_i/debounce_0/U0/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y29    design_1_i/debounce_1/U0/buttreg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y26    design_1_i/debounce_3/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y26    design_1_i/debounce_3/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y27    design_1_i/debounce_3/U0/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y27    design_1_i/debounce_3/U0/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y46    design_1_i/clock_div_25_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y46    design_1_i/clock_div_25_0/U0/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y46    design_1_i/clock_div_25_0/U0/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y46    design_1_i/clock_div_25_0/U0/div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y46    design_1_i/controller_0/U0/ball_up_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y37    design_1_i/controller_0/U0/g_sig_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y44    design_1_i/controller_0/U0/paddle1_y_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y44    design_1_i/controller_0/U0/paddle1_y_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y44    design_1_i/controller_0/U0/paddle1_y_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y44    design_1_i/controller_0/U0/paddle1_y_reg[28]/C



