CMD:./cmake-build-debug/cbp sample_traces/compress/compress_7_trace.gz

=================== Predictor constants ===================
K = 17
DEFAULT_SIZE = 131072
N_TABLES = 8
T_GHR_LEN = { 5, 9, 15, 25, 44, 76, 130, 260 }
GHR_LEN = 260
TAG_LEN_S = { 6, 7, 9, 11, 11, 11, 11, 12IDX_LEN_S = { 
, 
, , , , , 
,  }
RESET_INTERVAL = 262144

TOT_SIZE = 183 Kilo Bytes (192 MAX)
=================== =================== ===================

5000000 instrs 
10000000 instrs 
15000000 instrs 
20000000 instrs 
25000000 instrs 
30000000 instrs 
35000000 instrs 
40000000 instrs 
45000000 instrs 
50000000 instrs 
55000000 instrs 
60000000 instrs 
65000000 instrs 
70000000 instrs 
75000000 instrs 
80000000 instrs 
85000000 instrs 
90000000 instrs 
95000000 instrs 
100000000 instrs 
105000000 instrs 
110000000 instrs 
115000000 instrs 
120000000 instrs 
125000000 instrs 
130000000 instrs 
EOF
Table[0]
	 occupation: 1005 / 1024
	 total predictions: 1297928
Table[1]
	 occupation: 6551 / 8192
	 total predictions: 2075646
Table[2]
	 occupation: 14527 / 16384
	 total predictions: 1698527
Table[3]
	 occupation: 16351 / 16384
	 total predictions: 1009790
Table[4]
	 occupation: 16379 / 16384
	 total predictions: 277991
Table[5]
	 occupation: 16376 / 16384
	 total predictions: 64858
Table[6]
	 occupation: 7419 / 8192
	 total predictions: 77333
Table[7]
	 occupation: 2033 / 2048
	 total predictions: 592504
WINDOW_SIZE = 1024
FETCH_WIDTH = 16
FETCH_NUM_BRANCH = 16
FETCH_STOP_AT_INDIRECT = 1
FETCH_STOP_AT_TAKEN = 1
FETCH_MODEL_ICACHE = 1
PERFECT_BRANCH_PRED = 0
PERFECT_INDIRECT_PRED = 1
PIPELINE_FILL_LATENCY = 10
NUM_LDST_LANES = 8
NUM_ALU_LANES = 16
MEMORY HIERARCHY CONFIGURATION---------------------
STRIDE Prefetcher = 1
PERFECT_CACHE = 0
WRITE_ALLOCATE = 1
Within-pipeline factors:
	AGEN latency = 1 cycle
	Store Queue (SQ): SQ size = window size, oracle memory disambiguation, store-load forwarding = 1 cycle after store's or load's agen.
	* Note: A store searches the L1$ at commit. The store is released
	* from the SQ and window, whether it hits or misses. Store misses
	* are buffered until the block is allocated and the store is
	* performed in the L1$. While buffered, conflicting loads get
	* the store's data as they would from the SQ.
I$: 128 KB, 8-way set-assoc., 64B block size
L1$: 128 KB, 8-way set-assoc., 64B block size, 3-cycle search latency
L2$: 4 MB, 8-way set-assoc., 64B block size, 12-cycle search latency
L3$: 32 MB, 16-way set-assoc., 128B block size, 50-cycle search latency
Main Memory: 150-cycle fixed search time
---------------------------STORE QUEUE MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)---------------------------
Number of loads: 27831304
Number of loads that miss in SQ: 24922611 (89.55%)
Number of PFs issued to the memory system 3178356
---------------------------------------------------------------------------------------------------------------------------------------
------------------------MEMORY HIERARCHY MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------
I$:
	accesses   = 143423550
	misses     = 3741
	miss ratio = 0.00%
	pf accesses   = 0
	pf misses     = 0
	pf miss ratio = nan%
L1$:
	accesses   = 46731303
	misses     = 1559883
	miss ratio = 3.34%
	pf accesses   = 3178356
	pf misses     = 265300
	pf miss ratio = 8.35%
L2$:
	accesses   = 1563624
	misses     = 431352
	miss ratio = 27.59%
	pf accesses   = 265300
	pf misses     = 7147
	pf miss ratio = 2.69%
L3$:
	accesses   = 431352
	misses     = 153089
	miss ratio = 35.49%
	pf accesses   = 7147
	pf misses     = 1673
	pf miss ratio = 23.41%
---------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------Prefetcher (Full Simulation i.e. No Warmup)----------------------------------------------
Num Trainings :27831304
Num Prefetches generated :3409137
Num Prefetches issued :9440666
Num Prefetches filtered by PF queue :1636985
Num untimely prefetches dropped from PF queue :230781
Num prefetches not issued LDST contention :6262310
Num prefetches not issued stride 0 :7453234
---------------------------------------------------------------------------------------------------------------------------------------

-------------------------------ILP LIMIT STUDY (Full Simulation i.e. Counts Not Reset When Warmup Ends)--------------------------------
instructions = 130000052
cycles       = 31598974
CycWP        = 15540798
IPC          = 4.1141

---------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)----------------------------------------------
Type                   NumBr     MispBr        mr     mpki
CondDirect         15042451     916171   6.0906%   7.0475
JumpDirect          1776967          0   0.0000%   0.0000
JumpIndirect          80975          0   0.0000%   0.0000
JumpReturn           451415          0   0.0000%   0.0000
Not control       126071742          0   0.0000%   0.0000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 10M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    10000052      2129415   4.6961    1156351      48288   0.5430       0.0227   4.1759%   4.8288     938534    19.4362    93.8529
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 25M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    25000052      5504114   4.5421    2901507     137873   0.5272       0.0250   4.7518%   5.5149    2531526    18.3613   101.2608
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (50 Perc instructions)---------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    65000052     15027262   4.3255    7447474     395762   0.4956       0.0263   5.3140%   6.0886    6953687    17.5704   106.9797
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
   130000052     31598974   4.1141   15042451     916171   0.4760       0.0290   6.0906%   7.0475   15540798    16.9628   119.5446
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Read 130000052 instrs 

ExecTime = 5135.750789165497
