Release 7.1i - xst H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.19 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.19 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: i2c_master_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "i2c_master_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "i2c_master_top"
Output Format                      : NGC
Target Device                      : xc3s2000-4-fg676

---- Source Options
Top Module Name                    : i2c_master_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : i2c_master_top.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "i2c_master_bit_ctrl.v"
Compiling verilog include file "i2c_master_defines.v"
Module <i2c_master_bit_ctrl> compiled
Compiling verilog file "i2c_master_byte_ctrl.v"
Compiling verilog include file "i2c_master_defines.v"
Module <i2c_master_byte_ctrl> compiled
Compiling verilog file "i2c_master_top.v"
Compiling verilog include file "timescale.v"
Compiling verilog include file "i2c_master_defines.v"
Module <i2c_master_top> compiled
No errors in compilation
Analysis of file <"i2c_master_top.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <i2c_master_top>.
	ARST_LVL = <u>0
WARNING:Xst:916 - "i2c_master_top.v" line 100: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_top.v" line 121: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_top.v" line 122: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_top.v" line 123: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_top.v" line 127: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <i2c_master_top> is correct for synthesis.
 
Analyzing module <i2c_master_byte_ctrl>.
	ST_IDLE = <u>00000
	ST_START = <u>00001
	ST_READ = <u>00010
	ST_WRITE = <u>00100
	ST_ACK = <u>01000
	ST_STOP = <u>10000
WARNING:Xst:916 - "i2c_master_byte_ctrl.v" line 109: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_byte_ctrl.v" line 111: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_byte_ctrl.v" line 113: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_byte_ctrl.v" line 115: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_byte_ctrl.v" line 120: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <i2c_master_byte_ctrl> is correct for synthesis.
 
Analyzing module <i2c_master_bit_ctrl>.
	idle = <u>00000000000000000
	start_a = <u>00000000000000001
	start_b = <u>00000000000000010
	start_c = <u>00000000000000100
	start_d = <u>00000000000001000
	start_e = <u>00000000000010000
	stop_a = <u>00000000000100000
	stop_b = <u>00000000001000000
	stop_c = <u>00000000010000000
	stop_d = <u>00000000100000000
	rd_a = <u>00000001000000000
	rd_b = <u>00000010000000000
	rd_c = <u>00000100000000000
	rd_d = <u>00001000000000000
	wr_a = <u>00010000000000000
	wr_b = <u>00100000000000000
	wr_c = <u>01000000000000000
	wr_d = <u>10000000000000000
WARNING:Xst:916 - "i2c_master_bit_ctrl.v" line 104: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_bit_ctrl.v" line 113: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_bit_ctrl.v" line 114: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_bit_ctrl.v" line 118: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_bit_ctrl.v" line 119: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <i2c_master_bit_ctrl> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <i2c_master_bit_ctrl>.
    Related source file is "i2c_master_bit_ctrl.v".
    Found finite state machine <FSM_0> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 50                                             |
    | Inputs             | 6                                              |
    | Outputs            | 19                                             |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | $n0001 (positive)                              |
    | Reset              | nReset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000000000000                              |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sda_oen>.
    Found 1-bit register for signal <al>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <scl_oen>.
    Found 1-bit register for signal <dout>.
    Found 16-bit 4-to-1 multiplexer for signal <$n0025>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0038>.
    Found 16-bit subtractor for signal <$n0042> created at line 134.
    Found 1-bit register for signal <clk_en>.
    Found 1-bit register for signal <cmd_stop>.
    Found 16-bit register for signal <cnt>.
    Found 1-bit register for signal <dcmd_stop>.
    Found 1-bit register for signal <dSCL>.
    Found 1-bit register for signal <dscl_oen>.
    Found 1-bit register for signal <dSDA>.
    Found 1-bit register for signal <sda_chk>.
    Found 1-bit register for signal <sSCL>.
    Found 1-bit register for signal <sSDA>.
    Found 1-bit register for signal <sta_condition>.
    Found 1-bit register for signal <sto_condition>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  17 Multiplexer(s).
Unit <i2c_master_bit_ctrl> synthesized.


Synthesizing Unit <i2c_master_byte_ctrl>.
    Related source file is "i2c_master_byte_ctrl.v".
    Found finite state machine <FSM_1> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 31                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | nReset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <ack_out>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0007>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0008>.
    Found 3-bit subtractor for signal <$n0016> created at line 126.
    Found 4-bit register for signal <core_cmd>.
    Found 1-bit register for signal <core_txd>.
    Found 3-bit register for signal <dcnt>.
    Found 1-bit register for signal <ld>.
    Found 1-bit register for signal <shift>.
    Found 8-bit register for signal <sr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  11 Multiplexer(s).
Unit <i2c_master_byte_ctrl> synthesized.


Synthesizing Unit <i2c_master_top>.
    Related source file is "i2c_master_top.v".
    Found 8-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <wb_inta_o>.
    Found 1-bit register for signal <wb_ack_o>.
    Found 8-bit 8-to-1 multiplexer for signal <$n0003> created at line 105.
    Found 1-bit 4-to-1 multiplexer for signal <$n0016>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0017>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0018>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0019>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0023>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0024>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0025>.
    Found 1-bit register for signal <al>.
    Found 8-bit register for signal <cr>.
    Found 8-bit register for signal <ctr>.
    Found 1-bit register for signal <irq_flag>.
    Found 16-bit register for signal <prer>.
    Found 1-bit register for signal <rxack>.
    Found 1-bit register for signal <tip>.
    Found 8-bit register for signal <txr>.
    Summary:
	inferred  54 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
Unit <i2c_master_top> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <FSM_1> on signal <c_state[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000001
 00001 | 000010
 00010 | 000100
 00100 | 001000
 01000 | 100000
 10000 | 010000
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <c_state[1:19]> with speed1 encoding.
------------------------------------------
 State             | Encoding
------------------------------------------
 00000000000000000 | 0100000000000000000
 00000000000000001 | 0010000000000000000
 00000000000000010 | 0000001000000000000
 00000000000000100 | 0000000100000000000
 00000000000001000 | 0000000010000000000
 00000000000010000 | 1000000001000000000
 00000000000100000 | 0001000000000000000
 00000000001000000 | 0000000000100000000
 00000000010000000 | 0000000000010000000
 00000000100000000 | 1000000000001000000
 00000001000000000 | 0000010000000000000
 00000010000000000 | 0000000000000100000
 00000100000000000 | 0000000000000010000
 00001000000000000 | 1000000000000001000
 00010000000000000 | 0000100000000000000
 00100000000000000 | 0000000000000000100
 01000000000000000 | 0000000000000000010
 10000000000000000 | 1000000000000000001
------------------------------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 2
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 3-bit subtractor                  : 1
# Registers                        : 84
 1-bit register                    : 77
 16-bit register                   : 1
 3-bit register                    : 1
 4-bit register                    : 1
 8-bit register                    : 4
# Multiplexers                     : 12
 1-bit 4-to-1 multiplexer          : 8
 16-bit 4-to-1 multiplexer         : 1
 3-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 1
 8-bit 8-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <i2c_master_top> ...

Optimizing unit <i2c_master_bit_ctrl> ...

Optimizing unit <i2c_master_byte_ctrl> ...
Loading device for application Rf_Device from file '3s2000.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block i2c_master_top, actual ratio is 0.
FlipFlop byte_controller/bit_controller/al has been replicated 1 time(s)
FlipFlop wb_ack_o has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : i2c_master_top.ngr
Top Level Output File Name         : i2c_master_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 33

Macro Statistics :
# Registers                        : 59
#      1-bit register              : 52
#      16-bit register             : 1
#      3-bit register              : 1
#      4-bit register              : 1
#      8-bit register              : 4
# Multiplexers                     : 12
#      1-bit 4-to-1 multiplexer    : 8
#      16-bit 4-to-1 multiplexer   : 1
#      3-bit 4-to-1 multiplexer    : 1
#      8-bit 4-to-1 multiplexer    : 1
#      8-bit 8-to-1 multiplexer    : 1
# Adders/Subtractors               : 1
#      16-bit subtractor           : 1

Cell Usage :
# BELS                             : 297
#      GND                         : 1
#      INV                         : 16
#      LUT1_L                      : 1
#      LUT2                        : 49
#      LUT2_D                      : 2
#      LUT2_L                      : 3
#      LUT3                        : 58
#      LUT3_D                      : 2
#      LUT3_L                      : 4
#      LUT4                        : 66
#      LUT4_D                      : 5
#      LUT4_L                      : 40
#      MUXCY                       : 15
#      MUXF5                       : 13
#      MUXF6                       : 5
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 134
#      FD                          : 4
#      FDC                         : 26
#      FDCE                        : 71
#      FDE                         : 1
#      FDP                         : 6
#      FDPE                        : 19
#      FDR                         : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 18
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s2000fg676-4 

 Number of Slices:                     141  out of  20480     0%  
 Number of Slice Flip Flops:           134  out of  40960     0%  
 Number of 4 input LUTs:               230  out of  40960     0%  
 Number of bonded IOBs:                 33  out of    489     6%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
wb_clk_i                           | BUFGP                  | 134   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.801ns (Maximum Frequency: 128.189MHz)
   Minimum input arrival time before clock: 7.605ns
   Maximum output required time after clock: 7.281ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'wb_clk_i'
  Clock period: 7.801ns (frequency: 128.189MHz)
  Total number of paths / destination ports: 1336 / 151
-------------------------------------------------------------------------
Delay:               7.801ns (Levels of Logic = 4)
  Source:            byte_controller/bit_controller/cnt_3 (FF)
  Destination:       byte_controller/bit_controller/cnt_11 (FF)
  Source Clock:      wb_clk_i rising
  Destination Clock: wb_clk_i rising

  Data Path: byte_controller/bit_controller/cnt_3 to byte_controller/bit_controller/cnt_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.720   1.216  byte_controller/bit_controller/cnt_3 (byte_controller/bit_controller/cnt_3)
     LUT4:I0->O            1   0.551   0.827  byte_controller/bit_controller/_n004762 (CHOICE1178)
     LUT4:I3->O            1   0.551   0.869  byte_controller/bit_controller/_n004766 (CHOICE1179)
     LUT4_D:I2->LO         1   0.551   0.126  byte_controller/bit_controller/_n004794 (N508)
     LUT4:I3->O           16   0.551   1.237  byte_controller/bit_controller/_n00581 (byte_controller/bit_controller/_n0058)
     FDCE:CE                   0.602          byte_controller/bit_controller/cnt_0
    ----------------------------------------
    Total                      7.801ns (3.526ns logic, 4.275ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'wb_clk_i'
  Total number of paths / destination ports: 584 / 222
-------------------------------------------------------------------------
Offset:              7.605ns (Levels of Logic = 4)
  Source:            wb_we_i (PAD)
  Destination:       cr_7 (FF)
  Destination Clock: wb_clk_i rising

  Data Path: wb_we_i to cr_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.821   1.463  wb_we_i_IBUF (wb_we_i_IBUF)
     LUT3:I0->O            3   0.551   1.246  Ker01 (N0)
     LUT3:I0->O            2   0.551   0.903  _n00891 (_n0089)
     LUT4:I3->O            4   0.551   0.917  _n00841 (_n0084)
     FDCE:CE                   0.602          cr_6
    ----------------------------------------
    Total                      7.605ns (3.076ns logic, 4.529ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'wb_clk_i'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              7.281ns (Levels of Logic = 1)
  Source:            byte_controller/bit_controller/sda_oen (FF)
  Destination:       sda_padoen_o (PAD)
  Source Clock:      wb_clk_i rising

  Data Path: byte_controller/bit_controller/sda_oen to sda_padoen_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             4   0.720   0.917  byte_controller/bit_controller/sda_oen (byte_controller/bit_controller/sda_oen)
     OBUF:I->O                 5.644          sda_padoen_o_OBUF (sda_padoen_o)
    ----------------------------------------
    Total                      7.281ns (6.364ns logic, 0.917ns route)
                                       (87.4% logic, 12.6% route)

=========================================================================
CPU : 5.82 / 6.04 s | Elapsed : 6.00 / 6.00 s
 
--> 

Total memory usage is 167568 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    0 (   0 filtered)

