

================================================================
== Vitis HLS Report for 'xFApplyMask3x3_3_s'
================================================================
* Date:           Thu Mar 25 14:57:15 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        cornerTracker
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 3.392 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 26.668 ns | 26.668 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_i22_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i22"   --->   Operation 6 'read' 'p_i22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_i21_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i21"   --->   Operation 7 'read' 'p_i21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_i20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i20"   --->   Operation 8 'read' 'p_i20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_i12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i12"   --->   Operation 9 'read' 'p_i12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_i11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i11"   --->   Operation 10 'read' 'p_i11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_i10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i10"   --->   Operation 11 'read' 'p_i10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_i02_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i02"   --->   Operation 12 'read' 'p_i02_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_i01_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i01"   --->   Operation 13 'read' 'p_i01_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_i00_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i00"   --->   Operation 14 'read' 'p_i00_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i16 %p_i00_read"   --->   Operation 15 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i16 %p_i02_read"   --->   Operation 16 'sext' 'sext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.85ns)   --->   "%add_ln1350 = add i17 %sext_ln215_1, i17 %sext_ln215"   --->   Operation 17 'add' 'add_ln1350' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln215_2 = sext i16 %p_i20_read"   --->   Operation 18 'sext' 'sext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln215_3 = sext i16 %p_i22_read"   --->   Operation 19 'sext' 'sext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.85ns)   --->   "%add_ln1350_1 = add i17 %sext_ln215_3, i17 %sext_ln215_2"   --->   Operation 20 'add' 'add_ln1350_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln215_4 = sext i16 %p_i01_read"   --->   Operation 21 'sext' 'sext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln215_5 = sext i16 %p_i10_read"   --->   Operation 22 'sext' 'sext_ln215_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.85ns)   --->   "%add_ln1350_2 = add i17 %sext_ln215_5, i17 %sext_ln215_4"   --->   Operation 23 'add' 'add_ln1350_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln215_6 = sext i16 %p_i12_read"   --->   Operation 24 'sext' 'sext_ln215_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln215_7 = sext i16 %p_i21_read"   --->   Operation 25 'sext' 'sext_ln215_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.85ns)   --->   "%add_ln1350_3 = add i17 %sext_ln215_7, i17 %sext_ln215_6"   --->   Operation 26 'add' 'add_ln1350_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i17 %add_ln1350"   --->   Operation 27 'sext' 'sext_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln69_1 = sext i17 %add_ln1350_1"   --->   Operation 28 'sext' 'sext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.86ns)   --->   "%add_ln69 = add i18 %sext_ln69_1, i18 %sext_ln69"   --->   Operation 29 'add' 'add_ln69' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln69_2 = sext i17 %add_ln1350_2"   --->   Operation 30 'sext' 'sext_ln69_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln69_3 = sext i17 %add_ln1350_3"   --->   Operation 31 'sext' 'sext_ln69_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.86ns)   --->   "%add_ln69_1 = add i18 %sext_ln69_3, i18 %sext_ln69_2"   --->   Operation 32 'add' 'add_ln69_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln215_8 = sext i18 %add_ln69"   --->   Operation 33 'sext' 'sext_ln215_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln215_9 = sext i18 %add_ln69_1"   --->   Operation 34 'sext' 'sext_ln215_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.87ns)   --->   "%add_ln1350_4 = add i19 %sext_ln215_9, i19 %sext_ln215_8"   --->   Operation 35 'add' 'add_ln1350_4' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.39>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln215_10 = sext i19 %add_ln1350_4"   --->   Operation 36 'sext' 'sext_ln215_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln215_11 = sext i16 %p_i11_read"   --->   Operation 37 'sext' 'sext_ln215_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.39ns) (grouped into DSP with root node mul_ln1501)   --->   "%add_ln1350_5 = add i20 %sext_ln215_10, i20 %sext_ln215_11"   --->   Operation 38 'add' 'add_ln1350_5' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1501)   --->   "%sext_ln1501 = sext i20 %add_ln1350_5"   --->   Operation 39 'sext' 'sext_ln1501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln1501 = mul i31 %sext_ln1501, i31"   --->   Operation 40 'mul' 'mul_ln1501' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 41 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln1501 = mul i31 %sext_ln1501, i31"   --->   Operation 41 'mul' 'mul_ln1501' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 42 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln1501 = mul i31 %sext_ln1501, i31"   --->   Operation 42 'mul' 'mul_ln1501' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 43 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1501 = mul i31 %sext_ln1501, i31"   --->   Operation 43 'mul' 'mul_ln1501' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%res_V = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln1501, i32, i32"   --->   Operation 44 'partselect' 'res_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln75 = ret i16 %res_V" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_box_filter.hpp:75]   --->   Operation 45 'ret' 'ret_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_i00]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_i01]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_i02]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_i10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_i11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_i12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_i20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_i21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_i22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_i22_read    (read      ) [ 000000]
p_i21_read    (read      ) [ 000000]
p_i20_read    (read      ) [ 000000]
p_i12_read    (read      ) [ 000000]
p_i11_read    (read      ) [ 011000]
p_i10_read    (read      ) [ 000000]
p_i02_read    (read      ) [ 000000]
p_i01_read    (read      ) [ 000000]
p_i00_read    (read      ) [ 000000]
sext_ln215    (sext      ) [ 000000]
sext_ln215_1  (sext      ) [ 000000]
add_ln1350    (add       ) [ 000000]
sext_ln215_2  (sext      ) [ 000000]
sext_ln215_3  (sext      ) [ 000000]
add_ln1350_1  (add       ) [ 000000]
sext_ln215_4  (sext      ) [ 000000]
sext_ln215_5  (sext      ) [ 000000]
add_ln1350_2  (add       ) [ 000000]
sext_ln215_6  (sext      ) [ 000000]
sext_ln215_7  (sext      ) [ 000000]
add_ln1350_3  (add       ) [ 000000]
sext_ln69     (sext      ) [ 000000]
sext_ln69_1   (sext      ) [ 000000]
add_ln69      (add       ) [ 000000]
sext_ln69_2   (sext      ) [ 000000]
sext_ln69_3   (sext      ) [ 000000]
add_ln69_1    (add       ) [ 000000]
sext_ln215_8  (sext      ) [ 000000]
sext_ln215_9  (sext      ) [ 000000]
add_ln1350_4  (add       ) [ 011000]
sext_ln215_10 (sext      ) [ 000000]
sext_ln215_11 (sext      ) [ 000000]
add_ln1350_5  (add       ) [ 000000]
sext_ln1501   (sext      ) [ 010111]
mul_ln1501    (mul       ) [ 000000]
res_V         (partselect) [ 000000]
ret_ln75      (ret       ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_i00">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i00"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_i01">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i01"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_i02">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i02"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_i10">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_i11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i11"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_i12">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_i20">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i20"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_i21">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i21"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_i22">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i22"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="p_i22_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="16" slack="0"/>
<pin id="30" dir="0" index="1" bw="16" slack="0"/>
<pin id="31" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i22_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="p_i21_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="16" slack="0"/>
<pin id="36" dir="0" index="1" bw="16" slack="0"/>
<pin id="37" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i21_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="p_i20_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i20_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="p_i12_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i12_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_i11_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i11_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_i10_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i10_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_i02_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i02_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_i01_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i01_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_i00_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i00_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sext_ln215_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sext_ln215_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="add_ln1350_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1350/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sext_ln215_2_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sext_ln215_3_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_3/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add_ln1350_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1350_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sext_ln215_4_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_4/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sext_ln215_5_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_5/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add_ln1350_2_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1350_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sext_ln215_6_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_6/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="sext_ln215_7_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_7/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln1350_3_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1350_3/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sext_ln69_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="17" slack="0"/>
<pin id="140" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sext_ln69_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="17" slack="0"/>
<pin id="144" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln69_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="17" slack="0"/>
<pin id="148" dir="0" index="1" bw="17" slack="0"/>
<pin id="149" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sext_ln69_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="17" slack="0"/>
<pin id="154" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_2/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sext_ln69_3_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="17" slack="0"/>
<pin id="158" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_3/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln69_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="17" slack="0"/>
<pin id="162" dir="0" index="1" bw="17" slack="0"/>
<pin id="163" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="sext_ln215_8_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="18" slack="0"/>
<pin id="168" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_8/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sext_ln215_9_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="18" slack="0"/>
<pin id="172" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_9/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln1350_4_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="18" slack="0"/>
<pin id="176" dir="0" index="1" bw="18" slack="0"/>
<pin id="177" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1350_4/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sext_ln215_10_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="19" slack="1"/>
<pin id="182" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_10/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="sext_ln215_11_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="1"/>
<pin id="185" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_11/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="res_V_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="31" slack="0"/>
<pin id="189" dir="0" index="2" bw="5" slack="0"/>
<pin id="190" dir="0" index="3" bw="6" slack="0"/>
<pin id="191" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_V/5 "/>
</bind>
</comp>

<comp id="195" class="1007" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="19" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="0" index="2" bw="31" slack="0"/>
<pin id="199" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="add_ln1350_5/2 sext_ln1501/2 mul_ln1501/2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="p_i11_read_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="1"/>
<pin id="206" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_i11_read "/>
</bind>
</comp>

<comp id="209" class="1005" name="add_ln1350_4_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="19" slack="1"/>
<pin id="211" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1350_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="18" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="16" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="18" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="14" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="18" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="12" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="10" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="85"><net_src comp="76" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="64" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="82" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="40" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="28" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="96" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="70" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="58" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="110" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="46" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="34" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="124" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="90" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="104" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="138" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="118" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="132" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="152" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="146" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="160" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="166" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="200"><net_src comp="180" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="183" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="203"><net_src comp="195" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="207"><net_src comp="52" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="212"><net_src comp="174" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="180" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: xFApplyMask3x3<3> : p_i00 | {1 }
	Port: xFApplyMask3x3<3> : p_i01 | {1 }
	Port: xFApplyMask3x3<3> : p_i02 | {1 }
	Port: xFApplyMask3x3<3> : p_i10 | {1 }
	Port: xFApplyMask3x3<3> : p_i11 | {1 }
	Port: xFApplyMask3x3<3> : p_i12 | {1 }
	Port: xFApplyMask3x3<3> : p_i20 | {1 }
	Port: xFApplyMask3x3<3> : p_i21 | {1 }
	Port: xFApplyMask3x3<3> : p_i22 | {1 }
  - Chain level:
	State 1
		add_ln1350 : 1
		add_ln1350_1 : 1
		add_ln1350_2 : 1
		add_ln1350_3 : 1
		sext_ln69 : 2
		sext_ln69_1 : 2
		add_ln69 : 3
		sext_ln69_2 : 2
		sext_ln69_3 : 2
		add_ln69_1 : 3
		sext_ln215_8 : 4
		sext_ln215_9 : 4
		add_ln1350_4 : 5
	State 2
		add_ln1350_5 : 1
		sext_ln1501 : 2
		mul_ln1501 : 3
	State 3
	State 4
	State 5
		res_V : 1
		ret_ln75 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln1350_fu_90   |    0    |    0    |    23   |
|          |  add_ln1350_1_fu_104  |    0    |    0    |    23   |
|          |  add_ln1350_2_fu_118  |    0    |    0    |    23   |
|    add   |  add_ln1350_3_fu_132  |    0    |    0    |    23   |
|          |    add_ln69_fu_146    |    0    |    0    |    24   |
|          |   add_ln69_1_fu_160   |    0    |    0    |    24   |
|          |  add_ln1350_4_fu_174  |    0    |    0    |    25   |
|----------|-----------------------|---------|---------|---------|
|  addmul  |       grp_fu_195      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          | p_i22_read_read_fu_28 |    0    |    0    |    0    |
|          | p_i21_read_read_fu_34 |    0    |    0    |    0    |
|          | p_i20_read_read_fu_40 |    0    |    0    |    0    |
|          | p_i12_read_read_fu_46 |    0    |    0    |    0    |
|   read   | p_i11_read_read_fu_52 |    0    |    0    |    0    |
|          | p_i10_read_read_fu_58 |    0    |    0    |    0    |
|          | p_i02_read_read_fu_64 |    0    |    0    |    0    |
|          | p_i01_read_read_fu_70 |    0    |    0    |    0    |
|          | p_i00_read_read_fu_76 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    sext_ln215_fu_82   |    0    |    0    |    0    |
|          |   sext_ln215_1_fu_86  |    0    |    0    |    0    |
|          |   sext_ln215_2_fu_96  |    0    |    0    |    0    |
|          |  sext_ln215_3_fu_100  |    0    |    0    |    0    |
|          |  sext_ln215_4_fu_110  |    0    |    0    |    0    |
|          |  sext_ln215_5_fu_114  |    0    |    0    |    0    |
|          |  sext_ln215_6_fu_124  |    0    |    0    |    0    |
|   sext   |  sext_ln215_7_fu_128  |    0    |    0    |    0    |
|          |    sext_ln69_fu_138   |    0    |    0    |    0    |
|          |   sext_ln69_1_fu_142  |    0    |    0    |    0    |
|          |   sext_ln69_2_fu_152  |    0    |    0    |    0    |
|          |   sext_ln69_3_fu_156  |    0    |    0    |    0    |
|          |  sext_ln215_8_fu_166  |    0    |    0    |    0    |
|          |  sext_ln215_9_fu_170  |    0    |    0    |    0    |
|          |  sext_ln215_10_fu_180 |    0    |    0    |    0    |
|          |  sext_ln215_11_fu_183 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|      res_V_fu_186     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |   165   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|add_ln1350_4_reg_209|   19   |
| p_i11_read_reg_204 |   16   |
+--------------------+--------+
|        Total       |   35   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   165  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   35   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   35   |   165  |
+-----------+--------+--------+--------+
