// Seed: 719337581
module module_0;
  wire id_1;
  logic [1 'b0 : -1] id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_16 = 32'd37,
    parameter id_2  = 32'd98,
    parameter id_20 = 32'd24,
    parameter id_25 = 32'd15,
    parameter id_8  = 32'd70
) (
    output wire id_0,
    output supply0 id_1,
    input supply0 _id_2,
    input supply1 id_3,
    input wor id_4,
    input tri0 id_5,
    input uwire id_6,
    output wand id_7,
    input tri1 _id_8,
    output supply0 id_9,
    input tri0 id_10,
    input wor id_11,
    output wire id_12,
    input supply1 id_13,
    output supply1 id_14,
    input wire id_15,
    input uwire _id_16,
    input uwire id_17,
    output tri id_18,
    input tri id_19,
    input tri0 _id_20
);
  wire [1  ==  id_16 : id_8] id_22;
  assign id_14 = -1;
  logic id_23;
  ;
  wire [-1 'd0 : -1] id_24;
  localparam id_25 = 1, id_26 = 1;
  wire [id_20 : id_2] id_27;
  assign {id_6, id_25, 1 == 1'h0, -1} = -1;
  defparam id_25.id_25 = id_25;
  logic id_28;
  module_0 modCall_1 ();
  assign id_14 = id_17;
  wire id_29;
endmodule
