$date
	Sat Oct  1 16:24:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module d511_tb $end
$var wire 8 ! y [7:0] $end
$var reg 2 " w [1:0] $end
$scope module d2to4 $end
$var wire 3 # w [2:0] $end
$var wire 8 $ y [7:0] $end
$scope module s1 $end
$var wire 2 % en [1:0] $end
$var wire 2 & w [1:0] $end
$var reg 4 ' y [3:0] $end
$upscope $end
$scope module s2 $end
$var wire 2 ( en [1:0] $end
$var wire 2 ) w [1:0] $end
$var reg 4 * y [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
b0 (
b0 '
b1 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#20
b10 '
b10010 !
b10010 $
b1 *
b1 %
b1 (
b1 #
b1 "
#40
b10 %
b10 (
b10 #
b10 "
#60
b11 %
b11 (
b11 #
b11 "
#80
b0 '
b0 !
b0 $
b0 *
b0 %
b0 (
b0 #
b0 "
#100
b10 '
b10010 !
b10010 $
b1 *
b1 %
b1 (
b1 #
b1 "
#120
b10 %
b10 (
b10 #
b10 "
#140
b11 %
b11 (
b11 #
b11 "
#160
