xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../vivado_ad7982_cmodA7_35.gen/sources_1/ip/ila_1/hdl/verilog"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../vivado_ad7982_cmodA7_35.gen/sources_1/ip/ila_1/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../vivado_ad7982_cmodA7_35.gen/sources_1/ip/ila_1/hdl/verilog"
ila_1.vhd,vhdl,xil_defaultlib,../../../../vivado_ad7982_cmodA7_35.gen/sources_1/ip/ila_1/sim/ila_1.vhd,incdir="../../../../vivado_ad7982_cmodA7_35.gen/sources_1/ip/ila_1/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
