{
  "name": "core_arch::x86::avx512f::_mm512_zextsi256_si512",
  "safe": false,
  "callees": {
    "core_arch::x86::avx::_mm256_setzero_si256": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns vector of type __m256i with all elements set to zero.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_setzero_si256)\n",
      "adt": {
        "core_arch::x86::__m256i": "Constructor"
      }
    },
    "intrinsics::simd::simd_shuffle": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles two vectors by const indices.\n\n `T` must be a vector.\n\n `U` must be a **const** vector of `u32`s. This means it must either refer to a named\n const or be given as an inline const expression (`const { ... }`).\n\n `V` must be a vector with the same element type as `T` and the same length as `U`.\n\n Returns a new vector such that element `i` is selected from `xy[idx[i]]`, where `xy`\n is the concatenation of `x` and `y`. It is a compile-time error if `idx[i]` is out-of-bounds\n of `xy`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256i": [
      "Plain"
    ],
    "core_arch::x86::__m512i": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512f::_mm512_zextsi256_si512"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:26885:1: 26887:2",
  "src": "pub fn _mm512_zextsi256_si512(a: __m256i) -> __m512i {\n    unsafe { simd_shuffle!(a, _mm256_setzero_si256(), [0, 1, 2, 3, 4, 4, 4, 4]) }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm512_zextsi256_si512(_1: core_arch::x86::__m256i) -> core_arch::x86::__m512i {\n    let mut _0: core_arch::x86::__m512i;\n    let mut _2: core_arch::x86::__m256i;\n    debug a => _1;\n    bb0: {\n        StorageLive(_2);\n        _2 = core_arch::x86::avx::_mm256_setzero_si256() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::x86::__m256i, core_arch::macros::SimdShuffleIdx<8>, core_arch::x86::__m512i>(_1, move _2, core_arch::x86::avx512f::_mm512_zextsi256_si512::{constant#0}) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_2);\n        return;\n    }\n}\n",
  "doc": " Cast vector of type __m256i to type __m512i; the upper 256 bits of the result are zeroed. This intrinsic is only used for compilation and does not generate any instructions, thus it has zero latency.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_zextsi256_si512&expand=6200)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}