/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_memc16_gfx_misc.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/9/08 11:10a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jan  9 08:57:34 2008
 *                 MD5 Checksum         847dc12a9d71c4c68a648bbf19a883e3
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/e0/bchp_memc16_gfx_misc.h $
 * 
 * Hydra_Software_Devel/1   1/9/08 11:10a rpan
 * PR38572: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_MEMC16_GFX_MISC_H__
#define BCHP_MEMC16_GFX_MISC_H__

/***************************************************************************
 *MEMC16_GFX_MISC - MEMC16_GFX MISC Module Registers
 ***************************************************************************/
#define BCHP_MEMC16_GFX_MISC_SOFT_RESET          0x00c0a000 /* MEMC16 layout block Soft Reset */
#define BCHP_MEMC16_GFX_MISC_DDR_PLL_LOCK_STATUS 0x00c0a004 /* DDR PLL lock status register */
#define BCHP_MEMC16_GFX_MISC_DDR_PLL_EXT_CLKSEL  0x00c0a008 /* DDR PLL external clock select register */
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL0_REG       0x00c0a00c /* DDR PLL control register */
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL1_REG       0x00c0a010 /* DDR PLL control register */
#define BCHP_MEMC16_GFX_MISC_PLL_FREQ_CNTL       0x00c0a014 /* DDR PLL frequency control register */
#define BCHP_MEMC16_GFX_MISC_PLL_ADDR_PHASE_CNTRL 0x00c0a018 /* DDR PLL Address phase control register */
#define BCHP_MEMC16_GFX_MISC_PLL_CLK_PHASE_CNTRL 0x00c0a01c /* DDR PLL Clock phase control register */
#define BCHP_MEMC16_GFX_MISC_PLL_EVEN_DQ_PHASE_CNTRL 0x00c0a020 /* DDR PLL Even DQ  phase control register */
#define BCHP_MEMC16_GFX_MISC_PLL_EVEN_DQS_PHASE_CNTRL 0x00c0a024 /* DDR PLL Even DQS  phase control register */
#define BCHP_MEMC16_GFX_MISC_PLL_ODD_DQ_PHASE_CNTRL 0x00c0a028 /* DDR PLL Odd DQ  phase control register */
#define BCHP_MEMC16_GFX_MISC_PLL_ODD_DQS_PHASE_CNTRL 0x00c0a02c /* DDR PLL Odd DQS  phase control register */
#define BCHP_MEMC16_GFX_MISC_PLL_TEST_CNTRL_REG  0x00c0a030 /* DDR PLL test control register */
#define BCHP_MEMC16_GFX_MISC_PLL_VCXO_RANGE_CNTRL 0x00c0a034 /* DDR PLL VCXO range control register */
#define BCHP_MEMC16_GFX_MISC_PLL_CH_VCXO_DELAY_CNTRL 0x00c0a038 /* DDR PLL clock output delay control */
#define BCHP_MEMC16_GFX_MISC_PLL_FREQ_DIVIDER_RESET 0x00c0a03c /* PLL Frequency divider reset register */
#define BCHP_MEMC16_GFX_MISC_PLL_VCXO_RESET      0x00c0a040 /* PLL VCXO reset register */
#define BCHP_MEMC16_GFX_MISC_DISABLE_BYPASS_PLL  0x00c0a044 /* DDR bypass pll mode disable register. */
#define BCHP_MEMC16_GFX_MISC_ANALOG_TEST_MODE_CNTRL 0x00c0a048 /* Analog test mode control register */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_ENABLE 0x00c0a04c /* PVT Compensation Controller enable register */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_OFFSET_CNTRL 0x00c0a050 /* PVT Compensation Controller offset control register */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_PWRDN_EN 0x00c0a054 /* PVT Compensation Controller power down mode register */
#define BCHP_MEMC16_GFX_MISC_PVT_OVER_RIDE_MODE_CNTRL 0x00c0a058 /* PVT Compensation Controller override control register */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS 0x00c0a05c /* PVT Compensation Controller status register */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_SCOMP 0x00c0a060 /* PVT Compensation Controller SCOMP register */
#define BCHP_MEMC16_GFX_MISC_TEST_PORT_DATA      0x00c0a064 /* MEMC16 layout block Test Port Status */
#define BCHP_MEMC16_GFX_MISC_M2MC_MBIST_TM_CNTRL_0 0x00c0a068 /* M2MC MBIST TM Control Register */
#define BCHP_MEMC16_GFX_MISC_M2MC_MBIST_TM_CNTRL_1 0x00c0a06c /* M2MC MBIST TM Control Register */
#define BCHP_MEMC16_GFX_MISC_M2MC_MBIST_TM_CNTRL_2 0x00c0a070 /* M2MC MBIST TM Control Register */
#define BCHP_MEMC16_GFX_MISC_BVN_MFD_MBIST_TM_CNTRL 0x00c0a074 /* BVN_MFD_0/BVN_MFD_1 MBIST TM Control Register */
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL     0x00c0a078 /* MEMC16_0 and MEMC16_1 MBIST TM Control Register */
#define BCHP_MEMC16_GFX_MISC_SCRATCH_0           0x00c0a07c /* Scratch Register */

/***************************************************************************
 *SOFT_RESET - MEMC16 layout block Soft Reset
 ***************************************************************************/
/* MEMC16_GFX_MISC :: SOFT_RESET :: reserved0 [31:08] */
#define BCHP_MEMC16_GFX_MISC_SOFT_RESET_reserved0_MASK             0xffffff00
#define BCHP_MEMC16_GFX_MISC_SOFT_RESET_reserved0_SHIFT            8

/* MEMC16_GFX_MISC :: SOFT_RESET :: MEMC16_2_PFRI [07:07] */
#define BCHP_MEMC16_GFX_MISC_SOFT_RESET_MEMC16_2_PFRI_MASK         0x00000080
#define BCHP_MEMC16_GFX_MISC_SOFT_RESET_MEMC16_2_PFRI_SHIFT        7

/* MEMC16_GFX_MISC :: SOFT_RESET :: MEMC16_2_IOBUF [06:06] */
#define BCHP_MEMC16_GFX_MISC_SOFT_RESET_MEMC16_2_IOBUF_MASK        0x00000040
#define BCHP_MEMC16_GFX_MISC_SOFT_RESET_MEMC16_2_IOBUF_SHIFT       6

/* MEMC16_GFX_MISC :: SOFT_RESET :: MEMC16_2_RBUS [05:05] */
#define BCHP_MEMC16_GFX_MISC_SOFT_RESET_MEMC16_2_RBUS_MASK         0x00000020
#define BCHP_MEMC16_GFX_MISC_SOFT_RESET_MEMC16_2_RBUS_SHIFT        5

/* MEMC16_GFX_MISC :: SOFT_RESET :: MEMC16_2_CORE [04:04] */
#define BCHP_MEMC16_GFX_MISC_SOFT_RESET_MEMC16_2_CORE_MASK         0x00000010
#define BCHP_MEMC16_GFX_MISC_SOFT_RESET_MEMC16_2_CORE_SHIFT        4

/* MEMC16_GFX_MISC :: SOFT_RESET :: MEMC16_1_PFRI [03:03] */
#define BCHP_MEMC16_GFX_MISC_SOFT_RESET_MEMC16_1_PFRI_MASK         0x00000008
#define BCHP_MEMC16_GFX_MISC_SOFT_RESET_MEMC16_1_PFRI_SHIFT        3

/* MEMC16_GFX_MISC :: SOFT_RESET :: MEMC16_1_IOBUF [02:02] */
#define BCHP_MEMC16_GFX_MISC_SOFT_RESET_MEMC16_1_IOBUF_MASK        0x00000004
#define BCHP_MEMC16_GFX_MISC_SOFT_RESET_MEMC16_1_IOBUF_SHIFT       2

/* MEMC16_GFX_MISC :: SOFT_RESET :: MEMC16_1_RBUS [01:01] */
#define BCHP_MEMC16_GFX_MISC_SOFT_RESET_MEMC16_1_RBUS_MASK         0x00000002
#define BCHP_MEMC16_GFX_MISC_SOFT_RESET_MEMC16_1_RBUS_SHIFT        1

/* MEMC16_GFX_MISC :: SOFT_RESET :: MEMC16_1_CORE [00:00] */
#define BCHP_MEMC16_GFX_MISC_SOFT_RESET_MEMC16_1_CORE_MASK         0x00000001
#define BCHP_MEMC16_GFX_MISC_SOFT_RESET_MEMC16_1_CORE_SHIFT        0

/***************************************************************************
 *DDR_PLL_LOCK_STATUS - DDR PLL lock status register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: DDR_PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_MEMC16_GFX_MISC_DDR_PLL_LOCK_STATUS_reserved0_MASK    0xfffffffe
#define BCHP_MEMC16_GFX_MISC_DDR_PLL_LOCK_STATUS_reserved0_SHIFT   1

/* MEMC16_GFX_MISC :: DDR_PLL_LOCK_STATUS :: LOCK_STATUS [00:00] */
#define BCHP_MEMC16_GFX_MISC_DDR_PLL_LOCK_STATUS_LOCK_STATUS_MASK  0x00000001
#define BCHP_MEMC16_GFX_MISC_DDR_PLL_LOCK_STATUS_LOCK_STATUS_SHIFT 0

/***************************************************************************
 *DDR_PLL_EXT_CLKSEL - DDR PLL external clock select register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: DDR_PLL_EXT_CLKSEL :: reserved0 [31:01] */
#define BCHP_MEMC16_GFX_MISC_DDR_PLL_EXT_CLKSEL_reserved0_MASK     0xfffffffe
#define BCHP_MEMC16_GFX_MISC_DDR_PLL_EXT_CLKSEL_reserved0_SHIFT    1

/* MEMC16_GFX_MISC :: DDR_PLL_EXT_CLKSEL :: EXT_CLK_SEL [00:00] */
#define BCHP_MEMC16_GFX_MISC_DDR_PLL_EXT_CLKSEL_EXT_CLK_SEL_MASK   0x00000001
#define BCHP_MEMC16_GFX_MISC_DDR_PLL_EXT_CLKSEL_EXT_CLK_SEL_SHIFT  0

/***************************************************************************
 *PLL_CTRL0_REG - DDR PLL control register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: PLL_CTRL0_REG :: test_sel [31:30] */
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL0_REG_test_sel_MASK           0xc0000000
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL0_REG_test_sel_SHIFT          30

/* MEMC16_GFX_MISC :: PLL_CTRL0_REG :: KVCO_XS [29:27] */
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL0_REG_KVCO_XS_MASK            0x38000000
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL0_REG_KVCO_XS_SHIFT           27

/* MEMC16_GFX_MISC :: PLL_CTRL0_REG :: KVCO_XF [26:24] */
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL0_REG_KVCO_XF_MASK            0x07000000
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL0_REG_KVCO_XF_SHIFT           24

/* MEMC16_GFX_MISC :: PLL_CTRL0_REG :: LPF_BW [23:22] */
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL0_REG_LPF_BW_MASK             0x00c00000
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL0_REG_LPF_BW_SHIFT            22

/* MEMC16_GFX_MISC :: PLL_CTRL0_REG :: LF_order [21:21] */
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL0_REG_LF_order_MASK           0x00200000
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL0_REG_LF_order_SHIFT          21

/* MEMC16_GFX_MISC :: PLL_CTRL0_REG :: Cn [20:19] */
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL0_REG_Cn_MASK                 0x00180000
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL0_REG_Cn_SHIFT                19

/* MEMC16_GFX_MISC :: PLL_CTRL0_REG :: Rn [18:17] */
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL0_REG_Rn_MASK                 0x00060000
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL0_REG_Rn_SHIFT                17

/* MEMC16_GFX_MISC :: PLL_CTRL0_REG :: Cp [16:15] */
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL0_REG_Cp_MASK                 0x00018000
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL0_REG_Cp_SHIFT                15

/* MEMC16_GFX_MISC :: PLL_CTRL0_REG :: Cz [14:13] */
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL0_REG_Cz_MASK                 0x00006000
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL0_REG_Cz_SHIFT                13

/* MEMC16_GFX_MISC :: PLL_CTRL0_REG :: Rz [12:10] */
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL0_REG_Rz_MASK                 0x00001c00
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL0_REG_Rz_SHIFT                10

/* MEMC16_GFX_MISC :: PLL_CTRL0_REG :: LCPx [09:05] */
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL0_REG_LCPx_MASK               0x000003e0
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL0_REG_LCPx_SHIFT              5

/* MEMC16_GFX_MISC :: PLL_CTRL0_REG :: LCP_OFF [04:00] */
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL0_REG_LCP_OFF_MASK            0x0000001f
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL0_REG_LCP_OFF_SHIFT           0

/***************************************************************************
 *PLL_CTRL1_REG - DDR PLL control register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: PLL_CTRL1_REG :: reserved0 [31:06] */
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL1_REG_reserved0_MASK          0xffffffc0
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL1_REG_reserved0_SHIFT         6

/* MEMC16_GFX_MISC :: PLL_CTRL1_REG :: PTAP_ADJ [05:04] */
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL1_REG_PTAP_ADJ_MASK           0x00000030
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL1_REG_PTAP_ADJ_SHIFT          4

/* MEMC16_GFX_MISC :: PLL_CTRL1_REG :: CTAP_ADJ [03:02] */
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL1_REG_CTAP_ADJ_MASK           0x0000000c
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL1_REG_CTAP_ADJ_SHIFT          2

/* MEMC16_GFX_MISC :: PLL_CTRL1_REG :: LOWCURR_EN [01:01] */
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL1_REG_LOWCURR_EN_MASK         0x00000002
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL1_REG_LOWCURR_EN_SHIFT        1

/* MEMC16_GFX_MISC :: PLL_CTRL1_REG :: BAISIN_EN [00:00] */
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL1_REG_BAISIN_EN_MASK          0x00000001
#define BCHP_MEMC16_GFX_MISC_PLL_CTRL1_REG_BAISIN_EN_SHIFT         0

/***************************************************************************
 *PLL_FREQ_CNTL - DDR PLL frequency control register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: PLL_FREQ_CNTL :: reserved0 [31:25] */
#define BCHP_MEMC16_GFX_MISC_PLL_FREQ_CNTL_reserved0_MASK          0xfe000000
#define BCHP_MEMC16_GFX_MISC_PLL_FREQ_CNTL_reserved0_SHIFT         25

/* MEMC16_GFX_MISC :: PLL_FREQ_CNTL :: NDIV [24:16] */
#define BCHP_MEMC16_GFX_MISC_PLL_FREQ_CNTL_NDIV_MASK               0x01ff0000
#define BCHP_MEMC16_GFX_MISC_PLL_FREQ_CNTL_NDIV_SHIFT              16

/* MEMC16_GFX_MISC :: PLL_FREQ_CNTL :: MDIV [15:08] */
#define BCHP_MEMC16_GFX_MISC_PLL_FREQ_CNTL_MDIV_MASK               0x0000ff00
#define BCHP_MEMC16_GFX_MISC_PLL_FREQ_CNTL_MDIV_SHIFT              8

/* MEMC16_GFX_MISC :: PLL_FREQ_CNTL :: P2_DIV [07:04] */
#define BCHP_MEMC16_GFX_MISC_PLL_FREQ_CNTL_P2_DIV_MASK             0x000000f0
#define BCHP_MEMC16_GFX_MISC_PLL_FREQ_CNTL_P2_DIV_SHIFT            4

/* MEMC16_GFX_MISC :: PLL_FREQ_CNTL :: P1_DIV [03:00] */
#define BCHP_MEMC16_GFX_MISC_PLL_FREQ_CNTL_P1_DIV_MASK             0x0000000f
#define BCHP_MEMC16_GFX_MISC_PLL_FREQ_CNTL_P1_DIV_SHIFT            0

/***************************************************************************
 *PLL_ADDR_PHASE_CNTRL - DDR PLL Address phase control register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: PLL_ADDR_PHASE_CNTRL :: reserved0 [31:06] */
#define BCHP_MEMC16_GFX_MISC_PLL_ADDR_PHASE_CNTRL_reserved0_MASK   0xffffffc0
#define BCHP_MEMC16_GFX_MISC_PLL_ADDR_PHASE_CNTRL_reserved0_SHIFT  6

/* MEMC16_GFX_MISC :: PLL_ADDR_PHASE_CNTRL :: PHASE_VALUE [05:00] */
#define BCHP_MEMC16_GFX_MISC_PLL_ADDR_PHASE_CNTRL_PHASE_VALUE_MASK 0x0000003f
#define BCHP_MEMC16_GFX_MISC_PLL_ADDR_PHASE_CNTRL_PHASE_VALUE_SHIFT 0

/***************************************************************************
 *PLL_CLK_PHASE_CNTRL - DDR PLL Clock phase control register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: PLL_CLK_PHASE_CNTRL :: reserved0 [31:06] */
#define BCHP_MEMC16_GFX_MISC_PLL_CLK_PHASE_CNTRL_reserved0_MASK    0xffffffc0
#define BCHP_MEMC16_GFX_MISC_PLL_CLK_PHASE_CNTRL_reserved0_SHIFT   6

/* MEMC16_GFX_MISC :: PLL_CLK_PHASE_CNTRL :: PHASE_VALUE [05:00] */
#define BCHP_MEMC16_GFX_MISC_PLL_CLK_PHASE_CNTRL_PHASE_VALUE_MASK  0x0000003f
#define BCHP_MEMC16_GFX_MISC_PLL_CLK_PHASE_CNTRL_PHASE_VALUE_SHIFT 0

/***************************************************************************
 *PLL_EVEN_DQ_PHASE_CNTRL - DDR PLL Even DQ  phase control register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: PLL_EVEN_DQ_PHASE_CNTRL :: reserved0 [31:06] */
#define BCHP_MEMC16_GFX_MISC_PLL_EVEN_DQ_PHASE_CNTRL_reserved0_MASK 0xffffffc0
#define BCHP_MEMC16_GFX_MISC_PLL_EVEN_DQ_PHASE_CNTRL_reserved0_SHIFT 6

/* MEMC16_GFX_MISC :: PLL_EVEN_DQ_PHASE_CNTRL :: PHASE_VALUE [05:00] */
#define BCHP_MEMC16_GFX_MISC_PLL_EVEN_DQ_PHASE_CNTRL_PHASE_VALUE_MASK 0x0000003f
#define BCHP_MEMC16_GFX_MISC_PLL_EVEN_DQ_PHASE_CNTRL_PHASE_VALUE_SHIFT 0

/***************************************************************************
 *PLL_EVEN_DQS_PHASE_CNTRL - DDR PLL Even DQS  phase control register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: PLL_EVEN_DQS_PHASE_CNTRL :: reserved0 [31:06] */
#define BCHP_MEMC16_GFX_MISC_PLL_EVEN_DQS_PHASE_CNTRL_reserved0_MASK 0xffffffc0
#define BCHP_MEMC16_GFX_MISC_PLL_EVEN_DQS_PHASE_CNTRL_reserved0_SHIFT 6

/* MEMC16_GFX_MISC :: PLL_EVEN_DQS_PHASE_CNTRL :: PHASE_VALUE [05:00] */
#define BCHP_MEMC16_GFX_MISC_PLL_EVEN_DQS_PHASE_CNTRL_PHASE_VALUE_MASK 0x0000003f
#define BCHP_MEMC16_GFX_MISC_PLL_EVEN_DQS_PHASE_CNTRL_PHASE_VALUE_SHIFT 0

/***************************************************************************
 *PLL_ODD_DQ_PHASE_CNTRL - DDR PLL Odd DQ  phase control register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: PLL_ODD_DQ_PHASE_CNTRL :: reserved0 [31:06] */
#define BCHP_MEMC16_GFX_MISC_PLL_ODD_DQ_PHASE_CNTRL_reserved0_MASK 0xffffffc0
#define BCHP_MEMC16_GFX_MISC_PLL_ODD_DQ_PHASE_CNTRL_reserved0_SHIFT 6

/* MEMC16_GFX_MISC :: PLL_ODD_DQ_PHASE_CNTRL :: PHASE_VALUE [05:00] */
#define BCHP_MEMC16_GFX_MISC_PLL_ODD_DQ_PHASE_CNTRL_PHASE_VALUE_MASK 0x0000003f
#define BCHP_MEMC16_GFX_MISC_PLL_ODD_DQ_PHASE_CNTRL_PHASE_VALUE_SHIFT 0

/***************************************************************************
 *PLL_ODD_DQS_PHASE_CNTRL - DDR PLL Odd DQS  phase control register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: PLL_ODD_DQS_PHASE_CNTRL :: reserved0 [31:06] */
#define BCHP_MEMC16_GFX_MISC_PLL_ODD_DQS_PHASE_CNTRL_reserved0_MASK 0xffffffc0
#define BCHP_MEMC16_GFX_MISC_PLL_ODD_DQS_PHASE_CNTRL_reserved0_SHIFT 6

/* MEMC16_GFX_MISC :: PLL_ODD_DQS_PHASE_CNTRL :: PHASE_VALUE [05:00] */
#define BCHP_MEMC16_GFX_MISC_PLL_ODD_DQS_PHASE_CNTRL_PHASE_VALUE_MASK 0x0000003f
#define BCHP_MEMC16_GFX_MISC_PLL_ODD_DQS_PHASE_CNTRL_PHASE_VALUE_SHIFT 0

/***************************************************************************
 *PLL_TEST_CNTRL_REG - DDR PLL test control register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: PLL_TEST_CNTRL_REG :: reserved0 [31:06] */
#define BCHP_MEMC16_GFX_MISC_PLL_TEST_CNTRL_REG_reserved0_MASK     0xffffffc0
#define BCHP_MEMC16_GFX_MISC_PLL_TEST_CNTRL_REG_reserved0_SHIFT    6

/* MEMC16_GFX_MISC :: PLL_TEST_CNTRL_REG :: TEST_EN [05:05] */
#define BCHP_MEMC16_GFX_MISC_PLL_TEST_CNTRL_REG_TEST_EN_MASK       0x00000020
#define BCHP_MEMC16_GFX_MISC_PLL_TEST_CNTRL_REG_TEST_EN_SHIFT      5

/* MEMC16_GFX_MISC :: PLL_TEST_CNTRL_REG :: TEST_SEL [04:00] */
#define BCHP_MEMC16_GFX_MISC_PLL_TEST_CNTRL_REG_TEST_SEL_MASK      0x0000001f
#define BCHP_MEMC16_GFX_MISC_PLL_TEST_CNTRL_REG_TEST_SEL_SHIFT     0

/***************************************************************************
 *PLL_VCXO_RANGE_CNTRL - DDR PLL VCXO range control register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: PLL_VCXO_RANGE_CNTRL :: reserved0 [31:01] */
#define BCHP_MEMC16_GFX_MISC_PLL_VCXO_RANGE_CNTRL_reserved0_MASK   0xfffffffe
#define BCHP_MEMC16_GFX_MISC_PLL_VCXO_RANGE_CNTRL_reserved0_SHIFT  1

/* MEMC16_GFX_MISC :: PLL_VCXO_RANGE_CNTRL :: VCXO_RNG [00:00] */
#define BCHP_MEMC16_GFX_MISC_PLL_VCXO_RANGE_CNTRL_VCXO_RNG_MASK    0x00000001
#define BCHP_MEMC16_GFX_MISC_PLL_VCXO_RANGE_CNTRL_VCXO_RNG_SHIFT   0

/***************************************************************************
 *PLL_CH_VCXO_DELAY_CNTRL - DDR PLL clock output delay control
 ***************************************************************************/
/* MEMC16_GFX_MISC :: PLL_CH_VCXO_DELAY_CNTRL :: reserved0 [31:12] */
#define BCHP_MEMC16_GFX_MISC_PLL_CH_VCXO_DELAY_CNTRL_reserved0_MASK 0xfffff000
#define BCHP_MEMC16_GFX_MISC_PLL_CH_VCXO_DELAY_CNTRL_reserved0_SHIFT 12

/* MEMC16_GFX_MISC :: PLL_CH_VCXO_DELAY_CNTRL :: ODD_DQ_CH [11:10] */
#define BCHP_MEMC16_GFX_MISC_PLL_CH_VCXO_DELAY_CNTRL_ODD_DQ_CH_MASK 0x00000c00
#define BCHP_MEMC16_GFX_MISC_PLL_CH_VCXO_DELAY_CNTRL_ODD_DQ_CH_SHIFT 10

/* MEMC16_GFX_MISC :: PLL_CH_VCXO_DELAY_CNTRL :: ODD_DQS_CH [09:08] */
#define BCHP_MEMC16_GFX_MISC_PLL_CH_VCXO_DELAY_CNTRL_ODD_DQS_CH_MASK 0x00000300
#define BCHP_MEMC16_GFX_MISC_PLL_CH_VCXO_DELAY_CNTRL_ODD_DQS_CH_SHIFT 8

/* MEMC16_GFX_MISC :: PLL_CH_VCXO_DELAY_CNTRL :: CLK_CH [07:06] */
#define BCHP_MEMC16_GFX_MISC_PLL_CH_VCXO_DELAY_CNTRL_CLK_CH_MASK   0x000000c0
#define BCHP_MEMC16_GFX_MISC_PLL_CH_VCXO_DELAY_CNTRL_CLK_CH_SHIFT  6

/* MEMC16_GFX_MISC :: PLL_CH_VCXO_DELAY_CNTRL :: EVEN_DQ_CH [05:04] */
#define BCHP_MEMC16_GFX_MISC_PLL_CH_VCXO_DELAY_CNTRL_EVEN_DQ_CH_MASK 0x00000030
#define BCHP_MEMC16_GFX_MISC_PLL_CH_VCXO_DELAY_CNTRL_EVEN_DQ_CH_SHIFT 4

/* MEMC16_GFX_MISC :: PLL_CH_VCXO_DELAY_CNTRL :: EVEN_DQS_CH [03:02] */
#define BCHP_MEMC16_GFX_MISC_PLL_CH_VCXO_DELAY_CNTRL_EVEN_DQS_CH_MASK 0x0000000c
#define BCHP_MEMC16_GFX_MISC_PLL_CH_VCXO_DELAY_CNTRL_EVEN_DQS_CH_SHIFT 2

/* MEMC16_GFX_MISC :: PLL_CH_VCXO_DELAY_CNTRL :: ADDR_CH [01:00] */
#define BCHP_MEMC16_GFX_MISC_PLL_CH_VCXO_DELAY_CNTRL_ADDR_CH_MASK  0x00000003
#define BCHP_MEMC16_GFX_MISC_PLL_CH_VCXO_DELAY_CNTRL_ADDR_CH_SHIFT 0

/***************************************************************************
 *PLL_FREQ_DIVIDER_RESET - PLL Frequency divider reset register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: PLL_FREQ_DIVIDER_RESET :: reserved0 [31:01] */
#define BCHP_MEMC16_GFX_MISC_PLL_FREQ_DIVIDER_RESET_reserved0_MASK 0xfffffffe
#define BCHP_MEMC16_GFX_MISC_PLL_FREQ_DIVIDER_RESET_reserved0_SHIFT 1

/* MEMC16_GFX_MISC :: PLL_FREQ_DIVIDER_RESET :: FREQ_DIV_RESET [00:00] */
#define BCHP_MEMC16_GFX_MISC_PLL_FREQ_DIVIDER_RESET_FREQ_DIV_RESET_MASK 0x00000001
#define BCHP_MEMC16_GFX_MISC_PLL_FREQ_DIVIDER_RESET_FREQ_DIV_RESET_SHIFT 0

/***************************************************************************
 *PLL_VCXO_RESET - PLL VCXO reset register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: PLL_VCXO_RESET :: reserved0 [31:01] */
#define BCHP_MEMC16_GFX_MISC_PLL_VCXO_RESET_reserved0_MASK         0xfffffffe
#define BCHP_MEMC16_GFX_MISC_PLL_VCXO_RESET_reserved0_SHIFT        1

/* MEMC16_GFX_MISC :: PLL_VCXO_RESET :: VCXO_RESET [00:00] */
#define BCHP_MEMC16_GFX_MISC_PLL_VCXO_RESET_VCXO_RESET_MASK        0x00000001
#define BCHP_MEMC16_GFX_MISC_PLL_VCXO_RESET_VCXO_RESET_SHIFT       0

/***************************************************************************
 *DISABLE_BYPASS_PLL - DDR bypass pll mode disable register.
 ***************************************************************************/
/* MEMC16_GFX_MISC :: DISABLE_BYPASS_PLL :: reserved0 [31:01] */
#define BCHP_MEMC16_GFX_MISC_DISABLE_BYPASS_PLL_reserved0_MASK     0xfffffffe
#define BCHP_MEMC16_GFX_MISC_DISABLE_BYPASS_PLL_reserved0_SHIFT    1

/* MEMC16_GFX_MISC :: DISABLE_BYPASS_PLL :: DISABLE_BYPASS_PLL [00:00] */
#define BCHP_MEMC16_GFX_MISC_DISABLE_BYPASS_PLL_DISABLE_BYPASS_PLL_MASK 0x00000001
#define BCHP_MEMC16_GFX_MISC_DISABLE_BYPASS_PLL_DISABLE_BYPASS_PLL_SHIFT 0

/***************************************************************************
 *ANALOG_TEST_MODE_CNTRL - Analog test mode control register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: ANALOG_TEST_MODE_CNTRL :: reserved0 [31:15] */
#define BCHP_MEMC16_GFX_MISC_ANALOG_TEST_MODE_CNTRL_reserved0_MASK 0xffff8000
#define BCHP_MEMC16_GFX_MISC_ANALOG_TEST_MODE_CNTRL_reserved0_SHIFT 15

/* MEMC16_GFX_MISC :: ANALOG_TEST_MODE_CNTRL :: NCDL_CNTRL [14:09] */
#define BCHP_MEMC16_GFX_MISC_ANALOG_TEST_MODE_CNTRL_NCDL_CNTRL_MASK 0x00007e00
#define BCHP_MEMC16_GFX_MISC_ANALOG_TEST_MODE_CNTRL_NCDL_CNTRL_SHIFT 9

/* MEMC16_GFX_MISC :: ANALOG_TEST_MODE_CNTRL :: ANALOG_TEST_CNTRL [08:04] */
#define BCHP_MEMC16_GFX_MISC_ANALOG_TEST_MODE_CNTRL_ANALOG_TEST_CNTRL_MASK 0x000001f0
#define BCHP_MEMC16_GFX_MISC_ANALOG_TEST_MODE_CNTRL_ANALOG_TEST_CNTRL_SHIFT 4

/* MEMC16_GFX_MISC :: ANALOG_TEST_MODE_CNTRL :: reserved1 [03:01] */
#define BCHP_MEMC16_GFX_MISC_ANALOG_TEST_MODE_CNTRL_reserved1_MASK 0x0000000e
#define BCHP_MEMC16_GFX_MISC_ANALOG_TEST_MODE_CNTRL_reserved1_SHIFT 1

/* MEMC16_GFX_MISC :: ANALOG_TEST_MODE_CNTRL :: ANALOG_TEST [00:00] */
#define BCHP_MEMC16_GFX_MISC_ANALOG_TEST_MODE_CNTRL_ANALOG_TEST_MASK 0x00000001
#define BCHP_MEMC16_GFX_MISC_ANALOG_TEST_MODE_CNTRL_ANALOG_TEST_SHIFT 0

/***************************************************************************
 *PVT_CONTROLLER_ENABLE - PVT Compensation Controller enable register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: PVT_CONTROLLER_ENABLE :: reserved0 [31:01] */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_ENABLE_reserved0_MASK  0xfffffffe
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_ENABLE_reserved0_SHIFT 1

/* MEMC16_GFX_MISC :: PVT_CONTROLLER_ENABLE :: PVT_COMP_EN [00:00] */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_ENABLE_PVT_COMP_EN_MASK 0x00000001
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_ENABLE_PVT_COMP_EN_SHIFT 0

/***************************************************************************
 *PVT_CONTROLLER_OFFSET_CNTRL - PVT Compensation Controller offset control register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: PVT_CONTROLLER_OFFSET_CNTRL :: reserved0 [31:02] */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_OFFSET_CNTRL_reserved0_MASK 0xfffffffc
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_OFFSET_CNTRL_reserved0_SHIFT 2

/* MEMC16_GFX_MISC :: PVT_CONTROLLER_OFFSET_CNTRL :: PVT_COMP_OFFSET_OP [01:01] */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_OFFSET_CNTRL_PVT_COMP_OFFSET_OP_MASK 0x00000002
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_OFFSET_CNTRL_PVT_COMP_OFFSET_OP_SHIFT 1

/* MEMC16_GFX_MISC :: PVT_CONTROLLER_OFFSET_CNTRL :: PVT_COMP_OFFSET_EN [00:00] */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_OFFSET_CNTRL_PVT_COMP_OFFSET_EN_MASK 0x00000001
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_OFFSET_CNTRL_PVT_COMP_OFFSET_EN_SHIFT 0

/***************************************************************************
 *PVT_CONTROLLER_PWRDN_EN - PVT Compensation Controller power down mode register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: PVT_CONTROLLER_PWRDN_EN :: reserved0 [31:01] */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_PWRDN_EN_reserved0_MASK 0xfffffffe
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_PWRDN_EN_reserved0_SHIFT 1

/* MEMC16_GFX_MISC :: PVT_CONTROLLER_PWRDN_EN :: PVT_PWRDN_EN [00:00] */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_PWRDN_EN_PVT_PWRDN_EN_MASK 0x00000001
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_PWRDN_EN_PVT_PWRDN_EN_SHIFT 0

/***************************************************************************
 *PVT_OVER_RIDE_MODE_CNTRL - PVT Compensation Controller override control register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: PVT_OVER_RIDE_MODE_CNTRL :: reserved0 [31:12] */
#define BCHP_MEMC16_GFX_MISC_PVT_OVER_RIDE_MODE_CNTRL_reserved0_MASK 0xfffff000
#define BCHP_MEMC16_GFX_MISC_PVT_OVER_RIDE_MODE_CNTRL_reserved0_SHIFT 12

/* MEMC16_GFX_MISC :: PVT_OVER_RIDE_MODE_CNTRL :: OVER_RIDE_VALUE [11:08] */
#define BCHP_MEMC16_GFX_MISC_PVT_OVER_RIDE_MODE_CNTRL_OVER_RIDE_VALUE_MASK 0x00000f00
#define BCHP_MEMC16_GFX_MISC_PVT_OVER_RIDE_MODE_CNTRL_OVER_RIDE_VALUE_SHIFT 8

/* MEMC16_GFX_MISC :: PVT_OVER_RIDE_MODE_CNTRL :: reserved1 [07:07] */
#define BCHP_MEMC16_GFX_MISC_PVT_OVER_RIDE_MODE_CNTRL_reserved1_MASK 0x00000080
#define BCHP_MEMC16_GFX_MISC_PVT_OVER_RIDE_MODE_CNTRL_reserved1_SHIFT 7

/* MEMC16_GFX_MISC :: PVT_OVER_RIDE_MODE_CNTRL :: OVER_RIDE_MODE [06:04] */
#define BCHP_MEMC16_GFX_MISC_PVT_OVER_RIDE_MODE_CNTRL_OVER_RIDE_MODE_MASK 0x00000070
#define BCHP_MEMC16_GFX_MISC_PVT_OVER_RIDE_MODE_CNTRL_OVER_RIDE_MODE_SHIFT 4

/* MEMC16_GFX_MISC :: PVT_OVER_RIDE_MODE_CNTRL :: reserved2 [03:01] */
#define BCHP_MEMC16_GFX_MISC_PVT_OVER_RIDE_MODE_CNTRL_reserved2_MASK 0x0000000e
#define BCHP_MEMC16_GFX_MISC_PVT_OVER_RIDE_MODE_CNTRL_reserved2_SHIFT 1

/* MEMC16_GFX_MISC :: PVT_OVER_RIDE_MODE_CNTRL :: OVER_RIDE_EN [00:00] */
#define BCHP_MEMC16_GFX_MISC_PVT_OVER_RIDE_MODE_CNTRL_OVER_RIDE_EN_MASK 0x00000001
#define BCHP_MEMC16_GFX_MISC_PVT_OVER_RIDE_MODE_CNTRL_OVER_RIDE_EN_SHIFT 0

/***************************************************************************
 *PVT_CONTROLLER_STATUS - PVT Compensation Controller status register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: PVT_CONTROLLER_STATUS :: reserved0 [31:26] */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS_reserved0_MASK  0xfc000000
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS_reserved0_SHIFT 26

/* MEMC16_GFX_MISC :: PVT_CONTROLLER_STATUS :: PVT_CNTRLR_ERROR [25:20] */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS_PVT_CNTRLR_ERROR_MASK 0x03f00000
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS_PVT_CNTRLR_ERROR_SHIFT 20

/* MEMC16_GFX_MISC :: PVT_CONTROLLER_STATUS :: PCOMP_CODE [19:16] */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS_PCOMP_CODE_MASK 0x000f0000
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS_PCOMP_CODE_SHIFT 16

/* MEMC16_GFX_MISC :: PVT_CONTROLLER_STATUS :: NCOMP_CODE [15:12] */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS_NCOMP_CODE_MASK 0x0000f000
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS_NCOMP_CODE_SHIFT 12

/* MEMC16_GFX_MISC :: PVT_CONTROLLER_STATUS :: RCOMP_CODE [11:08] */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS_RCOMP_CODE_MASK 0x00000f00
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS_RCOMP_CODE_SHIFT 8

/* MEMC16_GFX_MISC :: PVT_CONTROLLER_STATUS :: reserved1 [07:07] */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS_reserved1_MASK  0x00000080
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS_reserved1_SHIFT 7

/* MEMC16_GFX_MISC :: PVT_CONTROLLER_STATUS :: PCOMP_CMP_OUT [06:06] */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS_PCOMP_CMP_OUT_MASK 0x00000040
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS_PCOMP_CMP_OUT_SHIFT 6

/* MEMC16_GFX_MISC :: PVT_CONTROLLER_STATUS :: NCOMP_CMP_OUT [05:05] */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS_NCOMP_CMP_OUT_MASK 0x00000020
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS_NCOMP_CMP_OUT_SHIFT 5

/* MEMC16_GFX_MISC :: PVT_CONTROLLER_STATUS :: RCOMP_CMP_OUT [04:04] */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS_RCOMP_CMP_OUT_MASK 0x00000010
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS_RCOMP_CMP_OUT_SHIFT 4

/* MEMC16_GFX_MISC :: PVT_CONTROLLER_STATUS :: reserved2 [03:03] */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS_reserved2_MASK  0x00000008
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS_reserved2_SHIFT 3

/* MEMC16_GFX_MISC :: PVT_CONTROLLER_STATUS :: PWR_STAT [02:02] */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS_PWR_STAT_MASK   0x00000004
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS_PWR_STAT_SHIFT  2

/* MEMC16_GFX_MISC :: PVT_CONTROLLER_STATUS :: DONE [01:01] */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS_DONE_MASK       0x00000002
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS_DONE_SHIFT      1

/* MEMC16_GFX_MISC :: PVT_CONTROLLER_STATUS :: ACK [00:00] */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS_ACK_MASK        0x00000001
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_STATUS_ACK_SHIFT       0

/***************************************************************************
 *PVT_CONTROLLER_SCOMP - PVT Compensation Controller SCOMP register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: PVT_CONTROLLER_SCOMP :: reserved0 [31:04] */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_SCOMP_reserved0_MASK   0xfffffff0
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_SCOMP_reserved0_SHIFT  4

/* MEMC16_GFX_MISC :: PVT_CONTROLLER_SCOMP :: SCOMP_VAL [03:00] */
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_SCOMP_SCOMP_VAL_MASK   0x0000000f
#define BCHP_MEMC16_GFX_MISC_PVT_CONTROLLER_SCOMP_SCOMP_VAL_SHIFT  0

/***************************************************************************
 *TEST_PORT_DATA - MEMC16 layout block Test Port Status
 ***************************************************************************/
/* MEMC16_GFX_MISC :: TEST_PORT_DATA :: TEST_PORT_DATA [31:00] */
#define BCHP_MEMC16_GFX_MISC_TEST_PORT_DATA_TEST_PORT_DATA_MASK    0xffffffff
#define BCHP_MEMC16_GFX_MISC_TEST_PORT_DATA_TEST_PORT_DATA_SHIFT   0

/***************************************************************************
 *M2MC_MBIST_TM_CNTRL_0 - M2MC MBIST TM Control Register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: M2MC_MBIST_TM_CNTRL_0 :: ALPHA_LB [31:24] */
#define BCHP_MEMC16_GFX_MISC_M2MC_MBIST_TM_CNTRL_0_ALPHA_LB_MASK   0xff000000
#define BCHP_MEMC16_GFX_MISC_M2MC_MBIST_TM_CNTRL_0_ALPHA_LB_SHIFT  24

/* MEMC16_GFX_MISC :: M2MC_MBIST_TM_CNTRL_0 :: RED_LB [23:16] */
#define BCHP_MEMC16_GFX_MISC_M2MC_MBIST_TM_CNTRL_0_RED_LB_MASK     0x00ff0000
#define BCHP_MEMC16_GFX_MISC_M2MC_MBIST_TM_CNTRL_0_RED_LB_SHIFT    16

/* MEMC16_GFX_MISC :: M2MC_MBIST_TM_CNTRL_0 :: GREEN_LB [15:08] */
#define BCHP_MEMC16_GFX_MISC_M2MC_MBIST_TM_CNTRL_0_GREEN_LB_MASK   0x0000ff00
#define BCHP_MEMC16_GFX_MISC_M2MC_MBIST_TM_CNTRL_0_GREEN_LB_SHIFT  8

/* MEMC16_GFX_MISC :: M2MC_MBIST_TM_CNTRL_0 :: BLUE_LB [07:00] */
#define BCHP_MEMC16_GFX_MISC_M2MC_MBIST_TM_CNTRL_0_BLUE_LB_MASK    0x000000ff
#define BCHP_MEMC16_GFX_MISC_M2MC_MBIST_TM_CNTRL_0_BLUE_LB_SHIFT   0

/***************************************************************************
 *M2MC_MBIST_TM_CNTRL_1 - M2MC MBIST TM Control Register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: M2MC_MBIST_TM_CNTRL_1 :: ALPHA_LB [31:24] */
#define BCHP_MEMC16_GFX_MISC_M2MC_MBIST_TM_CNTRL_1_ALPHA_LB_MASK   0xff000000
#define BCHP_MEMC16_GFX_MISC_M2MC_MBIST_TM_CNTRL_1_ALPHA_LB_SHIFT  24

/* MEMC16_GFX_MISC :: M2MC_MBIST_TM_CNTRL_1 :: RED_LB [23:16] */
#define BCHP_MEMC16_GFX_MISC_M2MC_MBIST_TM_CNTRL_1_RED_LB_MASK     0x00ff0000
#define BCHP_MEMC16_GFX_MISC_M2MC_MBIST_TM_CNTRL_1_RED_LB_SHIFT    16

/* MEMC16_GFX_MISC :: M2MC_MBIST_TM_CNTRL_1 :: GREEN_LB [15:08] */
#define BCHP_MEMC16_GFX_MISC_M2MC_MBIST_TM_CNTRL_1_GREEN_LB_MASK   0x0000ff00
#define BCHP_MEMC16_GFX_MISC_M2MC_MBIST_TM_CNTRL_1_GREEN_LB_SHIFT  8

/* MEMC16_GFX_MISC :: M2MC_MBIST_TM_CNTRL_1 :: BLUE_LB [07:00] */
#define BCHP_MEMC16_GFX_MISC_M2MC_MBIST_TM_CNTRL_1_BLUE_LB_MASK    0x000000ff
#define BCHP_MEMC16_GFX_MISC_M2MC_MBIST_TM_CNTRL_1_BLUE_LB_SHIFT   0

/***************************************************************************
 *M2MC_MBIST_TM_CNTRL_2 - M2MC MBIST TM Control Register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: M2MC_MBIST_TM_CNTRL_2 :: reserved0 [31:08] */
#define BCHP_MEMC16_GFX_MISC_M2MC_MBIST_TM_CNTRL_2_reserved0_MASK  0xffffff00
#define BCHP_MEMC16_GFX_MISC_M2MC_MBIST_TM_CNTRL_2_reserved0_SHIFT 8

/* MEMC16_GFX_MISC :: M2MC_MBIST_TM_CNTRL_2 :: SRC_CLUT [07:00] */
#define BCHP_MEMC16_GFX_MISC_M2MC_MBIST_TM_CNTRL_2_SRC_CLUT_MASK   0x000000ff
#define BCHP_MEMC16_GFX_MISC_M2MC_MBIST_TM_CNTRL_2_SRC_CLUT_SHIFT  0

/***************************************************************************
 *BVN_MFD_MBIST_TM_CNTRL - BVN_MFD_0/BVN_MFD_1 MBIST TM Control Register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: BVN_MFD_MBIST_TM_CNTRL :: reserved0 [31:16] */
#define BCHP_MEMC16_GFX_MISC_BVN_MFD_MBIST_TM_CNTRL_reserved0_MASK 0xffff0000
#define BCHP_MEMC16_GFX_MISC_BVN_MFD_MBIST_TM_CNTRL_reserved0_SHIFT 16

/* MEMC16_GFX_MISC :: BVN_MFD_MBIST_TM_CNTRL :: MFD1_CLB [15:08] */
#define BCHP_MEMC16_GFX_MISC_BVN_MFD_MBIST_TM_CNTRL_MFD1_CLB_MASK  0x0000ff00
#define BCHP_MEMC16_GFX_MISC_BVN_MFD_MBIST_TM_CNTRL_MFD1_CLB_SHIFT 8

/* MEMC16_GFX_MISC :: BVN_MFD_MBIST_TM_CNTRL :: MFD0_CLB [07:00] */
#define BCHP_MEMC16_GFX_MISC_BVN_MFD_MBIST_TM_CNTRL_MFD0_CLB_MASK  0x000000ff
#define BCHP_MEMC16_GFX_MISC_BVN_MFD_MBIST_TM_CNTRL_MFD0_CLB_SHIFT 0

/***************************************************************************
 *MEMC16_TM_CNTRL - MEMC16_0 and MEMC16_1 MBIST TM Control Register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: MEMC16_TM_CNTRL :: reserved0 [31:24] */
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL_reserved0_MASK        0xff000000
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL_reserved0_SHIFT       24

/* MEMC16_GFX_MISC :: MEMC16_TM_CNTRL :: MC_2_PFRI_FIFO [23:22] */
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL_MC_2_PFRI_FIFO_MASK   0x00c00000
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL_MC_2_PFRI_FIFO_SHIFT  22

/* MEMC16_GFX_MISC :: MEMC16_TM_CNTRL :: MC_2_RD_FIFO_1 [21:20] */
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL_MC_2_RD_FIFO_1_MASK   0x00300000
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL_MC_2_RD_FIFO_1_SHIFT  20

/* MEMC16_GFX_MISC :: MEMC16_TM_CNTRL :: MC_2_RD_FIFO_0 [19:18] */
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL_MC_2_RD_FIFO_0_MASK   0x000c0000
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL_MC_2_RD_FIFO_0_SHIFT  18

/* MEMC16_GFX_MISC :: MEMC16_TM_CNTRL :: MC_2_WR_FIFO_2 [17:16] */
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL_MC_2_WR_FIFO_2_MASK   0x00030000
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL_MC_2_WR_FIFO_2_SHIFT  16

/* MEMC16_GFX_MISC :: MEMC16_TM_CNTRL :: MC_2_WR_FIFO_1 [15:14] */
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL_MC_2_WR_FIFO_1_MASK   0x0000c000
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL_MC_2_WR_FIFO_1_SHIFT  14

/* MEMC16_GFX_MISC :: MEMC16_TM_CNTRL :: MC_2_WR_FIFO_0 [13:12] */
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL_MC_2_WR_FIFO_0_MASK   0x00003000
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL_MC_2_WR_FIFO_0_SHIFT  12

/* MEMC16_GFX_MISC :: MEMC16_TM_CNTRL :: MC_1_PFRI_FIFO [11:10] */
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL_MC_1_PFRI_FIFO_MASK   0x00000c00
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL_MC_1_PFRI_FIFO_SHIFT  10

/* MEMC16_GFX_MISC :: MEMC16_TM_CNTRL :: MC_1_RD_FIFO_1 [09:08] */
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL_MC_1_RD_FIFO_1_MASK   0x00000300
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL_MC_1_RD_FIFO_1_SHIFT  8

/* MEMC16_GFX_MISC :: MEMC16_TM_CNTRL :: MC_1_RD_FIFO_0 [07:06] */
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL_MC_1_RD_FIFO_0_MASK   0x000000c0
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL_MC_1_RD_FIFO_0_SHIFT  6

/* MEMC16_GFX_MISC :: MEMC16_TM_CNTRL :: MC_1_WR_FIFO_2 [05:04] */
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL_MC_1_WR_FIFO_2_MASK   0x00000030
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL_MC_1_WR_FIFO_2_SHIFT  4

/* MEMC16_GFX_MISC :: MEMC16_TM_CNTRL :: MC_1_WR_FIFO_1 [03:02] */
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL_MC_1_WR_FIFO_1_MASK   0x0000000c
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL_MC_1_WR_FIFO_1_SHIFT  2

/* MEMC16_GFX_MISC :: MEMC16_TM_CNTRL :: MC_1_WR_FIFO_0 [01:00] */
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL_MC_1_WR_FIFO_0_MASK   0x00000003
#define BCHP_MEMC16_GFX_MISC_MEMC16_TM_CNTRL_MC_1_WR_FIFO_0_SHIFT  0

/***************************************************************************
 *SCRATCH_0 - Scratch Register
 ***************************************************************************/
/* MEMC16_GFX_MISC :: SCRATCH_0 :: VALUE [31:00] */
#define BCHP_MEMC16_GFX_MISC_SCRATCH_0_VALUE_MASK                  0xffffffff
#define BCHP_MEMC16_GFX_MISC_SCRATCH_0_VALUE_SHIFT                 0

#endif /* #ifndef BCHP_MEMC16_GFX_MISC_H__ */

/* End of File */
