
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//lslogins_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402958 <.init>:
  402958:	stp	x29, x30, [sp, #-16]!
  40295c:	mov	x29, sp
  402960:	bl	403230 <ferror@plt+0x60>
  402964:	ldp	x29, x30, [sp], #16
  402968:	ret

Disassembly of section .plt:

0000000000402970 <memcpy@plt-0x20>:
  402970:	stp	x16, x30, [sp, #-16]!
  402974:	adrp	x16, 420000 <ferror@plt+0x1ce30>
  402978:	ldr	x17, [x16, #4088]
  40297c:	add	x16, x16, #0xff8
  402980:	br	x17
  402984:	nop
  402988:	nop
  40298c:	nop

0000000000402990 <memcpy@plt>:
  402990:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402994:	ldr	x17, [x16]
  402998:	add	x16, x16, #0x0
  40299c:	br	x17

00000000004029a0 <sd_journal_flush_matches@plt>:
  4029a0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  4029a4:	ldr	x17, [x16, #8]
  4029a8:	add	x16, x16, #0x8
  4029ac:	br	x17

00000000004029b0 <_exit@plt>:
  4029b0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  4029b4:	ldr	x17, [x16, #16]
  4029b8:	add	x16, x16, #0x10
  4029bc:	br	x17

00000000004029c0 <sd_journal_seek_tail@plt>:
  4029c0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  4029c4:	ldr	x17, [x16, #24]
  4029c8:	add	x16, x16, #0x18
  4029cc:	br	x17

00000000004029d0 <setuid@plt>:
  4029d0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  4029d4:	ldr	x17, [x16, #32]
  4029d8:	add	x16, x16, #0x20
  4029dc:	br	x17

00000000004029e0 <strtok@plt>:
  4029e0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  4029e4:	ldr	x17, [x16, #40]
  4029e8:	add	x16, x16, #0x28
  4029ec:	br	x17

00000000004029f0 <strtoul@plt>:
  4029f0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  4029f4:	ldr	x17, [x16, #48]
  4029f8:	add	x16, x16, #0x30
  4029fc:	br	x17

0000000000402a00 <strlen@plt>:
  402a00:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402a04:	ldr	x17, [x16, #56]
  402a08:	add	x16, x16, #0x38
  402a0c:	br	x17

0000000000402a10 <fputs@plt>:
  402a10:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402a14:	ldr	x17, [x16, #64]
  402a18:	add	x16, x16, #0x40
  402a1c:	br	x17

0000000000402a20 <syslog@plt>:
  402a20:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402a24:	ldr	x17, [x16, #72]
  402a28:	add	x16, x16, #0x48
  402a2c:	br	x17

0000000000402a30 <scols_line_set_data@plt>:
  402a30:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402a34:	ldr	x17, [x16, #80]
  402a38:	add	x16, x16, #0x50
  402a3c:	br	x17

0000000000402a40 <exit@plt>:
  402a40:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402a44:	ldr	x17, [x16, #88]
  402a48:	add	x16, x16, #0x58
  402a4c:	br	x17

0000000000402a50 <dup@plt>:
  402a50:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402a54:	ldr	x17, [x16, #96]
  402a58:	add	x16, x16, #0x60
  402a5c:	br	x17

0000000000402a60 <scols_line_refer_data@plt>:
  402a60:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402a64:	ldr	x17, [x16, #104]
  402a68:	add	x16, x16, #0x68
  402a6c:	br	x17

0000000000402a70 <twalk@plt>:
  402a70:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402a74:	ldr	x17, [x16, #112]
  402a78:	add	x16, x16, #0x70
  402a7c:	br	x17

0000000000402a80 <ulckpwdf@plt>:
  402a80:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402a84:	ldr	x17, [x16, #120]
  402a88:	add	x16, x16, #0x78
  402a8c:	br	x17

0000000000402a90 <strtoimax@plt>:
  402a90:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402a94:	ldr	x17, [x16, #128]
  402a98:	add	x16, x16, #0x80
  402a9c:	br	x17

0000000000402aa0 <getegid@plt>:
  402aa0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402aa4:	ldr	x17, [x16, #136]
  402aa8:	add	x16, x16, #0x88
  402aac:	br	x17

0000000000402ab0 <strtoll@plt>:
  402ab0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402ab4:	ldr	x17, [x16, #144]
  402ab8:	add	x16, x16, #0x90
  402abc:	br	x17

0000000000402ac0 <strtod@plt>:
  402ac0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402ac4:	ldr	x17, [x16, #152]
  402ac8:	add	x16, x16, #0x98
  402acc:	br	x17

0000000000402ad0 <scols_table_enable_noheadings@plt>:
  402ad0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402ad4:	ldr	x17, [x16, #160]
  402ad8:	add	x16, x16, #0xa0
  402adc:	br	x17

0000000000402ae0 <scols_table_new_column@plt>:
  402ae0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402ae4:	ldr	x17, [x16, #168]
  402ae8:	add	x16, x16, #0xa8
  402aec:	br	x17

0000000000402af0 <setutxent@plt>:
  402af0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402af4:	ldr	x17, [x16, #176]
  402af8:	add	x16, x16, #0xb0
  402afc:	br	x17

0000000000402b00 <scols_free_iter@plt>:
  402b00:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402b04:	ldr	x17, [x16, #184]
  402b08:	add	x16, x16, #0xb8
  402b0c:	br	x17

0000000000402b10 <localtime_r@plt>:
  402b10:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402b14:	ldr	x17, [x16, #192]
  402b18:	add	x16, x16, #0xc0
  402b1c:	br	x17

0000000000402b20 <setenv@plt>:
  402b20:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402b24:	ldr	x17, [x16, #200]
  402b28:	add	x16, x16, #0xc8
  402b2c:	br	x17

0000000000402b30 <getgrnam@plt>:
  402b30:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402b34:	ldr	x17, [x16, #208]
  402b38:	add	x16, x16, #0xd0
  402b3c:	br	x17

0000000000402b40 <sprintf@plt>:
  402b40:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402b44:	ldr	x17, [x16, #216]
  402b48:	add	x16, x16, #0xd8
  402b4c:	br	x17

0000000000402b50 <getuid@plt>:
  402b50:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402b54:	ldr	x17, [x16, #224]
  402b58:	add	x16, x16, #0xe0
  402b5c:	br	x17

0000000000402b60 <opendir@plt>:
  402b60:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402b64:	ldr	x17, [x16, #232]
  402b68:	add	x16, x16, #0xe8
  402b6c:	br	x17

0000000000402b70 <strftime@plt>:
  402b70:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402b74:	ldr	x17, [x16, #240]
  402b78:	add	x16, x16, #0xf0
  402b7c:	br	x17

0000000000402b80 <__cxa_atexit@plt>:
  402b80:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402b84:	ldr	x17, [x16, #248]
  402b88:	add	x16, x16, #0xf8
  402b8c:	br	x17

0000000000402b90 <fputc@plt>:
  402b90:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402b94:	ldr	x17, [x16, #256]
  402b98:	add	x16, x16, #0x100
  402b9c:	br	x17

0000000000402ba0 <scols_table_enable_raw@plt>:
  402ba0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402ba4:	ldr	x17, [x16, #264]
  402ba8:	add	x16, x16, #0x108
  402bac:	br	x17

0000000000402bb0 <scols_table_set_line_separator@plt>:
  402bb0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402bb4:	ldr	x17, [x16, #272]
  402bb8:	add	x16, x16, #0x110
  402bbc:	br	x17

0000000000402bc0 <sd_journal_get_data@plt>:
  402bc0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402bc4:	ldr	x17, [x16, #280]
  402bc8:	add	x16, x16, #0x118
  402bcc:	br	x17

0000000000402bd0 <scols_table_set_column_separator@plt>:
  402bd0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402bd4:	ldr	x17, [x16, #288]
  402bd8:	add	x16, x16, #0x120
  402bdc:	br	x17

0000000000402be0 <strptime@plt>:
  402be0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402be4:	ldr	x17, [x16, #296]
  402be8:	add	x16, x16, #0x128
  402bec:	br	x17

0000000000402bf0 <snprintf@plt>:
  402bf0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402bf4:	ldr	x17, [x16, #304]
  402bf8:	add	x16, x16, #0x130
  402bfc:	br	x17

0000000000402c00 <localeconv@plt>:
  402c00:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402c04:	ldr	x17, [x16, #312]
  402c08:	add	x16, x16, #0x138
  402c0c:	br	x17

0000000000402c10 <sd_journal_open@plt>:
  402c10:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402c14:	ldr	x17, [x16, #320]
  402c18:	add	x16, x16, #0x140
  402c1c:	br	x17

0000000000402c20 <fileno@plt>:
  402c20:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402c24:	ldr	x17, [x16, #328]
  402c28:	add	x16, x16, #0x148
  402c2c:	br	x17

0000000000402c30 <fclose@plt>:
  402c30:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402c34:	ldr	x17, [x16, #336]
  402c38:	add	x16, x16, #0x150
  402c3c:	br	x17

0000000000402c40 <sd_journal_add_match@plt>:
  402c40:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402c44:	ldr	x17, [x16, #344]
  402c48:	add	x16, x16, #0x158
  402c4c:	br	x17

0000000000402c50 <fopen@plt>:
  402c50:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402c54:	ldr	x17, [x16, #352]
  402c58:	add	x16, x16, #0x160
  402c5c:	br	x17

0000000000402c60 <time@plt>:
  402c60:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402c64:	ldr	x17, [x16, #360]
  402c68:	add	x16, x16, #0x168
  402c6c:	br	x17

0000000000402c70 <malloc@plt>:
  402c70:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402c74:	ldr	x17, [x16, #368]
  402c78:	add	x16, x16, #0x170
  402c7c:	br	x17

0000000000402c80 <open@plt>:
  402c80:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402c84:	ldr	x17, [x16, #376]
  402c88:	add	x16, x16, #0x178
  402c8c:	br	x17

0000000000402c90 <strncmp@plt>:
  402c90:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402c94:	ldr	x17, [x16, #384]
  402c98:	add	x16, x16, #0x180
  402c9c:	br	x17

0000000000402ca0 <bindtextdomain@plt>:
  402ca0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402ca4:	ldr	x17, [x16, #392]
  402ca8:	add	x16, x16, #0x188
  402cac:	br	x17

0000000000402cb0 <__libc_start_main@plt>:
  402cb0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402cb4:	ldr	x17, [x16, #400]
  402cb8:	add	x16, x16, #0x190
  402cbc:	br	x17

0000000000402cc0 <fgetc@plt>:
  402cc0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402cc4:	ldr	x17, [x16, #408]
  402cc8:	add	x16, x16, #0x198
  402ccc:	br	x17

0000000000402cd0 <sd_journal_previous_skip@plt>:
  402cd0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402cd4:	ldr	x17, [x16, #416]
  402cd8:	add	x16, x16, #0x1a0
  402cdc:	br	x17

0000000000402ce0 <memset@plt>:
  402ce0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402ce4:	ldr	x17, [x16, #424]
  402ce8:	add	x16, x16, #0x1a8
  402cec:	br	x17

0000000000402cf0 <fdopen@plt>:
  402cf0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402cf4:	ldr	x17, [x16, #432]
  402cf8:	add	x16, x16, #0x1b0
  402cfc:	br	x17

0000000000402d00 <gettimeofday@plt>:
  402d00:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402d04:	ldr	x17, [x16, #440]
  402d08:	add	x16, x16, #0x1b8
  402d0c:	br	x17

0000000000402d10 <getpwnam@plt>:
  402d10:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402d14:	ldr	x17, [x16, #448]
  402d18:	add	x16, x16, #0x1c0
  402d1c:	br	x17

0000000000402d20 <gmtime_r@plt>:
  402d20:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402d24:	ldr	x17, [x16, #456]
  402d28:	add	x16, x16, #0x1c8
  402d2c:	br	x17

0000000000402d30 <scols_new_table@plt>:
  402d30:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402d34:	ldr	x17, [x16, #464]
  402d38:	add	x16, x16, #0x1d0
  402d3c:	br	x17

0000000000402d40 <scols_table_enable_export@plt>:
  402d40:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402d44:	ldr	x17, [x16, #472]
  402d48:	add	x16, x16, #0x1d8
  402d4c:	br	x17

0000000000402d50 <tsearch@plt>:
  402d50:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402d54:	ldr	x17, [x16, #480]
  402d58:	add	x16, x16, #0x1e0
  402d5c:	br	x17

0000000000402d60 <getspnam@plt>:
  402d60:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402d64:	ldr	x17, [x16, #488]
  402d68:	add	x16, x16, #0x1e8
  402d6c:	br	x17

0000000000402d70 <calloc@plt>:
  402d70:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402d74:	ldr	x17, [x16, #496]
  402d78:	add	x16, x16, #0x1f0
  402d7c:	br	x17

0000000000402d80 <sd_journal_close@plt>:
  402d80:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402d84:	ldr	x17, [x16, #504]
  402d88:	add	x16, x16, #0x1f8
  402d8c:	br	x17

0000000000402d90 <strcasecmp@plt>:
  402d90:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402d94:	ldr	x17, [x16, #512]
  402d98:	add	x16, x16, #0x200
  402d9c:	br	x17

0000000000402da0 <readdir@plt>:
  402da0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402da4:	ldr	x17, [x16, #520]
  402da8:	add	x16, x16, #0x208
  402dac:	br	x17

0000000000402db0 <realloc@plt>:
  402db0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402db4:	ldr	x17, [x16, #528]
  402db8:	add	x16, x16, #0x210
  402dbc:	br	x17

0000000000402dc0 <lckpwdf@plt>:
  402dc0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402dc4:	ldr	x17, [x16, #536]
  402dc8:	add	x16, x16, #0x218
  402dcc:	br	x17

0000000000402dd0 <strdup@plt>:
  402dd0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402dd4:	ldr	x17, [x16, #544]
  402dd8:	add	x16, x16, #0x220
  402ddc:	br	x17

0000000000402de0 <scols_table_new_line@plt>:
  402de0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402de4:	ldr	x17, [x16, #552]
  402de8:	add	x16, x16, #0x228
  402dec:	br	x17

0000000000402df0 <closedir@plt>:
  402df0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402df4:	ldr	x17, [x16, #560]
  402df8:	add	x16, x16, #0x230
  402dfc:	br	x17

0000000000402e00 <scols_unref_table@plt>:
  402e00:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402e04:	ldr	x17, [x16, #568]
  402e08:	add	x16, x16, #0x238
  402e0c:	br	x17

0000000000402e10 <close@plt>:
  402e10:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402e14:	ldr	x17, [x16, #576]
  402e18:	add	x16, x16, #0x240
  402e1c:	br	x17

0000000000402e20 <__gmon_start__@plt>:
  402e20:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402e24:	ldr	x17, [x16, #584]
  402e28:	add	x16, x16, #0x248
  402e2c:	br	x17

0000000000402e30 <mktime@plt>:
  402e30:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402e34:	ldr	x17, [x16, #592]
  402e38:	add	x16, x16, #0x250
  402e3c:	br	x17

0000000000402e40 <strtoumax@plt>:
  402e40:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402e44:	ldr	x17, [x16, #600]
  402e48:	add	x16, x16, #0x258
  402e4c:	br	x17

0000000000402e50 <abort@plt>:
  402e50:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402e54:	ldr	x17, [x16, #608]
  402e58:	add	x16, x16, #0x260
  402e5c:	br	x17

0000000000402e60 <access@plt>:
  402e60:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402e64:	ldr	x17, [x16, #616]
  402e68:	add	x16, x16, #0x268
  402e6c:	br	x17

0000000000402e70 <tdestroy@plt>:
  402e70:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402e74:	ldr	x17, [x16, #624]
  402e78:	add	x16, x16, #0x270
  402e7c:	br	x17

0000000000402e80 <memcmp@plt>:
  402e80:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402e84:	ldr	x17, [x16, #632]
  402e88:	add	x16, x16, #0x278
  402e8c:	br	x17

0000000000402e90 <textdomain@plt>:
  402e90:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402e94:	ldr	x17, [x16, #640]
  402e98:	add	x16, x16, #0x280
  402e9c:	br	x17

0000000000402ea0 <getopt_long@plt>:
  402ea0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402ea4:	ldr	x17, [x16, #648]
  402ea8:	add	x16, x16, #0x288
  402eac:	br	x17

0000000000402eb0 <strcmp@plt>:
  402eb0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402eb4:	ldr	x17, [x16, #656]
  402eb8:	add	x16, x16, #0x290
  402ebc:	br	x17

0000000000402ec0 <getpwuid@plt>:
  402ec0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402ec4:	ldr	x17, [x16, #664]
  402ec8:	add	x16, x16, #0x298
  402ecc:	br	x17

0000000000402ed0 <warn@plt>:
  402ed0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402ed4:	ldr	x17, [x16, #672]
  402ed8:	add	x16, x16, #0x2a0
  402edc:	br	x17

0000000000402ee0 <__ctype_b_loc@plt>:
  402ee0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402ee4:	ldr	x17, [x16, #680]
  402ee8:	add	x16, x16, #0x2a8
  402eec:	br	x17

0000000000402ef0 <scols_line_get_cell@plt>:
  402ef0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402ef4:	ldr	x17, [x16, #688]
  402ef8:	add	x16, x16, #0x2b0
  402efc:	br	x17

0000000000402f00 <strtol@plt>:
  402f00:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402f04:	ldr	x17, [x16, #696]
  402f08:	add	x16, x16, #0x2b8
  402f0c:	br	x17

0000000000402f10 <scols_table_next_column@plt>:
  402f10:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402f14:	ldr	x17, [x16, #704]
  402f18:	add	x16, x16, #0x2c0
  402f1c:	br	x17

0000000000402f20 <utmpxname@plt>:
  402f20:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402f24:	ldr	x17, [x16, #712]
  402f28:	add	x16, x16, #0x2c8
  402f2c:	br	x17

0000000000402f30 <setreuid@plt>:
  402f30:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402f34:	ldr	x17, [x16, #720]
  402f38:	add	x16, x16, #0x2d0
  402f3c:	br	x17

0000000000402f40 <scols_cell_get_data@plt>:
  402f40:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402f44:	ldr	x17, [x16, #728]
  402f48:	add	x16, x16, #0x2d8
  402f4c:	br	x17

0000000000402f50 <free@plt>:
  402f50:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402f54:	ldr	x17, [x16, #736]
  402f58:	add	x16, x16, #0x2e0
  402f5c:	br	x17

0000000000402f60 <sd_journal_next@plt>:
  402f60:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402f64:	ldr	x17, [x16, #744]
  402f68:	add	x16, x16, #0x2e8
  402f6c:	br	x17

0000000000402f70 <endutxent@plt>:
  402f70:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402f74:	ldr	x17, [x16, #752]
  402f78:	add	x16, x16, #0x2f0
  402f7c:	br	x17

0000000000402f80 <sd_journal_get_realtime_usec@plt>:
  402f80:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402f84:	ldr	x17, [x16, #760]
  402f88:	add	x16, x16, #0x2f8
  402f8c:	br	x17

0000000000402f90 <getgrouplist@plt>:
  402f90:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402f94:	ldr	x17, [x16, #768]
  402f98:	add	x16, x16, #0x300
  402f9c:	br	x17

0000000000402fa0 <strncasecmp@plt>:
  402fa0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402fa4:	ldr	x17, [x16, #776]
  402fa8:	add	x16, x16, #0x308
  402fac:	br	x17

0000000000402fb0 <nanosleep@plt>:
  402fb0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402fb4:	ldr	x17, [x16, #784]
  402fb8:	add	x16, x16, #0x310
  402fbc:	br	x17

0000000000402fc0 <vasprintf@plt>:
  402fc0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402fc4:	ldr	x17, [x16, #792]
  402fc8:	add	x16, x16, #0x318
  402fcc:	br	x17

0000000000402fd0 <setregid@plt>:
  402fd0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402fd4:	ldr	x17, [x16, #800]
  402fd8:	add	x16, x16, #0x320
  402fdc:	br	x17

0000000000402fe0 <strndup@plt>:
  402fe0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402fe4:	ldr	x17, [x16, #808]
  402fe8:	add	x16, x16, #0x328
  402fec:	br	x17

0000000000402ff0 <strspn@plt>:
  402ff0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  402ff4:	ldr	x17, [x16, #816]
  402ff8:	add	x16, x16, #0x330
  402ffc:	br	x17

0000000000403000 <strchr@plt>:
  403000:	adrp	x16, 421000 <ferror@plt+0x1de30>
  403004:	ldr	x17, [x16, #824]
  403008:	add	x16, x16, #0x338
  40300c:	br	x17

0000000000403010 <fflush@plt>:
  403010:	adrp	x16, 421000 <ferror@plt+0x1de30>
  403014:	ldr	x17, [x16, #832]
  403018:	add	x16, x16, #0x340
  40301c:	br	x17

0000000000403020 <scols_table_get_line@plt>:
  403020:	adrp	x16, 421000 <ferror@plt+0x1de30>
  403024:	ldr	x17, [x16, #840]
  403028:	add	x16, x16, #0x348
  40302c:	br	x17

0000000000403030 <dirfd@plt>:
  403030:	adrp	x16, 421000 <ferror@plt+0x1de30>
  403034:	ldr	x17, [x16, #848]
  403038:	add	x16, x16, #0x350
  40303c:	br	x17

0000000000403040 <scols_print_table@plt>:
  403040:	adrp	x16, 421000 <ferror@plt+0x1de30>
  403044:	ldr	x17, [x16, #856]
  403048:	add	x16, x16, #0x358
  40304c:	br	x17

0000000000403050 <warnx@plt>:
  403050:	adrp	x16, 421000 <ferror@plt+0x1de30>
  403054:	ldr	x17, [x16, #864]
  403058:	add	x16, x16, #0x360
  40305c:	br	x17

0000000000403060 <read@plt>:
  403060:	adrp	x16, 421000 <ferror@plt+0x1de30>
  403064:	ldr	x17, [x16, #872]
  403068:	add	x16, x16, #0x368
  40306c:	br	x17

0000000000403070 <getpwent@plt>:
  403070:	adrp	x16, 421000 <ferror@plt+0x1de30>
  403074:	ldr	x17, [x16, #880]
  403078:	add	x16, x16, #0x370
  40307c:	br	x17

0000000000403080 <scols_new_iter@plt>:
  403080:	adrp	x16, 421000 <ferror@plt+0x1de30>
  403084:	ldr	x17, [x16, #888]
  403088:	add	x16, x16, #0x378
  40308c:	br	x17

0000000000403090 <strstr@plt>:
  403090:	adrp	x16, 421000 <ferror@plt+0x1de30>
  403094:	ldr	x17, [x16, #896]
  403098:	add	x16, x16, #0x380
  40309c:	br	x17

00000000004030a0 <__isoc99_sscanf@plt>:
  4030a0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  4030a4:	ldr	x17, [x16, #904]
  4030a8:	add	x16, x16, #0x388
  4030ac:	br	x17

00000000004030b0 <errx@plt>:
  4030b0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  4030b4:	ldr	x17, [x16, #912]
  4030b8:	add	x16, x16, #0x390
  4030bc:	br	x17

00000000004030c0 <strcspn@plt>:
  4030c0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  4030c4:	ldr	x17, [x16, #920]
  4030c8:	add	x16, x16, #0x398
  4030cc:	br	x17

00000000004030d0 <openat@plt>:
  4030d0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  4030d4:	ldr	x17, [x16, #928]
  4030d8:	add	x16, x16, #0x3a0
  4030dc:	br	x17

00000000004030e0 <printf@plt>:
  4030e0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  4030e4:	ldr	x17, [x16, #936]
  4030e8:	add	x16, x16, #0x3a8
  4030ec:	br	x17

00000000004030f0 <__assert_fail@plt>:
  4030f0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  4030f4:	ldr	x17, [x16, #944]
  4030f8:	add	x16, x16, #0x3b0
  4030fc:	br	x17

0000000000403100 <__errno_location@plt>:
  403100:	adrp	x16, 421000 <ferror@plt+0x1de30>
  403104:	ldr	x17, [x16, #952]
  403108:	add	x16, x16, #0x3b8
  40310c:	br	x17

0000000000403110 <__xstat@plt>:
  403110:	adrp	x16, 421000 <ferror@plt+0x1de30>
  403114:	ldr	x17, [x16, #960]
  403118:	add	x16, x16, #0x3c0
  40311c:	br	x17

0000000000403120 <getgrgid@plt>:
  403120:	adrp	x16, 421000 <ferror@plt+0x1de30>
  403124:	ldr	x17, [x16, #968]
  403128:	add	x16, x16, #0x3c8
  40312c:	br	x17

0000000000403130 <getutxent@plt>:
  403130:	adrp	x16, 421000 <ferror@plt+0x1de30>
  403134:	ldr	x17, [x16, #976]
  403138:	add	x16, x16, #0x3d0
  40313c:	br	x17

0000000000403140 <asctime_r@plt>:
  403140:	adrp	x16, 421000 <ferror@plt+0x1de30>
  403144:	ldr	x17, [x16, #984]
  403148:	add	x16, x16, #0x3d8
  40314c:	br	x17

0000000000403150 <sd_journal_open_directory@plt>:
  403150:	adrp	x16, 421000 <ferror@plt+0x1de30>
  403154:	ldr	x17, [x16, #992]
  403158:	add	x16, x16, #0x3e0
  40315c:	br	x17

0000000000403160 <gettext@plt>:
  403160:	adrp	x16, 421000 <ferror@plt+0x1de30>
  403164:	ldr	x17, [x16, #1000]
  403168:	add	x16, x16, #0x3e8
  40316c:	br	x17

0000000000403170 <fprintf@plt>:
  403170:	adrp	x16, 421000 <ferror@plt+0x1de30>
  403174:	ldr	x17, [x16, #1008]
  403178:	add	x16, x16, #0x3f0
  40317c:	br	x17

0000000000403180 <fgets@plt>:
  403180:	adrp	x16, 421000 <ferror@plt+0x1de30>
  403184:	ldr	x17, [x16, #1016]
  403188:	add	x16, x16, #0x3f8
  40318c:	br	x17

0000000000403190 <scols_init_debug@plt>:
  403190:	adrp	x16, 421000 <ferror@plt+0x1de30>
  403194:	ldr	x17, [x16, #1024]
  403198:	add	x16, x16, #0x400
  40319c:	br	x17

00000000004031a0 <err@plt>:
  4031a0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  4031a4:	ldr	x17, [x16, #1032]
  4031a8:	add	x16, x16, #0x408
  4031ac:	br	x17

00000000004031b0 <setlocale@plt>:
  4031b0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  4031b4:	ldr	x17, [x16, #1040]
  4031b8:	add	x16, x16, #0x410
  4031bc:	br	x17

00000000004031c0 <__fxstatat@plt>:
  4031c0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  4031c4:	ldr	x17, [x16, #1048]
  4031c8:	add	x16, x16, #0x418
  4031cc:	br	x17

00000000004031d0 <ferror@plt>:
  4031d0:	adrp	x16, 421000 <ferror@plt+0x1de30>
  4031d4:	ldr	x17, [x16, #1056]
  4031d8:	add	x16, x16, #0x420
  4031dc:	br	x17

Disassembly of section .text:

00000000004031e0 <.text>:
  4031e0:	mov	x29, #0x0                   	// #0
  4031e4:	mov	x30, #0x0                   	// #0
  4031e8:	mov	x5, x0
  4031ec:	ldr	x1, [sp]
  4031f0:	add	x2, sp, #0x8
  4031f4:	mov	x6, sp
  4031f8:	movz	x0, #0x0, lsl #48
  4031fc:	movk	x0, #0x0, lsl #32
  403200:	movk	x0, #0x40, lsl #16
  403204:	movk	x0, #0x6a14
  403208:	movz	x3, #0x0, lsl #48
  40320c:	movk	x3, #0x0, lsl #32
  403210:	movk	x3, #0x40, lsl #16
  403214:	movk	x3, #0xcda0
  403218:	movz	x4, #0x0, lsl #48
  40321c:	movk	x4, #0x0, lsl #32
  403220:	movk	x4, #0x40, lsl #16
  403224:	movk	x4, #0xce20
  403228:	bl	402cb0 <__libc_start_main@plt>
  40322c:	bl	402e50 <abort@plt>
  403230:	adrp	x0, 420000 <ferror@plt+0x1ce30>
  403234:	ldr	x0, [x0, #4064]
  403238:	cbz	x0, 403240 <ferror@plt+0x70>
  40323c:	b	402e20 <__gmon_start__@plt>
  403240:	ret
  403244:	stp	x29, x30, [sp, #-32]!
  403248:	mov	x29, sp
  40324c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  403250:	add	x0, x0, #0x450
  403254:	str	x0, [sp, #24]
  403258:	ldr	x0, [sp, #24]
  40325c:	str	x0, [sp, #24]
  403260:	ldr	x1, [sp, #24]
  403264:	adrp	x0, 421000 <ferror@plt+0x1de30>
  403268:	add	x0, x0, #0x450
  40326c:	cmp	x1, x0
  403270:	b.eq	4032ac <ferror@plt+0xdc>  // b.none
  403274:	adrp	x0, 40c000 <ferror@plt+0x8e30>
  403278:	add	x0, x0, #0xe80
  40327c:	ldr	x0, [x0]
  403280:	str	x0, [sp, #16]
  403284:	ldr	x0, [sp, #16]
  403288:	str	x0, [sp, #16]
  40328c:	ldr	x0, [sp, #16]
  403290:	cmp	x0, #0x0
  403294:	b.eq	4032b0 <ferror@plt+0xe0>  // b.none
  403298:	ldr	x1, [sp, #16]
  40329c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4032a0:	add	x0, x0, #0x450
  4032a4:	blr	x1
  4032a8:	b	4032b0 <ferror@plt+0xe0>
  4032ac:	nop
  4032b0:	ldp	x29, x30, [sp], #32
  4032b4:	ret
  4032b8:	stp	x29, x30, [sp, #-48]!
  4032bc:	mov	x29, sp
  4032c0:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4032c4:	add	x0, x0, #0x450
  4032c8:	str	x0, [sp, #40]
  4032cc:	ldr	x0, [sp, #40]
  4032d0:	str	x0, [sp, #40]
  4032d4:	ldr	x1, [sp, #40]
  4032d8:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4032dc:	add	x0, x0, #0x450
  4032e0:	sub	x0, x1, x0
  4032e4:	asr	x0, x0, #3
  4032e8:	lsr	x1, x0, #63
  4032ec:	add	x0, x1, x0
  4032f0:	asr	x0, x0, #1
  4032f4:	str	x0, [sp, #32]
  4032f8:	ldr	x0, [sp, #32]
  4032fc:	cmp	x0, #0x0
  403300:	b.eq	403340 <ferror@plt+0x170>  // b.none
  403304:	adrp	x0, 40c000 <ferror@plt+0x8e30>
  403308:	add	x0, x0, #0xe88
  40330c:	ldr	x0, [x0]
  403310:	str	x0, [sp, #24]
  403314:	ldr	x0, [sp, #24]
  403318:	str	x0, [sp, #24]
  40331c:	ldr	x0, [sp, #24]
  403320:	cmp	x0, #0x0
  403324:	b.eq	403344 <ferror@plt+0x174>  // b.none
  403328:	ldr	x2, [sp, #24]
  40332c:	ldr	x1, [sp, #32]
  403330:	adrp	x0, 421000 <ferror@plt+0x1de30>
  403334:	add	x0, x0, #0x450
  403338:	blr	x2
  40333c:	b	403344 <ferror@plt+0x174>
  403340:	nop
  403344:	ldp	x29, x30, [sp], #48
  403348:	ret
  40334c:	stp	x29, x30, [sp, #-16]!
  403350:	mov	x29, sp
  403354:	adrp	x0, 421000 <ferror@plt+0x1de30>
  403358:	add	x0, x0, #0x478
  40335c:	ldrb	w0, [x0]
  403360:	and	x0, x0, #0xff
  403364:	cmp	x0, #0x0
  403368:	b.ne	403384 <ferror@plt+0x1b4>  // b.any
  40336c:	bl	403244 <ferror@plt+0x74>
  403370:	adrp	x0, 421000 <ferror@plt+0x1de30>
  403374:	add	x0, x0, #0x478
  403378:	mov	w1, #0x1                   	// #1
  40337c:	strb	w1, [x0]
  403380:	b	403388 <ferror@plt+0x1b8>
  403384:	nop
  403388:	ldp	x29, x30, [sp], #16
  40338c:	ret
  403390:	stp	x29, x30, [sp, #-16]!
  403394:	mov	x29, sp
  403398:	bl	4032b8 <ferror@plt+0xe8>
  40339c:	nop
  4033a0:	ldp	x29, x30, [sp], #16
  4033a4:	ret
  4033a8:	stp	x29, x30, [sp, #-48]!
  4033ac:	mov	x29, sp
  4033b0:	str	x0, [sp, #24]
  4033b4:	bl	403100 <__errno_location@plt>
  4033b8:	str	wzr, [x0]
  4033bc:	ldr	x0, [sp, #24]
  4033c0:	bl	4031d0 <ferror@plt>
  4033c4:	cmp	w0, #0x0
  4033c8:	b.ne	403424 <ferror@plt+0x254>  // b.any
  4033cc:	ldr	x0, [sp, #24]
  4033d0:	bl	403010 <fflush@plt>
  4033d4:	cmp	w0, #0x0
  4033d8:	b.ne	403424 <ferror@plt+0x254>  // b.any
  4033dc:	ldr	x0, [sp, #24]
  4033e0:	bl	402c20 <fileno@plt>
  4033e4:	str	w0, [sp, #44]
  4033e8:	ldr	w0, [sp, #44]
  4033ec:	cmp	w0, #0x0
  4033f0:	b.lt	40342c <ferror@plt+0x25c>  // b.tstop
  4033f4:	ldr	w0, [sp, #44]
  4033f8:	bl	402a50 <dup@plt>
  4033fc:	str	w0, [sp, #44]
  403400:	ldr	w0, [sp, #44]
  403404:	cmp	w0, #0x0
  403408:	b.lt	40342c <ferror@plt+0x25c>  // b.tstop
  40340c:	ldr	w0, [sp, #44]
  403410:	bl	402e10 <close@plt>
  403414:	cmp	w0, #0x0
  403418:	b.ne	40342c <ferror@plt+0x25c>  // b.any
  40341c:	mov	w0, #0x0                   	// #0
  403420:	b	40344c <ferror@plt+0x27c>
  403424:	nop
  403428:	b	403430 <ferror@plt+0x260>
  40342c:	nop
  403430:	bl	403100 <__errno_location@plt>
  403434:	ldr	w0, [x0]
  403438:	cmp	w0, #0x9
  40343c:	b.ne	403448 <ferror@plt+0x278>  // b.any
  403440:	mov	w0, #0x0                   	// #0
  403444:	b	40344c <ferror@plt+0x27c>
  403448:	mov	w0, #0xffffffff            	// #-1
  40344c:	ldp	x29, x30, [sp], #48
  403450:	ret
  403454:	stp	x29, x30, [sp, #-16]!
  403458:	mov	x29, sp
  40345c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  403460:	add	x0, x0, #0x468
  403464:	ldr	x0, [x0]
  403468:	bl	4033a8 <ferror@plt+0x1d8>
  40346c:	cmp	w0, #0x0
  403470:	b.eq	4034c0 <ferror@plt+0x2f0>  // b.none
  403474:	bl	403100 <__errno_location@plt>
  403478:	ldr	w0, [x0]
  40347c:	cmp	w0, #0x20
  403480:	b.eq	4034c0 <ferror@plt+0x2f0>  // b.none
  403484:	bl	403100 <__errno_location@plt>
  403488:	ldr	w0, [x0]
  40348c:	cmp	w0, #0x0
  403490:	b.eq	4034a8 <ferror@plt+0x2d8>  // b.none
  403494:	adrp	x0, 40c000 <ferror@plt+0x8e30>
  403498:	add	x0, x0, #0xe90
  40349c:	bl	403160 <gettext@plt>
  4034a0:	bl	402ed0 <warn@plt>
  4034a4:	b	4034b8 <ferror@plt+0x2e8>
  4034a8:	adrp	x0, 40c000 <ferror@plt+0x8e30>
  4034ac:	add	x0, x0, #0xe90
  4034b0:	bl	403160 <gettext@plt>
  4034b4:	bl	403050 <warnx@plt>
  4034b8:	mov	w0, #0x1                   	// #1
  4034bc:	bl	4029b0 <_exit@plt>
  4034c0:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4034c4:	add	x0, x0, #0x450
  4034c8:	ldr	x0, [x0]
  4034cc:	bl	4033a8 <ferror@plt+0x1d8>
  4034d0:	cmp	w0, #0x0
  4034d4:	b.eq	4034e0 <ferror@plt+0x310>  // b.none
  4034d8:	mov	w0, #0x1                   	// #1
  4034dc:	bl	4029b0 <_exit@plt>
  4034e0:	nop
  4034e4:	ldp	x29, x30, [sp], #16
  4034e8:	ret
  4034ec:	stp	x29, x30, [sp, #-16]!
  4034f0:	mov	x29, sp
  4034f4:	adrp	x0, 403000 <strchr@plt>
  4034f8:	add	x0, x0, #0x454
  4034fc:	bl	40ce28 <ferror@plt+0x9c58>
  403500:	nop
  403504:	ldp	x29, x30, [sp], #16
  403508:	ret
  40350c:	stp	x29, x30, [sp, #-48]!
  403510:	mov	x29, sp
  403514:	str	x0, [sp, #24]
  403518:	ldr	x0, [sp, #24]
  40351c:	bl	402c70 <malloc@plt>
  403520:	str	x0, [sp, #40]
  403524:	ldr	x0, [sp, #40]
  403528:	cmp	x0, #0x0
  40352c:	b.ne	403550 <ferror@plt+0x380>  // b.any
  403530:	ldr	x0, [sp, #24]
  403534:	cmp	x0, #0x0
  403538:	b.eq	403550 <ferror@plt+0x380>  // b.none
  40353c:	ldr	x2, [sp, #24]
  403540:	adrp	x0, 40c000 <ferror@plt+0x8e30>
  403544:	add	x1, x0, #0xea0
  403548:	mov	w0, #0x1                   	// #1
  40354c:	bl	4031a0 <err@plt>
  403550:	ldr	x0, [sp, #40]
  403554:	ldp	x29, x30, [sp], #48
  403558:	ret
  40355c:	stp	x29, x30, [sp, #-48]!
  403560:	mov	x29, sp
  403564:	str	x0, [sp, #24]
  403568:	str	x1, [sp, #16]
  40356c:	ldr	x1, [sp, #16]
  403570:	ldr	x0, [sp, #24]
  403574:	bl	402db0 <realloc@plt>
  403578:	str	x0, [sp, #40]
  40357c:	ldr	x0, [sp, #40]
  403580:	cmp	x0, #0x0
  403584:	b.ne	4035a8 <ferror@plt+0x3d8>  // b.any
  403588:	ldr	x0, [sp, #16]
  40358c:	cmp	x0, #0x0
  403590:	b.eq	4035a8 <ferror@plt+0x3d8>  // b.none
  403594:	ldr	x2, [sp, #16]
  403598:	adrp	x0, 40c000 <ferror@plt+0x8e30>
  40359c:	add	x1, x0, #0xea0
  4035a0:	mov	w0, #0x1                   	// #1
  4035a4:	bl	4031a0 <err@plt>
  4035a8:	ldr	x0, [sp, #40]
  4035ac:	ldp	x29, x30, [sp], #48
  4035b0:	ret
  4035b4:	stp	x29, x30, [sp, #-48]!
  4035b8:	mov	x29, sp
  4035bc:	str	x0, [sp, #24]
  4035c0:	str	x1, [sp, #16]
  4035c4:	ldr	x1, [sp, #16]
  4035c8:	ldr	x0, [sp, #24]
  4035cc:	bl	402d70 <calloc@plt>
  4035d0:	str	x0, [sp, #40]
  4035d4:	ldr	x0, [sp, #40]
  4035d8:	cmp	x0, #0x0
  4035dc:	b.ne	40360c <ferror@plt+0x43c>  // b.any
  4035e0:	ldr	x0, [sp, #16]
  4035e4:	cmp	x0, #0x0
  4035e8:	b.eq	40360c <ferror@plt+0x43c>  // b.none
  4035ec:	ldr	x0, [sp, #24]
  4035f0:	cmp	x0, #0x0
  4035f4:	b.eq	40360c <ferror@plt+0x43c>  // b.none
  4035f8:	ldr	x2, [sp, #16]
  4035fc:	adrp	x0, 40c000 <ferror@plt+0x8e30>
  403600:	add	x1, x0, #0xea0
  403604:	mov	w0, #0x1                   	// #1
  403608:	bl	4031a0 <err@plt>
  40360c:	ldr	x0, [sp, #40]
  403610:	ldp	x29, x30, [sp], #48
  403614:	ret
  403618:	stp	x29, x30, [sp, #-48]!
  40361c:	mov	x29, sp
  403620:	str	x0, [sp, #24]
  403624:	ldr	x0, [sp, #24]
  403628:	cmp	x0, #0x0
  40362c:	b.ne	403650 <ferror@plt+0x480>  // b.any
  403630:	adrp	x0, 40e000 <ferror@plt+0xae30>
  403634:	add	x3, x0, #0x6c8
  403638:	mov	w2, #0x4a                  	// #74
  40363c:	adrp	x0, 40c000 <ferror@plt+0x8e30>
  403640:	add	x1, x0, #0xec0
  403644:	adrp	x0, 40c000 <ferror@plt+0x8e30>
  403648:	add	x0, x0, #0xed8
  40364c:	bl	4030f0 <__assert_fail@plt>
  403650:	ldr	x0, [sp, #24]
  403654:	bl	402dd0 <strdup@plt>
  403658:	str	x0, [sp, #40]
  40365c:	ldr	x0, [sp, #40]
  403660:	cmp	x0, #0x0
  403664:	b.ne	403678 <ferror@plt+0x4a8>  // b.any
  403668:	adrp	x0, 40c000 <ferror@plt+0x8e30>
  40366c:	add	x1, x0, #0xee0
  403670:	mov	w0, #0x1                   	// #1
  403674:	bl	4031a0 <err@plt>
  403678:	ldr	x0, [sp, #40]
  40367c:	ldp	x29, x30, [sp], #48
  403680:	ret
  403684:	stp	x29, x30, [sp, #-288]!
  403688:	mov	x29, sp
  40368c:	str	x0, [sp, #56]
  403690:	str	x1, [sp, #48]
  403694:	str	x2, [sp, #240]
  403698:	str	x3, [sp, #248]
  40369c:	str	x4, [sp, #256]
  4036a0:	str	x5, [sp, #264]
  4036a4:	str	x6, [sp, #272]
  4036a8:	str	x7, [sp, #280]
  4036ac:	str	q0, [sp, #112]
  4036b0:	str	q1, [sp, #128]
  4036b4:	str	q2, [sp, #144]
  4036b8:	str	q3, [sp, #160]
  4036bc:	str	q4, [sp, #176]
  4036c0:	str	q5, [sp, #192]
  4036c4:	str	q6, [sp, #208]
  4036c8:	str	q7, [sp, #224]
  4036cc:	add	x0, sp, #0x120
  4036d0:	str	x0, [sp, #72]
  4036d4:	add	x0, sp, #0x120
  4036d8:	str	x0, [sp, #80]
  4036dc:	add	x0, sp, #0xf0
  4036e0:	str	x0, [sp, #88]
  4036e4:	mov	w0, #0xffffffd0            	// #-48
  4036e8:	str	w0, [sp, #96]
  4036ec:	mov	w0, #0xffffff80            	// #-128
  4036f0:	str	w0, [sp, #100]
  4036f4:	add	x2, sp, #0x10
  4036f8:	add	x3, sp, #0x48
  4036fc:	ldp	x0, x1, [x3]
  403700:	stp	x0, x1, [x2]
  403704:	ldp	x0, x1, [x3, #16]
  403708:	stp	x0, x1, [x2, #16]
  40370c:	add	x0, sp, #0x10
  403710:	mov	x2, x0
  403714:	ldr	x1, [sp, #48]
  403718:	ldr	x0, [sp, #56]
  40371c:	bl	402fc0 <vasprintf@plt>
  403720:	str	w0, [sp, #108]
  403724:	ldr	w0, [sp, #108]
  403728:	cmp	w0, #0x0
  40372c:	b.ge	403740 <ferror@plt+0x570>  // b.tcont
  403730:	adrp	x0, 40c000 <ferror@plt+0x8e30>
  403734:	add	x1, x0, #0xef8
  403738:	mov	w0, #0x1                   	// #1
  40373c:	bl	4031a0 <err@plt>
  403740:	ldr	w0, [sp, #108]
  403744:	ldp	x29, x30, [sp], #288
  403748:	ret
  40374c:	stp	x29, x30, [sp, #-48]!
  403750:	mov	x29, sp
  403754:	str	x0, [sp, #40]
  403758:	str	x1, [sp, #32]
  40375c:	str	x2, [sp, #24]
  403760:	str	x3, [sp, #16]
  403764:	ldr	x0, [sp, #24]
  403768:	add	x0, x0, #0x1
  40376c:	ldr	x1, [sp, #16]
  403770:	cmp	x1, x0
  403774:	b.cs	403784 <ferror@plt+0x5b4>  // b.hs, b.nlast
  403778:	ldr	x0, [sp, #16]
  40377c:	sub	x0, x0, #0x1
  403780:	str	x0, [sp, #24]
  403784:	ldr	x2, [sp, #24]
  403788:	ldr	x1, [sp, #32]
  40378c:	ldr	x0, [sp, #40]
  403790:	bl	402990 <memcpy@plt>
  403794:	ldr	x0, [sp, #16]
  403798:	sub	x0, x0, #0x1
  40379c:	ldr	x1, [sp, #40]
  4037a0:	add	x0, x1, x0
  4037a4:	strb	wzr, [x0]
  4037a8:	ldr	x0, [sp, #40]
  4037ac:	ldp	x29, x30, [sp], #48
  4037b0:	ret
  4037b4:	sub	sp, sp, #0x10
  4037b8:	str	w0, [sp, #12]
  4037bc:	ldr	w0, [sp, #12]
  4037c0:	sub	w0, w0, #0x21
  4037c4:	cmp	w0, #0x5d
  4037c8:	b.hi	4037d4 <ferror@plt+0x604>  // b.pmore
  4037cc:	mov	w0, #0x1                   	// #1
  4037d0:	b	4037d8 <ferror@plt+0x608>
  4037d4:	mov	w0, #0x0                   	// #0
  4037d8:	add	sp, sp, #0x10
  4037dc:	ret
  4037e0:	stp	x29, x30, [sp, #-48]!
  4037e4:	mov	x29, sp
  4037e8:	str	w0, [sp, #28]
  4037ec:	str	x1, [sp, #16]
  4037f0:	ldr	x0, [sp, #16]
  4037f4:	cmp	x0, #0x0
  4037f8:	b.ne	40381c <ferror@plt+0x64c>  // b.any
  4037fc:	adrp	x0, 40e000 <ferror@plt+0xae30>
  403800:	add	x3, x0, #0xce8
  403804:	mov	w2, #0xe                   	// #14
  403808:	adrp	x0, 40c000 <ferror@plt+0x8e30>
  40380c:	add	x1, x0, #0xf10
  403810:	adrp	x0, 40c000 <ferror@plt+0x8e30>
  403814:	add	x0, x0, #0xf28
  403818:	bl	4030f0 <__assert_fail@plt>
  40381c:	ldr	x0, [sp, #16]
  403820:	str	x0, [sp, #40]
  403824:	b	403854 <ferror@plt+0x684>
  403828:	ldr	x0, [sp, #40]
  40382c:	ldr	w0, [x0, #24]
  403830:	ldr	w1, [sp, #28]
  403834:	cmp	w1, w0
  403838:	b.ne	403848 <ferror@plt+0x678>  // b.any
  40383c:	ldr	x0, [sp, #40]
  403840:	ldr	x0, [x0]
  403844:	b	403868 <ferror@plt+0x698>
  403848:	ldr	x0, [sp, #40]
  40384c:	add	x0, x0, #0x20
  403850:	str	x0, [sp, #40]
  403854:	ldr	x0, [sp, #40]
  403858:	ldr	x0, [x0]
  40385c:	cmp	x0, #0x0
  403860:	b.ne	403828 <ferror@plt+0x658>  // b.any
  403864:	mov	x0, #0x0                   	// #0
  403868:	ldp	x29, x30, [sp], #48
  40386c:	ret
  403870:	stp	x29, x30, [sp, #-96]!
  403874:	mov	x29, sp
  403878:	str	x19, [sp, #16]
  40387c:	str	w0, [sp, #60]
  403880:	str	x1, [sp, #48]
  403884:	str	x2, [sp, #40]
  403888:	str	x3, [sp, #32]
  40388c:	str	wzr, [sp, #92]
  403890:	b	403a88 <ferror@plt+0x8b8>
  403894:	ldrsw	x0, [sp, #92]
  403898:	lsl	x0, x0, #6
  40389c:	ldr	x1, [sp, #40]
  4038a0:	add	x0, x1, x0
  4038a4:	str	x0, [sp, #80]
  4038a8:	b	403a50 <ferror@plt+0x880>
  4038ac:	ldr	x0, [sp, #80]
  4038b0:	ldr	w0, [x0]
  4038b4:	ldr	w1, [sp, #60]
  4038b8:	cmp	w1, w0
  4038bc:	b.eq	4038d0 <ferror@plt+0x700>  // b.none
  4038c0:	ldr	x0, [sp, #80]
  4038c4:	add	x0, x0, #0x4
  4038c8:	str	x0, [sp, #80]
  4038cc:	b	403a50 <ferror@plt+0x880>
  4038d0:	ldrsw	x0, [sp, #92]
  4038d4:	lsl	x0, x0, #2
  4038d8:	ldr	x1, [sp, #32]
  4038dc:	add	x0, x1, x0
  4038e0:	ldr	w0, [x0]
  4038e4:	cmp	w0, #0x0
  4038e8:	b.ne	403908 <ferror@plt+0x738>  // b.any
  4038ec:	ldrsw	x0, [sp, #92]
  4038f0:	lsl	x0, x0, #2
  4038f4:	ldr	x1, [sp, #32]
  4038f8:	add	x0, x1, x0
  4038fc:	ldr	w1, [sp, #60]
  403900:	str	w1, [x0]
  403904:	b	403a78 <ferror@plt+0x8a8>
  403908:	ldrsw	x0, [sp, #92]
  40390c:	lsl	x0, x0, #2
  403910:	ldr	x1, [sp, #32]
  403914:	add	x0, x1, x0
  403918:	ldr	w0, [x0]
  40391c:	ldr	w1, [sp, #60]
  403920:	cmp	w1, w0
  403924:	b.eq	403a78 <ferror@plt+0x8a8>  // b.none
  403928:	str	xzr, [sp, #72]
  40392c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  403930:	add	x0, x0, #0x450
  403934:	ldr	x19, [x0]
  403938:	adrp	x0, 40c000 <ferror@plt+0x8e30>
  40393c:	add	x0, x0, #0xf38
  403940:	bl	403160 <gettext@plt>
  403944:	mov	x1, x0
  403948:	adrp	x0, 421000 <ferror@plt+0x1de30>
  40394c:	add	x0, x0, #0x470
  403950:	ldr	x0, [x0]
  403954:	mov	x2, x0
  403958:	mov	x0, x19
  40395c:	bl	403170 <fprintf@plt>
  403960:	ldrsw	x0, [sp, #92]
  403964:	lsl	x0, x0, #6
  403968:	ldr	x1, [sp, #40]
  40396c:	add	x0, x1, x0
  403970:	str	x0, [sp, #80]
  403974:	b	403a10 <ferror@plt+0x840>
  403978:	ldr	x0, [sp, #80]
  40397c:	ldr	w0, [x0]
  403980:	ldr	x1, [sp, #48]
  403984:	bl	4037e0 <ferror@plt+0x610>
  403988:	str	x0, [sp, #64]
  40398c:	ldr	x0, [sp, #64]
  403990:	cmp	x0, #0x0
  403994:	b.eq	4039bc <ferror@plt+0x7ec>  // b.none
  403998:	adrp	x0, 421000 <ferror@plt+0x1de30>
  40399c:	add	x0, x0, #0x450
  4039a0:	ldr	x3, [x0]
  4039a4:	ldr	x2, [sp, #64]
  4039a8:	adrp	x0, 40c000 <ferror@plt+0x8e30>
  4039ac:	add	x1, x0, #0xf60
  4039b0:	mov	x0, x3
  4039b4:	bl	403170 <fprintf@plt>
  4039b8:	b	4039f8 <ferror@plt+0x828>
  4039bc:	ldr	x0, [sp, #80]
  4039c0:	ldr	w0, [x0]
  4039c4:	bl	4037b4 <ferror@plt+0x5e4>
  4039c8:	cmp	w0, #0x0
  4039cc:	b.eq	4039f8 <ferror@plt+0x828>  // b.none
  4039d0:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4039d4:	add	x0, x0, #0x450
  4039d8:	ldr	x3, [x0]
  4039dc:	ldr	x0, [sp, #80]
  4039e0:	ldr	w0, [x0]
  4039e4:	mov	w2, w0
  4039e8:	adrp	x0, 40c000 <ferror@plt+0x8e30>
  4039ec:	add	x1, x0, #0xf68
  4039f0:	mov	x0, x3
  4039f4:	bl	403170 <fprintf@plt>
  4039f8:	ldr	x0, [sp, #80]
  4039fc:	add	x0, x0, #0x4
  403a00:	str	x0, [sp, #80]
  403a04:	ldr	x0, [sp, #72]
  403a08:	add	x0, x0, #0x1
  403a0c:	str	x0, [sp, #72]
  403a10:	ldr	x0, [sp, #72]
  403a14:	add	x0, x0, #0x1
  403a18:	cmp	x0, #0xf
  403a1c:	b.hi	403a30 <ferror@plt+0x860>  // b.pmore
  403a20:	ldr	x0, [sp, #80]
  403a24:	ldr	w0, [x0]
  403a28:	cmp	w0, #0x0
  403a2c:	b.ne	403978 <ferror@plt+0x7a8>  // b.any
  403a30:	adrp	x0, 421000 <ferror@plt+0x1de30>
  403a34:	add	x0, x0, #0x450
  403a38:	ldr	x0, [x0]
  403a3c:	mov	x1, x0
  403a40:	mov	w0, #0xa                   	// #10
  403a44:	bl	402b90 <fputc@plt>
  403a48:	mov	w0, #0x1                   	// #1
  403a4c:	bl	402a40 <exit@plt>
  403a50:	ldr	x0, [sp, #80]
  403a54:	ldr	w0, [x0]
  403a58:	cmp	w0, #0x0
  403a5c:	b.eq	403a7c <ferror@plt+0x8ac>  // b.none
  403a60:	ldr	x0, [sp, #80]
  403a64:	ldr	w0, [x0]
  403a68:	ldr	w1, [sp, #60]
  403a6c:	cmp	w1, w0
  403a70:	b.ge	4038ac <ferror@plt+0x6dc>  // b.tcont
  403a74:	b	403a7c <ferror@plt+0x8ac>
  403a78:	nop
  403a7c:	ldr	w0, [sp, #92]
  403a80:	add	w0, w0, #0x1
  403a84:	str	w0, [sp, #92]
  403a88:	ldrsw	x0, [sp, #92]
  403a8c:	lsl	x0, x0, #6
  403a90:	ldr	x1, [sp, #40]
  403a94:	add	x0, x1, x0
  403a98:	ldr	w0, [x0]
  403a9c:	cmp	w0, #0x0
  403aa0:	b.eq	403ac4 <ferror@plt+0x8f4>  // b.none
  403aa4:	ldrsw	x0, [sp, #92]
  403aa8:	lsl	x0, x0, #6
  403aac:	ldr	x1, [sp, #40]
  403ab0:	add	x0, x1, x0
  403ab4:	ldr	w0, [x0]
  403ab8:	ldr	w1, [sp, #60]
  403abc:	cmp	w1, w0
  403ac0:	b.ge	403894 <ferror@plt+0x6c4>  // b.tcont
  403ac4:	nop
  403ac8:	ldr	x19, [sp, #16]
  403acc:	ldp	x29, x30, [sp], #96
  403ad0:	ret
  403ad4:	stp	x29, x30, [sp, #-32]!
  403ad8:	mov	x29, sp
  403adc:	str	x0, [sp, #24]
  403ae0:	str	x1, [sp, #16]
  403ae4:	ldr	x1, [sp, #16]
  403ae8:	ldr	x0, [sp, #24]
  403aec:	cmp	x1, x0
  403af0:	b.cc	403b18 <ferror@plt+0x948>  // b.lo, b.ul, b.last
  403af4:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  403af8:	add	x0, x0, #0xa60
  403afc:	bl	403160 <gettext@plt>
  403b00:	mov	x1, x0
  403b04:	ldr	x0, [sp, #24]
  403b08:	sub	x0, x0, #0x1
  403b0c:	mov	x2, x0
  403b10:	mov	w0, #0x1                   	// #1
  403b14:	bl	4030b0 <errx@plt>
  403b18:	ldr	x0, [sp, #16]
  403b1c:	ldp	x29, x30, [sp], #32
  403b20:	ret
  403b24:	stp	x29, x30, [sp, #-48]!
  403b28:	mov	x29, sp
  403b2c:	str	x0, [sp, #24]
  403b30:	str	x1, [sp, #16]
  403b34:	str	xzr, [sp, #40]
  403b38:	b	403ba8 <ferror@plt+0x9d8>
  403b3c:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  403b40:	add	x2, x0, #0x628
  403b44:	ldr	x1, [sp, #40]
  403b48:	mov	x0, x1
  403b4c:	lsl	x0, x0, #2
  403b50:	add	x0, x0, x1
  403b54:	lsl	x0, x0, #3
  403b58:	add	x0, x2, x0
  403b5c:	ldr	x0, [x0]
  403b60:	str	x0, [sp, #32]
  403b64:	ldr	x2, [sp, #16]
  403b68:	ldr	x1, [sp, #32]
  403b6c:	ldr	x0, [sp, #24]
  403b70:	bl	402fa0 <strncasecmp@plt>
  403b74:	cmp	w0, #0x0
  403b78:	b.ne	403b9c <ferror@plt+0x9cc>  // b.any
  403b7c:	ldr	x1, [sp, #32]
  403b80:	ldr	x0, [sp, #16]
  403b84:	add	x0, x1, x0
  403b88:	ldrsb	w0, [x0]
  403b8c:	cmp	w0, #0x0
  403b90:	b.ne	403b9c <ferror@plt+0x9cc>  // b.any
  403b94:	ldr	x0, [sp, #40]
  403b98:	b	403bcc <ferror@plt+0x9fc>
  403b9c:	ldr	x0, [sp, #40]
  403ba0:	add	x0, x0, #0x1
  403ba4:	str	x0, [sp, #40]
  403ba8:	ldr	x0, [sp, #40]
  403bac:	cmp	x0, #0x1a
  403bb0:	b.ls	403b3c <ferror@plt+0x96c>  // b.plast
  403bb4:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  403bb8:	add	x0, x0, #0xa98
  403bbc:	bl	403160 <gettext@plt>
  403bc0:	ldr	x1, [sp, #24]
  403bc4:	bl	403050 <warnx@plt>
  403bc8:	mov	w0, #0xffffffff            	// #-1
  403bcc:	ldp	x29, x30, [sp], #48
  403bd0:	ret
  403bd4:	stp	x29, x30, [sp, #-176]!
  403bd8:	mov	x29, sp
  403bdc:	str	w0, [sp, #28]
  403be0:	str	x1, [sp, #16]
  403be4:	str	wzr, [sp, #172]
  403be8:	stp	xzr, xzr, [sp, #96]
  403bec:	stp	xzr, xzr, [sp, #112]
  403bf0:	stp	xzr, xzr, [sp, #128]
  403bf4:	stp	xzr, xzr, [sp, #144]
  403bf8:	ldr	w0, [sp, #28]
  403bfc:	cmp	w0, #0x4
  403c00:	b.eq	403cdc <ferror@plt+0xb0c>  // b.none
  403c04:	ldr	w0, [sp, #28]
  403c08:	cmp	w0, #0x4
  403c0c:	b.gt	403cfc <ferror@plt+0xb2c>
  403c10:	ldr	w0, [sp, #28]
  403c14:	cmp	w0, #0x3
  403c18:	b.eq	403cbc <ferror@plt+0xaec>  // b.none
  403c1c:	ldr	w0, [sp, #28]
  403c20:	cmp	w0, #0x3
  403c24:	b.gt	403cfc <ferror@plt+0xb2c>
  403c28:	ldr	w0, [sp, #28]
  403c2c:	cmp	w0, #0x1
  403c30:	b.eq	403c90 <ferror@plt+0xac0>  // b.none
  403c34:	ldr	w0, [sp, #28]
  403c38:	cmp	w0, #0x2
  403c3c:	b.ne	403cfc <ferror@plt+0xb2c>  // b.any
  403c40:	add	x1, sp, #0x28
  403c44:	add	x0, sp, #0x10
  403c48:	bl	402b10 <localtime_r@plt>
  403c4c:	add	x1, sp, #0x60
  403c50:	add	x0, sp, #0x28
  403c54:	bl	403140 <asctime_r@plt>
  403c58:	add	x0, sp, #0x60
  403c5c:	bl	402a00 <strlen@plt>
  403c60:	sub	x0, x0, #0x1
  403c64:	add	x1, sp, #0x60
  403c68:	add	x0, x1, x0
  403c6c:	str	x0, [sp, #160]
  403c70:	ldr	x0, [sp, #160]
  403c74:	ldrsb	w0, [x0]
  403c78:	cmp	w0, #0xa
  403c7c:	b.ne	403c88 <ferror@plt+0xab8>  // b.any
  403c80:	ldr	x0, [sp, #160]
  403c84:	strb	wzr, [x0]
  403c88:	str	wzr, [sp, #172]
  403c8c:	b	403d14 <ferror@plt+0xb44>
  403c90:	add	x0, sp, #0x60
  403c94:	add	x5, sp, #0x10
  403c98:	mov	x4, #0x40                  	// #64
  403c9c:	mov	x3, x0
  403ca0:	mov	w2, #0x2                   	// #2
  403ca4:	adrp	x0, 421000 <ferror@plt+0x1de30>
  403ca8:	add	x1, x0, #0x570
  403cac:	mov	x0, x5
  403cb0:	bl	40c2cc <ferror@plt+0x90fc>
  403cb4:	str	w0, [sp, #172]
  403cb8:	b	403d14 <ferror@plt+0xb44>
  403cbc:	add	x1, sp, #0x60
  403cc0:	add	x0, sp, #0x10
  403cc4:	mov	x3, #0x40                  	// #64
  403cc8:	mov	x2, x1
  403ccc:	mov	w1, #0x27                  	// #39
  403cd0:	bl	40c1a4 <ferror@plt+0x8fd4>
  403cd4:	str	w0, [sp, #172]
  403cd8:	b	403d14 <ferror@plt+0xb44>
  403cdc:	add	x1, sp, #0x60
  403ce0:	add	x0, sp, #0x10
  403ce4:	mov	x3, #0x40                  	// #64
  403ce8:	mov	x2, x1
  403cec:	mov	w1, #0x1                   	// #1
  403cf0:	bl	40c1a4 <ferror@plt+0x8fd4>
  403cf4:	str	w0, [sp, #172]
  403cf8:	b	403d14 <ferror@plt+0xb44>
  403cfc:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  403d00:	add	x0, x0, #0xab0
  403d04:	bl	403160 <gettext@plt>
  403d08:	mov	x1, x0
  403d0c:	mov	w0, #0x1                   	// #1
  403d10:	bl	4030b0 <errx@plt>
  403d14:	ldr	w0, [sp, #172]
  403d18:	cmp	w0, #0x0
  403d1c:	b.eq	403d38 <ferror@plt+0xb68>  // b.none
  403d20:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  403d24:	add	x0, x0, #0xac8
  403d28:	bl	403160 <gettext@plt>
  403d2c:	mov	x1, x0
  403d30:	mov	w0, #0x1                   	// #1
  403d34:	bl	4030b0 <errx@plt>
  403d38:	add	x0, sp, #0x60
  403d3c:	bl	403618 <ferror@plt+0x448>
  403d40:	ldp	x29, x30, [sp], #176
  403d44:	ret
  403d48:	stp	x29, x30, [sp, #-48]!
  403d4c:	mov	x29, sp
  403d50:	str	w0, [sp, #28]
  403d54:	str	xzr, [sp, #40]
  403d58:	add	x3, sp, #0x28
  403d5c:	ldr	w2, [sp, #28]
  403d60:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  403d64:	add	x1, x0, #0xae8
  403d68:	mov	x0, x3
  403d6c:	bl	403684 <ferror@plt+0x4b4>
  403d70:	ldr	x0, [sp, #40]
  403d74:	ldp	x29, x30, [sp], #48
  403d78:	ret
  403d7c:	stp	x29, x30, [sp, #-48]!
  403d80:	mov	x29, sp
  403d84:	str	w0, [sp, #28]
  403d88:	str	xzr, [sp, #40]
  403d8c:	add	x3, sp, #0x28
  403d90:	ldr	w2, [sp, #28]
  403d94:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  403d98:	add	x1, x0, #0xae8
  403d9c:	mov	x0, x3
  403da0:	bl	403684 <ferror@plt+0x4b4>
  403da4:	ldr	x0, [sp, #40]
  403da8:	ldp	x29, x30, [sp], #48
  403dac:	ret
  403db0:	stp	x29, x30, [sp, #-112]!
  403db4:	mov	x29, sp
  403db8:	str	x0, [sp, #40]
  403dbc:	str	x1, [sp, #32]
  403dc0:	str	w2, [sp, #28]
  403dc4:	str	xzr, [sp, #104]
  403dc8:	ldr	x0, [sp, #32]
  403dcc:	cmp	x0, #0x0
  403dd0:	b.ne	403ddc <ferror@plt+0xc0c>  // b.any
  403dd4:	mov	x0, #0x0                   	// #0
  403dd8:	b	403f7c <ferror@plt+0xdac>
  403ddc:	ldr	x1, [sp, #32]
  403de0:	mov	x0, x1
  403de4:	lsl	x0, x0, #2
  403de8:	add	x0, x0, x1
  403dec:	lsl	x0, x0, #1
  403df0:	str	x0, [sp, #96]
  403df4:	ldr	x0, [sp, #96]
  403df8:	str	x0, [sp, #88]
  403dfc:	ldr	x0, [sp, #96]
  403e00:	bl	40350c <ferror@plt+0x33c>
  403e04:	str	x0, [sp, #72]
  403e08:	ldr	x0, [sp, #72]
  403e0c:	str	x0, [sp, #80]
  403e10:	b	403f4c <ferror@plt+0xd7c>
  403e14:	nop
  403e18:	ldr	w0, [sp, #28]
  403e1c:	cmp	w0, #0x0
  403e20:	b.ne	403e58 <ferror@plt+0xc88>  // b.any
  403e24:	ldr	x0, [sp, #104]
  403e28:	lsl	x0, x0, #2
  403e2c:	ldr	x1, [sp, #40]
  403e30:	add	x0, x1, x0
  403e34:	ldr	w0, [x0]
  403e38:	mov	w3, w0
  403e3c:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  403e40:	add	x2, x0, #0xaf0
  403e44:	ldr	x1, [sp, #88]
  403e48:	ldr	x0, [sp, #72]
  403e4c:	bl	402bf0 <snprintf@plt>
  403e50:	str	w0, [sp, #68]
  403e54:	b	403eb4 <ferror@plt+0xce4>
  403e58:	ldr	x0, [sp, #104]
  403e5c:	lsl	x0, x0, #2
  403e60:	ldr	x1, [sp, #40]
  403e64:	add	x0, x1, x0
  403e68:	ldr	w0, [x0]
  403e6c:	bl	403120 <getgrgid@plt>
  403e70:	str	x0, [sp, #56]
  403e74:	ldr	x0, [sp, #56]
  403e78:	cmp	x0, #0x0
  403e7c:	b.ne	403e90 <ferror@plt+0xcc0>  // b.any
  403e80:	ldr	x0, [sp, #80]
  403e84:	bl	402f50 <free@plt>
  403e88:	mov	x0, #0x0                   	// #0
  403e8c:	b	403f7c <ferror@plt+0xdac>
  403e90:	ldr	x0, [sp, #56]
  403e94:	ldr	x0, [x0]
  403e98:	mov	x3, x0
  403e9c:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  403ea0:	add	x2, x0, #0xaf8
  403ea4:	ldr	x1, [sp, #88]
  403ea8:	ldr	x0, [sp, #72]
  403eac:	bl	402bf0 <snprintf@plt>
  403eb0:	str	w0, [sp, #68]
  403eb4:	ldr	w0, [sp, #68]
  403eb8:	cmp	w0, #0x0
  403ebc:	b.lt	403ed0 <ferror@plt+0xd00>  // b.tstop
  403ec0:	ldrsw	x0, [sp, #68]
  403ec4:	ldr	x1, [sp, #88]
  403ec8:	cmp	x1, x0
  403ecc:	b.hi	403f20 <ferror@plt+0xd50>  // b.pmore
  403ed0:	ldr	x1, [sp, #72]
  403ed4:	ldr	x0, [sp, #80]
  403ed8:	sub	x0, x1, x0
  403edc:	str	x0, [sp, #48]
  403ee0:	ldr	x0, [sp, #96]
  403ee4:	lsl	x0, x0, #1
  403ee8:	str	x0, [sp, #96]
  403eec:	ldr	x1, [sp, #96]
  403ef0:	ldr	x0, [sp, #80]
  403ef4:	bl	40355c <ferror@plt+0x38c>
  403ef8:	str	x0, [sp, #80]
  403efc:	ldr	x1, [sp, #80]
  403f00:	ldr	x0, [sp, #48]
  403f04:	add	x0, x1, x0
  403f08:	str	x0, [sp, #72]
  403f0c:	ldr	x1, [sp, #96]
  403f10:	ldr	x0, [sp, #48]
  403f14:	sub	x0, x1, x0
  403f18:	str	x0, [sp, #88]
  403f1c:	b	403e18 <ferror@plt+0xc48>
  403f20:	ldrsw	x0, [sp, #68]
  403f24:	ldr	x1, [sp, #88]
  403f28:	sub	x0, x1, x0
  403f2c:	str	x0, [sp, #88]
  403f30:	ldrsw	x0, [sp, #68]
  403f34:	ldr	x1, [sp, #72]
  403f38:	add	x0, x1, x0
  403f3c:	str	x0, [sp, #72]
  403f40:	ldr	x0, [sp, #104]
  403f44:	add	x0, x0, #0x1
  403f48:	str	x0, [sp, #104]
  403f4c:	ldr	x1, [sp, #104]
  403f50:	ldr	x0, [sp, #32]
  403f54:	cmp	x1, x0
  403f58:	b.cc	403e14 <ferror@plt+0xc44>  // b.lo, b.ul, b.last
  403f5c:	ldr	x1, [sp, #72]
  403f60:	ldr	x0, [sp, #80]
  403f64:	cmp	x1, x0
  403f68:	b.ls	403f78 <ferror@plt+0xda8>  // b.plast
  403f6c:	ldr	x0, [sp, #72]
  403f70:	sub	x0, x0, #0x1
  403f74:	strb	wzr, [x0]
  403f78:	ldr	x0, [sp, #80]
  403f7c:	ldp	x29, x30, [sp], #112
  403f80:	ret
  403f84:	stp	x29, x30, [sp, #-48]!
  403f88:	mov	x29, sp
  403f8c:	str	x0, [sp, #24]
  403f90:	str	x1, [sp, #16]
  403f94:	str	xzr, [sp, #40]
  403f98:	ldr	x0, [sp, #16]
  403f9c:	cmp	x0, #0x0
  403fa0:	b.ne	403fac <ferror@plt+0xddc>  // b.any
  403fa4:	mov	x0, #0x0                   	// #0
  403fa8:	b	404044 <ferror@plt+0xe74>
  403fac:	ldr	x0, [sp, #24]
  403fb0:	ldr	x0, [x0, #8]
  403fb4:	sub	x0, x0, #0x1
  403fb8:	str	x0, [sp, #40]
  403fbc:	ldr	x0, [sp, #24]
  403fc0:	ldr	x2, [x0]
  403fc4:	ldr	x1, [sp, #40]
  403fc8:	mov	x0, x1
  403fcc:	lsl	x0, x0, #1
  403fd0:	add	x0, x0, x1
  403fd4:	lsl	x0, x0, #3
  403fd8:	add	x0, x0, x1
  403fdc:	lsl	x0, x0, #4
  403fe0:	add	x0, x2, x0
  403fe4:	add	x0, x0, #0x2c
  403fe8:	mov	x2, #0x20                  	// #32
  403fec:	mov	x1, x0
  403ff0:	ldr	x0, [sp, #16]
  403ff4:	bl	402c90 <strncmp@plt>
  403ff8:	cmp	w0, #0x0
  403ffc:	b.ne	40402c <ferror@plt+0xe5c>  // b.any
  404000:	ldr	x0, [sp, #24]
  404004:	ldr	x2, [x0]
  404008:	ldr	x1, [sp, #40]
  40400c:	mov	x0, x1
  404010:	lsl	x0, x0, #1
  404014:	add	x0, x0, x1
  404018:	lsl	x0, x0, #3
  40401c:	add	x0, x0, x1
  404020:	lsl	x0, x0, #4
  404024:	add	x0, x2, x0
  404028:	b	404044 <ferror@plt+0xe74>
  40402c:	ldr	x0, [sp, #40]
  404030:	sub	x1, x0, #0x1
  404034:	str	x1, [sp, #40]
  404038:	cmp	x0, #0x0
  40403c:	b.ne	403fbc <ferror@plt+0xdec>  // b.any
  404040:	mov	x0, #0x0                   	// #0
  404044:	ldp	x29, x30, [sp], #48
  404048:	ret
  40404c:	sub	sp, sp, #0x10
  404050:	str	xzr, [sp, #8]
  404054:	b	4040b4 <ferror@plt+0xee4>
  404058:	adrp	x0, 421000 <ferror@plt+0x1de30>
  40405c:	add	x0, x0, #0x490
  404060:	ldr	x1, [sp, #8]
  404064:	ldr	w0, [x0, x1, lsl #2]
  404068:	cmp	w0, #0xe
  40406c:	b.eq	4040a0 <ferror@plt+0xed0>  // b.none
  404070:	adrp	x0, 421000 <ferror@plt+0x1de30>
  404074:	add	x0, x0, #0x490
  404078:	ldr	x1, [sp, #8]
  40407c:	ldr	w0, [x0, x1, lsl #2]
  404080:	cmp	w0, #0xf
  404084:	b.eq	4040a0 <ferror@plt+0xed0>  // b.none
  404088:	adrp	x0, 421000 <ferror@plt+0x1de30>
  40408c:	add	x0, x0, #0x490
  404090:	ldr	x1, [sp, #8]
  404094:	ldr	w0, [x0, x1, lsl #2]
  404098:	cmp	w0, #0x10
  40409c:	b.ne	4040a8 <ferror@plt+0xed8>  // b.any
  4040a0:	mov	w0, #0x1                   	// #1
  4040a4:	b	4040d0 <ferror@plt+0xf00>
  4040a8:	ldr	x0, [sp, #8]
  4040ac:	add	x0, x0, #0x1
  4040b0:	str	x0, [sp, #8]
  4040b4:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4040b8:	add	x0, x0, #0x568
  4040bc:	ldr	x0, [x0]
  4040c0:	ldr	x1, [sp, #8]
  4040c4:	cmp	x1, x0
  4040c8:	b.cc	404058 <ferror@plt+0xe88>  // b.lo, b.ul, b.last
  4040cc:	mov	w0, #0x0                   	// #0
  4040d0:	add	sp, sp, #0x10
  4040d4:	ret
  4040d8:	sub	sp, sp, #0x10
  4040dc:	str	xzr, [sp, #8]
  4040e0:	b	404128 <ferror@plt+0xf58>
  4040e4:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4040e8:	add	x0, x0, #0x490
  4040ec:	ldr	x1, [sp, #8]
  4040f0:	ldr	w0, [x0, x1, lsl #2]
  4040f4:	cmp	w0, #0x11
  4040f8:	b.eq	404114 <ferror@plt+0xf44>  // b.none
  4040fc:	adrp	x0, 421000 <ferror@plt+0x1de30>
  404100:	add	x0, x0, #0x490
  404104:	ldr	x1, [sp, #8]
  404108:	ldr	w0, [x0, x1, lsl #2]
  40410c:	cmp	w0, #0x12
  404110:	b.ne	40411c <ferror@plt+0xf4c>  // b.any
  404114:	mov	w0, #0x1                   	// #1
  404118:	b	404144 <ferror@plt+0xf74>
  40411c:	ldr	x0, [sp, #8]
  404120:	add	x0, x0, #0x1
  404124:	str	x0, [sp, #8]
  404128:	adrp	x0, 421000 <ferror@plt+0x1de30>
  40412c:	add	x0, x0, #0x568
  404130:	ldr	x0, [x0]
  404134:	ldr	x1, [sp, #8]
  404138:	cmp	x1, x0
  40413c:	b.cc	4040e4 <ferror@plt+0xf14>  // b.lo, b.ul, b.last
  404140:	mov	w0, #0x0                   	// #0
  404144:	add	sp, sp, #0x10
  404148:	ret
  40414c:	stp	x29, x30, [sp, #-48]!
  404150:	mov	x29, sp
  404154:	str	x0, [sp, #24]
  404158:	str	x1, [sp, #16]
  40415c:	str	xzr, [sp, #40]
  404160:	ldr	x0, [sp, #16]
  404164:	cmp	x0, #0x0
  404168:	b.ne	404174 <ferror@plt+0xfa4>  // b.any
  40416c:	mov	x0, #0x0                   	// #0
  404170:	b	40420c <ferror@plt+0x103c>
  404174:	ldr	x0, [sp, #24]
  404178:	ldr	x0, [x0, #24]
  40417c:	sub	x0, x0, #0x1
  404180:	str	x0, [sp, #40]
  404184:	ldr	x0, [sp, #24]
  404188:	ldr	x2, [x0, #16]
  40418c:	ldr	x1, [sp, #40]
  404190:	mov	x0, x1
  404194:	lsl	x0, x0, #1
  404198:	add	x0, x0, x1
  40419c:	lsl	x0, x0, #3
  4041a0:	add	x0, x0, x1
  4041a4:	lsl	x0, x0, #4
  4041a8:	add	x0, x2, x0
  4041ac:	add	x0, x0, #0x2c
  4041b0:	mov	x2, #0x20                  	// #32
  4041b4:	mov	x1, x0
  4041b8:	ldr	x0, [sp, #16]
  4041bc:	bl	402c90 <strncmp@plt>
  4041c0:	cmp	w0, #0x0
  4041c4:	b.ne	4041f4 <ferror@plt+0x1024>  // b.any
  4041c8:	ldr	x0, [sp, #24]
  4041cc:	ldr	x2, [x0, #16]
  4041d0:	ldr	x1, [sp, #40]
  4041d4:	mov	x0, x1
  4041d8:	lsl	x0, x0, #1
  4041dc:	add	x0, x0, x1
  4041e0:	lsl	x0, x0, #3
  4041e4:	add	x0, x0, x1
  4041e8:	lsl	x0, x0, #4
  4041ec:	add	x0, x2, x0
  4041f0:	b	40420c <ferror@plt+0x103c>
  4041f4:	ldr	x0, [sp, #40]
  4041f8:	sub	x1, x0, #0x1
  4041fc:	str	x1, [sp, #40]
  404200:	cmp	x0, #0x0
  404204:	b.ne	404184 <ferror@plt+0xfb4>  // b.any
  404208:	mov	x0, #0x0                   	// #0
  40420c:	ldp	x29, x30, [sp], #48
  404210:	ret
  404214:	stp	x29, x30, [sp, #-80]!
  404218:	mov	x29, sp
  40421c:	str	x0, [sp, #40]
  404220:	str	x1, [sp, #32]
  404224:	str	x2, [sp, #24]
  404228:	str	xzr, [sp, #72]
  40422c:	str	xzr, [sp, #64]
  404230:	str	xzr, [sp, #56]
  404234:	ldr	x0, [sp, #40]
  404238:	bl	402f20 <utmpxname@plt>
  40423c:	cmp	w0, #0x0
  404240:	b.ge	404254 <ferror@plt+0x1084>  // b.tcont
  404244:	bl	403100 <__errno_location@plt>
  404248:	ldr	w0, [x0]
  40424c:	neg	w0, w0
  404250:	b	404360 <ferror@plt+0x1190>
  404254:	bl	402af0 <setutxent@plt>
  404258:	bl	403100 <__errno_location@plt>
  40425c:	str	wzr, [x0]
  404260:	b	4042f8 <ferror@plt+0x1128>
  404264:	ldr	x1, [sp, #72]
  404268:	ldr	x0, [sp, #64]
  40426c:	cmp	x1, x0
  404270:	b.ne	4042ac <ferror@plt+0x10dc>  // b.any
  404274:	ldr	x0, [sp, #64]
  404278:	add	x0, x0, #0x20
  40427c:	str	x0, [sp, #64]
  404280:	ldr	x1, [sp, #64]
  404284:	mov	x0, x1
  404288:	lsl	x0, x0, #1
  40428c:	add	x0, x0, x1
  404290:	lsl	x0, x0, #3
  404294:	add	x0, x0, x1
  404298:	lsl	x0, x0, #4
  40429c:	mov	x1, x0
  4042a0:	ldr	x0, [sp, #56]
  4042a4:	bl	40355c <ferror@plt+0x38c>
  4042a8:	str	x0, [sp, #56]
  4042ac:	ldr	x1, [sp, #72]
  4042b0:	add	x0, x1, #0x1
  4042b4:	str	x0, [sp, #72]
  4042b8:	mov	x0, x1
  4042bc:	lsl	x0, x0, #1
  4042c0:	add	x0, x0, x1
  4042c4:	lsl	x0, x0, #3
  4042c8:	add	x0, x0, x1
  4042cc:	lsl	x0, x0, #4
  4042d0:	mov	x1, x0
  4042d4:	ldr	x0, [sp, #56]
  4042d8:	add	x1, x0, x1
  4042dc:	ldr	x0, [sp, #48]
  4042e0:	mov	x3, x1
  4042e4:	mov	x1, x0
  4042e8:	mov	x0, #0x190                 	// #400
  4042ec:	mov	x2, x0
  4042f0:	mov	x0, x3
  4042f4:	bl	402990 <memcpy@plt>
  4042f8:	bl	403130 <getutxent@plt>
  4042fc:	str	x0, [sp, #48]
  404300:	ldr	x0, [sp, #48]
  404304:	cmp	x0, #0x0
  404308:	b.ne	404264 <ferror@plt+0x1094>  // b.any
  40430c:	ldr	x0, [sp, #48]
  404310:	cmp	x0, #0x0
  404314:	b.ne	404340 <ferror@plt+0x1170>  // b.any
  404318:	bl	403100 <__errno_location@plt>
  40431c:	ldr	w0, [x0]
  404320:	cmp	w0, #0x0
  404324:	b.eq	404340 <ferror@plt+0x1170>  // b.none
  404328:	ldr	x0, [sp, #56]
  40432c:	bl	402f50 <free@plt>
  404330:	bl	403100 <__errno_location@plt>
  404334:	ldr	w0, [x0]
  404338:	neg	w0, w0
  40433c:	b	404360 <ferror@plt+0x1190>
  404340:	bl	402f70 <endutxent@plt>
  404344:	ldr	x0, [sp, #32]
  404348:	ldr	x1, [sp, #72]
  40434c:	str	x1, [x0]
  404350:	ldr	x0, [sp, #24]
  404354:	ldr	x1, [sp, #56]
  404358:	str	x1, [x0]
  40435c:	mov	w0, #0x0                   	// #0
  404360:	ldp	x29, x30, [sp], #80
  404364:	ret
  404368:	stp	x29, x30, [sp, #-48]!
  40436c:	mov	x29, sp
  404370:	str	x0, [sp, #24]
  404374:	str	x1, [sp, #16]
  404378:	str	wzr, [sp, #44]
  40437c:	ldr	x0, [sp, #24]
  404380:	add	x0, x0, #0x8
  404384:	ldr	x1, [sp, #24]
  404388:	mov	x2, x1
  40438c:	mov	x1, x0
  404390:	ldr	x0, [sp, #16]
  404394:	bl	404214 <ferror@plt+0x1044>
  404398:	str	w0, [sp, #44]
  40439c:	ldr	w0, [sp, #44]
  4043a0:	cmp	w0, #0x0
  4043a4:	b.ge	4043cc <ferror@plt+0x11fc>  // b.tcont
  4043a8:	bl	403100 <__errno_location@plt>
  4043ac:	ldr	w0, [x0]
  4043b0:	cmp	w0, #0xd
  4043b4:	b.eq	4043cc <ferror@plt+0x11fc>  // b.none
  4043b8:	ldr	x2, [sp, #16]
  4043bc:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  4043c0:	add	x1, x0, #0xb00
  4043c4:	mov	w0, #0x1                   	// #1
  4043c8:	bl	4031a0 <err@plt>
  4043cc:	ldr	w0, [sp, #44]
  4043d0:	ldp	x29, x30, [sp], #48
  4043d4:	ret
  4043d8:	stp	x29, x30, [sp, #-48]!
  4043dc:	mov	x29, sp
  4043e0:	str	x0, [sp, #24]
  4043e4:	str	x1, [sp, #16]
  4043e8:	str	wzr, [sp, #44]
  4043ec:	ldr	x0, [sp, #24]
  4043f0:	add	x1, x0, #0x18
  4043f4:	ldr	x0, [sp, #24]
  4043f8:	add	x0, x0, #0x10
  4043fc:	mov	x2, x0
  404400:	ldr	x0, [sp, #16]
  404404:	bl	404214 <ferror@plt+0x1044>
  404408:	str	w0, [sp, #44]
  40440c:	ldr	w0, [sp, #44]
  404410:	cmp	w0, #0x0
  404414:	b.ge	40443c <ferror@plt+0x126c>  // b.tcont
  404418:	bl	403100 <__errno_location@plt>
  40441c:	ldr	w0, [x0]
  404420:	cmp	w0, #0xd
  404424:	b.eq	40443c <ferror@plt+0x126c>  // b.none
  404428:	ldr	x2, [sp, #16]
  40442c:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  404430:	add	x1, x0, #0xb00
  404434:	mov	w0, #0x1                   	// #1
  404438:	bl	4031a0 <err@plt>
  40443c:	ldr	w0, [sp, #44]
  404440:	ldp	x29, x30, [sp], #48
  404444:	ret
  404448:	stp	x29, x30, [sp, #-64]!
  40444c:	mov	x29, sp
  404450:	str	x0, [sp, #40]
  404454:	str	x1, [sp, #32]
  404458:	str	x2, [sp, #24]
  40445c:	str	xzr, [sp, #56]
  404460:	str	wzr, [sp, #52]
  404464:	ldr	x0, [sp, #32]
  404468:	str	xzr, [x0]
  40446c:	ldr	x0, [sp, #40]
  404470:	str	xzr, [x0]
  404474:	ldr	x0, [sp, #24]
  404478:	ldr	x4, [x0]
  40447c:	ldr	x0, [sp, #24]
  404480:	ldr	w1, [x0, #20]
  404484:	ldr	x0, [sp, #40]
  404488:	ldr	x0, [x0]
  40448c:	add	x2, sp, #0x34
  404490:	mov	x3, x2
  404494:	mov	x2, x0
  404498:	mov	x0, x4
  40449c:	bl	402f90 <getgrouplist@plt>
  4044a0:	ldr	w0, [sp, #52]
  4044a4:	cmp	w0, #0x0
  4044a8:	b.ne	4044b4 <ferror@plt+0x12e4>  // b.any
  4044ac:	mov	w0, #0xffffffff            	// #-1
  4044b0:	b	4045d4 <ferror@plt+0x1404>
  4044b4:	ldr	w0, [sp, #52]
  4044b8:	sxtw	x0, w0
  4044bc:	lsl	x0, x0, #2
  4044c0:	mov	x1, x0
  4044c4:	mov	x0, #0x1                   	// #1
  4044c8:	bl	4035b4 <ferror@plt+0x3e4>
  4044cc:	mov	x1, x0
  4044d0:	ldr	x0, [sp, #40]
  4044d4:	str	x1, [x0]
  4044d8:	ldr	x0, [sp, #24]
  4044dc:	ldr	x4, [x0]
  4044e0:	ldr	x0, [sp, #24]
  4044e4:	ldr	w1, [x0, #20]
  4044e8:	ldr	x0, [sp, #40]
  4044ec:	ldr	x0, [x0]
  4044f0:	add	x2, sp, #0x34
  4044f4:	mov	x3, x2
  4044f8:	mov	x2, x0
  4044fc:	mov	x0, x4
  404500:	bl	402f90 <getgrouplist@plt>
  404504:	cmn	w0, #0x1
  404508:	b.ne	404514 <ferror@plt+0x1344>  // b.any
  40450c:	mov	w0, #0xffffffff            	// #-1
  404510:	b	4045d4 <ferror@plt+0x1404>
  404514:	ldr	w0, [sp, #52]
  404518:	sxtw	x1, w0
  40451c:	ldr	x0, [sp, #32]
  404520:	str	x1, [x0]
  404524:	b	40455c <ferror@plt+0x138c>
  404528:	ldr	x0, [sp, #40]
  40452c:	ldr	x1, [x0]
  404530:	ldr	x0, [sp, #56]
  404534:	lsl	x0, x0, #2
  404538:	add	x0, x1, x0
  40453c:	ldr	w1, [x0]
  404540:	ldr	x0, [sp, #24]
  404544:	ldr	w0, [x0, #20]
  404548:	cmp	w1, w0
  40454c:	b.eq	404574 <ferror@plt+0x13a4>  // b.none
  404550:	ldr	x0, [sp, #56]
  404554:	add	x0, x0, #0x1
  404558:	str	x0, [sp, #56]
  40455c:	ldr	x0, [sp, #32]
  404560:	ldr	x0, [x0]
  404564:	ldr	x1, [sp, #56]
  404568:	cmp	x1, x0
  40456c:	b.cc	404528 <ferror@plt+0x1358>  // b.lo, b.ul, b.last
  404570:	b	404578 <ferror@plt+0x13a8>
  404574:	nop
  404578:	ldr	x0, [sp, #32]
  40457c:	ldr	x0, [x0]
  404580:	cmp	x0, #0x0
  404584:	b.eq	4045d0 <ferror@plt+0x1400>  // b.none
  404588:	ldr	x0, [sp, #40]
  40458c:	ldr	x1, [x0]
  404590:	ldr	x0, [sp, #32]
  404594:	ldr	x0, [x0]
  404598:	sub	x2, x0, #0x1
  40459c:	ldr	x0, [sp, #32]
  4045a0:	str	x2, [x0]
  4045a4:	ldr	x0, [sp, #32]
  4045a8:	ldr	x0, [x0]
  4045ac:	lsl	x0, x0, #2
  4045b0:	add	x1, x1, x0
  4045b4:	ldr	x0, [sp, #40]
  4045b8:	ldr	x2, [x0]
  4045bc:	ldr	x0, [sp, #56]
  4045c0:	lsl	x0, x0, #2
  4045c4:	add	x0, x2, x0
  4045c8:	ldr	w1, [x1]
  4045cc:	str	w1, [x0]
  4045d0:	mov	w0, #0x0                   	// #0
  4045d4:	ldp	x29, x30, [sp], #64
  4045d8:	ret
  4045dc:	stp	x29, x30, [sp, #-64]!
  4045e0:	mov	x29, sp
  4045e4:	str	w0, [sp, #28]
  4045e8:	str	wzr, [sp, #60]
  4045ec:	bl	40c994 <ferror@plt+0x97c4>
  4045f0:	str	x0, [sp, #48]
  4045f4:	ldr	w1, [sp, #28]
  4045f8:	ldr	x0, [sp, #48]
  4045fc:	bl	40ca88 <ferror@plt+0x98b8>
  404600:	b	404610 <ferror@plt+0x1440>
  404604:	ldr	w0, [sp, #60]
  404608:	add	w0, w0, #0x1
  40460c:	str	w0, [sp, #60]
  404610:	add	x0, sp, #0x2c
  404614:	mov	x1, x0
  404618:	ldr	x0, [sp, #48]
  40461c:	bl	40cabc <ferror@plt+0x98ec>
  404620:	cmp	w0, #0x0
  404624:	b.eq	404604 <ferror@plt+0x1434>  // b.none
  404628:	ldr	x0, [sp, #48]
  40462c:	bl	40c9fc <ferror@plt+0x982c>
  404630:	ldr	w0, [sp, #60]
  404634:	ldp	x29, x30, [sp], #64
  404638:	ret
  40463c:	sub	sp, sp, #0x30
  404640:	str	x0, [sp, #24]
  404644:	str	x1, [sp, #16]
  404648:	str	x2, [sp, #8]
  40464c:	ldr	x0, [sp, #24]
  404650:	str	x0, [sp, #40]
  404654:	str	xzr, [sp, #32]
  404658:	ldr	x0, [sp, #40]
  40465c:	cmp	x0, #0x0
  404660:	b.eq	40467c <ferror@plt+0x14ac>  // b.none
  404664:	ldr	x0, [sp, #40]
  404668:	add	x1, x0, #0x1
  40466c:	str	x1, [sp, #40]
  404670:	ldrsb	w0, [x0]
  404674:	cmp	w0, #0x24
  404678:	b.eq	404684 <ferror@plt+0x14b4>  // b.none
  40467c:	mov	x0, #0x0                   	// #0
  404680:	b	4047f8 <ferror@plt+0x1628>
  404684:	ldr	x0, [sp, #8]
  404688:	cmp	x0, #0x0
  40468c:	b.eq	404698 <ferror@plt+0x14c8>  // b.none
  404690:	ldr	x0, [sp, #8]
  404694:	str	wzr, [x0]
  404698:	ldr	x0, [sp, #40]
  40469c:	ldrsb	w0, [x0]
  4046a0:	cmp	w0, #0x36
  4046a4:	b.eq	404760 <ferror@plt+0x1590>  // b.none
  4046a8:	cmp	w0, #0x36
  4046ac:	b.gt	404788 <ferror@plt+0x15b8>
  4046b0:	cmp	w0, #0x35
  4046b4:	b.eq	404738 <ferror@plt+0x1568>  // b.none
  4046b8:	cmp	w0, #0x35
  4046bc:	b.gt	404788 <ferror@plt+0x15b8>
  4046c0:	cmp	w0, #0x31
  4046c4:	b.eq	4046d4 <ferror@plt+0x1504>  // b.none
  4046c8:	cmp	w0, #0x32
  4046cc:	b.eq	4046fc <ferror@plt+0x152c>  // b.none
  4046d0:	b	404788 <ferror@plt+0x15b8>
  4046d4:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  4046d8:	add	x0, x0, #0xb08
  4046dc:	str	x0, [sp, #32]
  4046e0:	ldr	x0, [sp, #8]
  4046e4:	cmp	x0, #0x0
  4046e8:	b.eq	404790 <ferror@plt+0x15c0>  // b.none
  4046ec:	ldr	x0, [sp, #8]
  4046f0:	mov	w1, #0x16                  	// #22
  4046f4:	str	w1, [x0]
  4046f8:	b	404790 <ferror@plt+0x15c0>
  4046fc:	ldr	x0, [sp, #40]
  404700:	add	x0, x0, #0x1
  404704:	str	x0, [sp, #40]
  404708:	ldr	x0, [sp, #40]
  40470c:	ldrsb	w0, [x0]
  404710:	cmp	w0, #0x61
  404714:	b.eq	404728 <ferror@plt+0x1558>  // b.none
  404718:	ldr	x0, [sp, #40]
  40471c:	ldrsb	w0, [x0]
  404720:	cmp	w0, #0x79
  404724:	b.ne	404798 <ferror@plt+0x15c8>  // b.any
  404728:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  40472c:	add	x0, x0, #0xb10
  404730:	str	x0, [sp, #32]
  404734:	b	404798 <ferror@plt+0x15c8>
  404738:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  40473c:	add	x0, x0, #0xb20
  404740:	str	x0, [sp, #32]
  404744:	ldr	x0, [sp, #8]
  404748:	cmp	x0, #0x0
  40474c:	b.eq	4047a0 <ferror@plt+0x15d0>  // b.none
  404750:	ldr	x0, [sp, #8]
  404754:	mov	w1, #0x2b                  	// #43
  404758:	str	w1, [x0]
  40475c:	b	4047a0 <ferror@plt+0x15d0>
  404760:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  404764:	add	x0, x0, #0xb28
  404768:	str	x0, [sp, #32]
  40476c:	ldr	x0, [sp, #8]
  404770:	cmp	x0, #0x0
  404774:	b.eq	4047a8 <ferror@plt+0x15d8>  // b.none
  404778:	ldr	x0, [sp, #8]
  40477c:	mov	w1, #0x56                  	// #86
  404780:	str	w1, [x0]
  404784:	b	4047a8 <ferror@plt+0x15d8>
  404788:	mov	x0, #0x0                   	// #0
  40478c:	b	4047f8 <ferror@plt+0x1628>
  404790:	nop
  404794:	b	4047ac <ferror@plt+0x15dc>
  404798:	nop
  40479c:	b	4047ac <ferror@plt+0x15dc>
  4047a0:	nop
  4047a4:	b	4047ac <ferror@plt+0x15dc>
  4047a8:	nop
  4047ac:	ldr	x0, [sp, #40]
  4047b0:	add	x0, x0, #0x1
  4047b4:	str	x0, [sp, #40]
  4047b8:	ldr	x0, [sp, #40]
  4047bc:	ldrsb	w0, [x0]
  4047c0:	cmp	w0, #0x24
  4047c4:	b.eq	4047d0 <ferror@plt+0x1600>  // b.none
  4047c8:	mov	x0, #0x0                   	// #0
  4047cc:	b	4047f8 <ferror@plt+0x1628>
  4047d0:	ldr	x0, [sp, #16]
  4047d4:	cmp	x0, #0x0
  4047d8:	b.eq	4047f4 <ferror@plt+0x1624>  // b.none
  4047dc:	ldr	x0, [sp, #40]
  4047e0:	add	x0, x0, #0x1
  4047e4:	str	x0, [sp, #40]
  4047e8:	ldr	x0, [sp, #16]
  4047ec:	ldr	x1, [sp, #40]
  4047f0:	str	x1, [x0]
  4047f4:	ldr	x0, [sp, #32]
  4047f8:	add	sp, sp, #0x30
  4047fc:	ret
  404800:	stp	x29, x30, [sp, #-64]!
  404804:	mov	x29, sp
  404808:	str	x0, [sp, #24]
  40480c:	ldr	x0, [sp, #24]
  404810:	str	x0, [sp, #48]
  404814:	str	wzr, [sp, #44]
  404818:	ldr	x0, [sp, #24]
  40481c:	cmp	x0, #0x0
  404820:	b.eq	404834 <ferror@plt+0x1664>  // b.none
  404824:	ldr	x0, [sp, #24]
  404828:	ldrsb	w0, [x0]
  40482c:	cmp	w0, #0x0
  404830:	b.ne	40483c <ferror@plt+0x166c>  // b.any
  404834:	mov	w0, #0x0                   	// #0
  404838:	b	4049e4 <ferror@plt+0x1814>
  40483c:	add	x1, sp, #0x2c
  404840:	add	x0, sp, #0x30
  404844:	mov	x2, x1
  404848:	mov	x1, x0
  40484c:	ldr	x0, [sp, #24]
  404850:	bl	40463c <ferror@plt+0x146c>
  404854:	cmp	x0, #0x0
  404858:	b.ne	404864 <ferror@plt+0x1694>  // b.any
  40485c:	mov	w0, #0x0                   	// #0
  404860:	b	4049e4 <ferror@plt+0x1814>
  404864:	ldr	x0, [sp, #48]
  404868:	cmp	x0, #0x0
  40486c:	b.eq	404880 <ferror@plt+0x16b0>  // b.none
  404870:	ldr	x0, [sp, #48]
  404874:	ldrsb	w0, [x0]
  404878:	cmp	w0, #0x0
  40487c:	b.ne	40490c <ferror@plt+0x173c>  // b.any
  404880:	mov	w0, #0x0                   	// #0
  404884:	b	4049e4 <ferror@plt+0x1814>
  404888:	ldr	x0, [sp, #48]
  40488c:	ldrsb	w0, [x0]
  404890:	cmp	w0, #0x24
  404894:	b.ne	4048a8 <ferror@plt+0x16d8>  // b.any
  404898:	ldr	x0, [sp, #48]
  40489c:	add	x0, x0, #0x1
  4048a0:	str	x0, [sp, #48]
  4048a4:	b	40491c <ferror@plt+0x174c>
  4048a8:	bl	402ee0 <__ctype_b_loc@plt>
  4048ac:	ldr	x1, [x0]
  4048b0:	ldr	x0, [sp, #48]
  4048b4:	ldrsb	w0, [x0]
  4048b8:	and	w0, w0, #0xff
  4048bc:	and	x0, x0, #0xff
  4048c0:	lsl	x0, x0, #1
  4048c4:	add	x0, x1, x0
  4048c8:	ldrh	w0, [x0]
  4048cc:	and	w0, w0, #0x8
  4048d0:	cmp	w0, #0x0
  4048d4:	b.ne	404900 <ferror@plt+0x1730>  // b.any
  4048d8:	ldr	x0, [sp, #48]
  4048dc:	ldrsb	w0, [x0]
  4048e0:	cmp	w0, #0x2e
  4048e4:	b.eq	404900 <ferror@plt+0x1730>  // b.none
  4048e8:	ldr	x0, [sp, #48]
  4048ec:	ldrsb	w0, [x0]
  4048f0:	cmp	w0, #0x2f
  4048f4:	b.eq	404900 <ferror@plt+0x1730>  // b.none
  4048f8:	mov	w0, #0x0                   	// #0
  4048fc:	b	4049e4 <ferror@plt+0x1814>
  404900:	ldr	x0, [sp, #48]
  404904:	add	x0, x0, #0x1
  404908:	str	x0, [sp, #48]
  40490c:	ldr	x0, [sp, #48]
  404910:	ldrsb	w0, [x0]
  404914:	cmp	w0, #0x0
  404918:	b.ne	404888 <ferror@plt+0x16b8>  // b.any
  40491c:	ldr	x0, [sp, #48]
  404920:	ldrsb	w0, [x0]
  404924:	cmp	w0, #0x0
  404928:	b.ne	404934 <ferror@plt+0x1764>  // b.any
  40492c:	mov	w0, #0x0                   	// #0
  404930:	b	4049e4 <ferror@plt+0x1814>
  404934:	str	wzr, [sp, #60]
  404938:	b	4049ac <ferror@plt+0x17dc>
  40493c:	bl	402ee0 <__ctype_b_loc@plt>
  404940:	ldr	x1, [x0]
  404944:	ldr	x0, [sp, #48]
  404948:	ldrsb	w0, [x0]
  40494c:	and	w0, w0, #0xff
  404950:	and	x0, x0, #0xff
  404954:	lsl	x0, x0, #1
  404958:	add	x0, x1, x0
  40495c:	ldrh	w0, [x0]
  404960:	and	w0, w0, #0x8
  404964:	cmp	w0, #0x0
  404968:	b.ne	404994 <ferror@plt+0x17c4>  // b.any
  40496c:	ldr	x0, [sp, #48]
  404970:	ldrsb	w0, [x0]
  404974:	cmp	w0, #0x2e
  404978:	b.eq	404994 <ferror@plt+0x17c4>  // b.none
  40497c:	ldr	x0, [sp, #48]
  404980:	ldrsb	w0, [x0]
  404984:	cmp	w0, #0x2f
  404988:	b.eq	404994 <ferror@plt+0x17c4>  // b.none
  40498c:	mov	w0, #0x0                   	// #0
  404990:	b	4049e4 <ferror@plt+0x1814>
  404994:	ldr	x0, [sp, #48]
  404998:	add	x0, x0, #0x1
  40499c:	str	x0, [sp, #48]
  4049a0:	ldr	w0, [sp, #60]
  4049a4:	add	w0, w0, #0x1
  4049a8:	str	w0, [sp, #60]
  4049ac:	ldr	x0, [sp, #48]
  4049b0:	ldrsb	w0, [x0]
  4049b4:	cmp	w0, #0x0
  4049b8:	b.ne	40493c <ferror@plt+0x176c>  // b.any
  4049bc:	ldr	w0, [sp, #44]
  4049c0:	cmp	w0, #0x0
  4049c4:	b.eq	4049e0 <ferror@plt+0x1810>  // b.none
  4049c8:	ldr	w0, [sp, #44]
  4049cc:	ldr	w1, [sp, #60]
  4049d0:	cmp	w1, w0
  4049d4:	b.eq	4049e0 <ferror@plt+0x1810>  // b.none
  4049d8:	mov	w0, #0x0                   	// #0
  4049dc:	b	4049e4 <ferror@plt+0x1814>
  4049e0:	mov	w0, #0x1                   	// #1
  4049e4:	ldp	x29, x30, [sp], #64
  4049e8:	ret
  4049ec:	stp	x29, x30, [sp, #-128]!
  4049f0:	mov	x29, sp
  4049f4:	str	x19, [sp, #16]
  4049f8:	str	x0, [sp, #40]
  4049fc:	str	x1, [sp, #32]
  404a00:	str	xzr, [sp, #120]
  404a04:	str	xzr, [sp, #112]
  404a08:	str	xzr, [sp, #104]
  404a0c:	bl	403100 <__errno_location@plt>
  404a10:	str	wzr, [x0]
  404a14:	bl	403100 <__errno_location@plt>
  404a18:	str	wzr, [x0]
  404a1c:	ldr	x0, [sp, #32]
  404a20:	cmp	x0, #0x0
  404a24:	b.eq	404a34 <ferror@plt+0x1864>  // b.none
  404a28:	ldr	x0, [sp, #32]
  404a2c:	bl	402d10 <getpwnam@plt>
  404a30:	b	404a38 <ferror@plt+0x1868>
  404a34:	bl	403070 <getpwent@plt>
  404a38:	str	x0, [sp, #88]
  404a3c:	ldr	x0, [sp, #88]
  404a40:	cmp	x0, #0x0
  404a44:	b.ne	404a50 <ferror@plt+0x1880>  // b.any
  404a48:	mov	x0, #0x0                   	// #0
  404a4c:	b	405284 <ferror@plt+0x20b4>
  404a50:	ldr	x0, [sp, #88]
  404a54:	ldr	w0, [x0, #16]
  404a58:	str	w0, [sp, #84]
  404a5c:	ldr	x0, [sp, #40]
  404a60:	ldr	w1, [sp, #84]
  404a64:	str	w1, [x0, #40]
  404a68:	adrp	x0, 421000 <ferror@plt+0x1de30>
  404a6c:	add	x0, x0, #0x480
  404a70:	ldr	w0, [x0]
  404a74:	and	w0, w0, #0x10
  404a78:	cmp	w0, #0x0
  404a7c:	b.eq	404aec <ferror@plt+0x191c>  // b.none
  404a80:	ldr	x0, [sp, #88]
  404a84:	ldr	x0, [x0]
  404a88:	mov	x1, x0
  404a8c:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  404a90:	add	x0, x0, #0xb30
  404a94:	bl	402eb0 <strcmp@plt>
  404a98:	cmp	w0, #0x0
  404a9c:	b.eq	404aec <ferror@plt+0x191c>  // b.none
  404aa0:	ldr	w0, [sp, #84]
  404aa4:	cmp	w0, #0x0
  404aa8:	b.eq	404aec <ferror@plt+0x191c>  // b.none
  404aac:	ldr	x0, [sp, #40]
  404ab0:	ldr	w0, [x0, #44]
  404ab4:	ldr	w1, [sp, #84]
  404ab8:	cmp	w1, w0
  404abc:	b.cc	404ad4 <ferror@plt+0x1904>  // b.lo, b.ul, b.last
  404ac0:	ldr	x0, [sp, #40]
  404ac4:	ldr	w0, [x0, #48]
  404ac8:	ldr	w1, [sp, #84]
  404acc:	cmp	w1, w0
  404ad0:	b.ls	404b44 <ferror@plt+0x1974>  // b.plast
  404ad4:	bl	403100 <__errno_location@plt>
  404ad8:	mov	x1, x0
  404adc:	mov	w0, #0xb                   	// #11
  404ae0:	str	w0, [x1]
  404ae4:	mov	x0, #0x0                   	// #0
  404ae8:	b	405284 <ferror@plt+0x20b4>
  404aec:	adrp	x0, 421000 <ferror@plt+0x1de30>
  404af0:	add	x0, x0, #0x480
  404af4:	ldr	w0, [x0]
  404af8:	and	w0, w0, #0x8
  404afc:	cmp	w0, #0x0
  404b00:	b.eq	404b48 <ferror@plt+0x1978>  // b.none
  404b04:	ldr	x0, [sp, #40]
  404b08:	ldr	w0, [x0, #52]
  404b0c:	ldr	w1, [sp, #84]
  404b10:	cmp	w1, w0
  404b14:	b.cc	404b2c <ferror@plt+0x195c>  // b.lo, b.ul, b.last
  404b18:	ldr	x0, [sp, #40]
  404b1c:	ldr	w0, [x0, #56]
  404b20:	ldr	w1, [sp, #84]
  404b24:	cmp	w1, w0
  404b28:	b.ls	404b48 <ferror@plt+0x1978>  // b.plast
  404b2c:	bl	403100 <__errno_location@plt>
  404b30:	mov	x1, x0
  404b34:	mov	w0, #0xb                   	// #11
  404b38:	str	w0, [x1]
  404b3c:	mov	x0, #0x0                   	// #0
  404b40:	b	405284 <ferror@plt+0x20b4>
  404b44:	nop
  404b48:	bl	403100 <__errno_location@plt>
  404b4c:	str	wzr, [x0]
  404b50:	ldr	x0, [sp, #88]
  404b54:	ldr	w0, [x0, #20]
  404b58:	bl	403120 <getgrgid@plt>
  404b5c:	str	x0, [sp, #72]
  404b60:	ldr	x0, [sp, #72]
  404b64:	cmp	x0, #0x0
  404b68:	b.ne	404b74 <ferror@plt+0x19a4>  // b.any
  404b6c:	mov	x0, #0x0                   	// #0
  404b70:	b	405284 <ferror@plt+0x20b4>
  404b74:	mov	x1, #0xc8                  	// #200
  404b78:	mov	x0, #0x1                   	// #1
  404b7c:	bl	4035b4 <ferror@plt+0x3e4>
  404b80:	str	x0, [sp, #64]
  404b84:	ldr	x0, [sp, #40]
  404b88:	ldr	x0, [x0]
  404b8c:	cmp	x0, #0x0
  404b90:	b.eq	404bac <ferror@plt+0x19dc>  // b.none
  404b94:	ldr	x0, [sp, #88]
  404b98:	ldr	x0, [x0]
  404b9c:	mov	x1, x0
  404ba0:	ldr	x0, [sp, #40]
  404ba4:	bl	403f84 <ferror@plt+0xdb4>
  404ba8:	str	x0, [sp, #120]
  404bac:	ldr	x0, [sp, #40]
  404bb0:	ldr	x0, [x0, #16]
  404bb4:	cmp	x0, #0x0
  404bb8:	b.eq	404bd4 <ferror@plt+0x1a04>  // b.none
  404bbc:	ldr	x0, [sp, #88]
  404bc0:	ldr	x0, [x0]
  404bc4:	mov	x1, x0
  404bc8:	ldr	x0, [sp, #40]
  404bcc:	bl	40414c <ferror@plt+0xf7c>
  404bd0:	str	x0, [sp, #112]
  404bd4:	bl	402dc0 <lckpwdf@plt>
  404bd8:	ldr	x0, [sp, #88]
  404bdc:	ldr	x0, [x0]
  404be0:	bl	402d60 <getspnam@plt>
  404be4:	str	x0, [sp, #56]
  404be8:	bl	402a80 <ulckpwdf@plt>
  404bec:	ldr	x0, [sp, #88]
  404bf0:	ldr	w1, [x0, #16]
  404bf4:	ldr	x0, [sp, #64]
  404bf8:	str	w1, [x0, #8]
  404bfc:	b	405268 <ferror@plt+0x2098>
  404c00:	ldr	x0, [sp, #104]
  404c04:	add	x1, x0, #0x1
  404c08:	str	x1, [sp, #104]
  404c0c:	adrp	x1, 421000 <ferror@plt+0x1de30>
  404c10:	add	x1, x1, #0x490
  404c14:	ldr	w0, [x1, x0, lsl #2]
  404c18:	cmp	w0, #0x1a
  404c1c:	b.hi	405258 <ferror@plt+0x2088>  // b.pmore
  404c20:	adrp	x1, 40d000 <ferror@plt+0x9e30>
  404c24:	add	x1, x1, #0xbc0
  404c28:	ldr	w0, [x1, w0, uxtw #2]
  404c2c:	adr	x1, 404c38 <ferror@plt+0x1a68>
  404c30:	add	x0, x1, w0, sxtw #2
  404c34:	br	x0
  404c38:	ldr	x0, [sp, #88]
  404c3c:	ldr	x0, [x0]
  404c40:	bl	403618 <ferror@plt+0x448>
  404c44:	mov	x1, x0
  404c48:	ldr	x0, [sp, #64]
  404c4c:	str	x1, [x0]
  404c50:	b	405268 <ferror@plt+0x2098>
  404c54:	ldr	x0, [sp, #88]
  404c58:	ldr	w1, [x0, #16]
  404c5c:	ldr	x0, [sp, #64]
  404c60:	str	w1, [x0, #8]
  404c64:	b	405268 <ferror@plt+0x2098>
  404c68:	ldr	x0, [sp, #72]
  404c6c:	ldr	x0, [x0]
  404c70:	bl	403618 <ferror@plt+0x448>
  404c74:	mov	x1, x0
  404c78:	ldr	x0, [sp, #64]
  404c7c:	str	x1, [x0, #16]
  404c80:	b	405268 <ferror@plt+0x2098>
  404c84:	ldr	x0, [sp, #88]
  404c88:	ldr	w1, [x0, #20]
  404c8c:	ldr	x0, [sp, #64]
  404c90:	str	w1, [x0, #24]
  404c94:	b	405268 <ferror@plt+0x2098>
  404c98:	ldr	x0, [sp, #64]
  404c9c:	add	x3, x0, #0x38
  404ca0:	ldr	x0, [sp, #64]
  404ca4:	add	x0, x0, #0x40
  404ca8:	ldr	x2, [sp, #88]
  404cac:	mov	x1, x0
  404cb0:	mov	x0, x3
  404cb4:	bl	404448 <ferror@plt+0x1278>
  404cb8:	cmp	w0, #0x0
  404cbc:	b.eq	405268 <ferror@plt+0x2098>  // b.none
  404cc0:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  404cc4:	add	x0, x0, #0xb40
  404cc8:	bl	403160 <gettext@plt>
  404ccc:	mov	x1, x0
  404cd0:	mov	w0, #0x1                   	// #1
  404cd4:	bl	4031a0 <err@plt>
  404cd8:	ldr	x0, [sp, #88]
  404cdc:	ldr	x0, [x0, #32]
  404ce0:	bl	403618 <ferror@plt+0x448>
  404ce4:	mov	x1, x0
  404ce8:	ldr	x0, [sp, #64]
  404cec:	str	x1, [x0, #160]
  404cf0:	b	405268 <ferror@plt+0x2098>
  404cf4:	ldr	x0, [sp, #88]
  404cf8:	ldr	x0, [x0, #40]
  404cfc:	bl	403618 <ferror@plt+0x448>
  404d00:	mov	x1, x0
  404d04:	ldr	x0, [sp, #64]
  404d08:	str	x1, [x0, #168]
  404d0c:	b	405268 <ferror@plt+0x2098>
  404d10:	ldr	x0, [sp, #88]
  404d14:	ldr	x0, [x0, #24]
  404d18:	bl	403618 <ferror@plt+0x448>
  404d1c:	mov	x1, x0
  404d20:	ldr	x0, [sp, #64]
  404d24:	str	x1, [x0, #32]
  404d28:	b	405268 <ferror@plt+0x2098>
  404d2c:	ldr	x0, [sp, #120]
  404d30:	cmp	x0, #0x0
  404d34:	b.eq	405268 <ferror@plt+0x2098>  // b.none
  404d38:	ldr	x0, [sp, #120]
  404d3c:	ldr	x0, [x0, #344]
  404d40:	str	x0, [sp, #48]
  404d44:	ldr	x0, [sp, #40]
  404d48:	ldr	w0, [x0, #80]
  404d4c:	ldr	x1, [sp, #48]
  404d50:	bl	403bd4 <ferror@plt+0xa04>
  404d54:	mov	x1, x0
  404d58:	ldr	x0, [sp, #64]
  404d5c:	str	x1, [x0, #120]
  404d60:	b	405268 <ferror@plt+0x2098>
  404d64:	ldr	x0, [sp, #120]
  404d68:	cmp	x0, #0x0
  404d6c:	b.eq	405268 <ferror@plt+0x2098>  // b.none
  404d70:	mov	x0, #0x21                  	// #33
  404d74:	bl	40350c <ferror@plt+0x33c>
  404d78:	mov	x1, x0
  404d7c:	ldr	x0, [sp, #64]
  404d80:	str	x1, [x0, #128]
  404d84:	ldr	x0, [sp, #64]
  404d88:	ldr	x4, [x0, #128]
  404d8c:	ldr	x0, [sp, #120]
  404d90:	add	x0, x0, #0x8
  404d94:	mov	x3, #0x21                  	// #33
  404d98:	mov	x2, #0x20                  	// #32
  404d9c:	mov	x1, x0
  404da0:	mov	x0, x4
  404da4:	bl	40374c <ferror@plt+0x57c>
  404da8:	b	405268 <ferror@plt+0x2098>
  404dac:	ldr	x0, [sp, #120]
  404db0:	cmp	x0, #0x0
  404db4:	b.eq	405268 <ferror@plt+0x2098>  // b.none
  404db8:	mov	x0, #0x101                 	// #257
  404dbc:	bl	40350c <ferror@plt+0x33c>
  404dc0:	mov	x1, x0
  404dc4:	ldr	x0, [sp, #64]
  404dc8:	str	x1, [x0, #136]
  404dcc:	ldr	x0, [sp, #64]
  404dd0:	ldr	x4, [x0, #136]
  404dd4:	ldr	x0, [sp, #120]
  404dd8:	add	x0, x0, #0x4c
  404ddc:	mov	x3, #0x101                 	// #257
  404de0:	mov	x2, #0x100                 	// #256
  404de4:	mov	x1, x0
  404de8:	mov	x0, x4
  404dec:	bl	40374c <ferror@plt+0x57c>
  404df0:	b	405268 <ferror@plt+0x2098>
  404df4:	ldr	x0, [sp, #112]
  404df8:	cmp	x0, #0x0
  404dfc:	b.eq	405268 <ferror@plt+0x2098>  // b.none
  404e00:	ldr	x0, [sp, #112]
  404e04:	ldr	x0, [x0, #344]
  404e08:	str	x0, [sp, #48]
  404e0c:	ldr	x0, [sp, #40]
  404e10:	ldr	w0, [x0, #80]
  404e14:	ldr	x1, [sp, #48]
  404e18:	bl	403bd4 <ferror@plt+0xa04>
  404e1c:	mov	x1, x0
  404e20:	ldr	x0, [sp, #64]
  404e24:	str	x1, [x0, #144]
  404e28:	b	405268 <ferror@plt+0x2098>
  404e2c:	ldr	x0, [sp, #112]
  404e30:	cmp	x0, #0x0
  404e34:	b.eq	405268 <ferror@plt+0x2098>  // b.none
  404e38:	mov	x0, #0x21                  	// #33
  404e3c:	bl	40350c <ferror@plt+0x33c>
  404e40:	mov	x1, x0
  404e44:	ldr	x0, [sp, #64]
  404e48:	str	x1, [x0, #152]
  404e4c:	ldr	x0, [sp, #64]
  404e50:	ldr	x4, [x0, #152]
  404e54:	ldr	x0, [sp, #112]
  404e58:	add	x0, x0, #0x8
  404e5c:	mov	x3, #0x21                  	// #33
  404e60:	mov	x2, #0x20                  	// #32
  404e64:	mov	x1, x0
  404e68:	mov	x0, x4
  404e6c:	bl	40374c <ferror@plt+0x57c>
  404e70:	b	405268 <ferror@plt+0x2098>
  404e74:	mov	w1, #0x0                   	// #0
  404e78:	ldr	x0, [sp, #88]
  404e7c:	bl	4080e0 <ferror@plt+0x4f10>
  404e80:	mov	w1, w0
  404e84:	ldr	x0, [sp, #64]
  404e88:	str	w1, [x0, #184]
  404e8c:	ldr	x0, [sp, #64]
  404e90:	ldr	w0, [x0, #184]
  404e94:	cmn	w0, #0x1
  404e98:	b.ne	405268 <ferror@plt+0x2098>  // b.any
  404e9c:	ldr	x0, [sp, #64]
  404ea0:	mov	w1, #0x2                   	// #2
  404ea4:	str	w1, [x0, #184]
  404ea8:	b	405268 <ferror@plt+0x2098>
  404eac:	ldr	x0, [sp, #56]
  404eb0:	cmp	x0, #0x0
  404eb4:	b.eq	404edc <ferror@plt+0x1d0c>  // b.none
  404eb8:	ldr	x0, [sp, #56]
  404ebc:	ldr	x0, [x0, #8]
  404ec0:	ldrsb	w0, [x0]
  404ec4:	cmp	w0, #0x0
  404ec8:	b.ne	405268 <ferror@plt+0x2098>  // b.any
  404ecc:	ldr	x0, [sp, #64]
  404ed0:	mov	w1, #0x1                   	// #1
  404ed4:	str	w1, [x0, #40]
  404ed8:	b	405268 <ferror@plt+0x2098>
  404edc:	ldr	x0, [sp, #64]
  404ee0:	mov	w1, #0x2                   	// #2
  404ee4:	str	w1, [x0, #40]
  404ee8:	b	405268 <ferror@plt+0x2098>
  404eec:	ldr	x0, [sp, #56]
  404ef0:	cmp	x0, #0x0
  404ef4:	b.eq	404f48 <ferror@plt+0x1d78>  // b.none
  404ef8:	ldr	x0, [sp, #56]
  404efc:	ldr	x0, [x0, #8]
  404f00:	ldrsb	w0, [x0]
  404f04:	cmp	w0, #0x21
  404f08:	b.eq	404f20 <ferror@plt+0x1d50>  // b.none
  404f0c:	ldr	x0, [sp, #56]
  404f10:	ldr	x0, [x0, #8]
  404f14:	ldrsb	w0, [x0]
  404f18:	cmp	w0, #0x2a
  404f1c:	b.ne	405268 <ferror@plt+0x2098>  // b.any
  404f20:	ldr	x0, [sp, #56]
  404f24:	ldr	x0, [x0, #8]
  404f28:	add	x0, x0, #0x1
  404f2c:	bl	404800 <ferror@plt+0x1630>
  404f30:	cmp	w0, #0x0
  404f34:	b.ne	405268 <ferror@plt+0x2098>  // b.any
  404f38:	ldr	x0, [sp, #64]
  404f3c:	mov	w1, #0x1                   	// #1
  404f40:	str	w1, [x0, #52]
  404f44:	b	405268 <ferror@plt+0x2098>
  404f48:	ldr	x0, [sp, #64]
  404f4c:	mov	w1, #0x2                   	// #2
  404f50:	str	w1, [x0, #52]
  404f54:	b	405268 <ferror@plt+0x2098>
  404f58:	ldr	x0, [sp, #56]
  404f5c:	cmp	x0, #0x0
  404f60:	b.eq	404fa0 <ferror@plt+0x1dd0>  // b.none
  404f64:	ldr	x0, [sp, #56]
  404f68:	ldr	x0, [x0, #8]
  404f6c:	ldrsb	w0, [x0]
  404f70:	cmp	w0, #0x21
  404f74:	b.ne	405268 <ferror@plt+0x2098>  // b.any
  404f78:	ldr	x0, [sp, #56]
  404f7c:	ldr	x0, [x0, #8]
  404f80:	add	x0, x0, #0x1
  404f84:	bl	404800 <ferror@plt+0x1630>
  404f88:	cmp	w0, #0x0
  404f8c:	b.eq	405268 <ferror@plt+0x2098>  // b.none
  404f90:	ldr	x0, [sp, #64]
  404f94:	mov	w1, #0x1                   	// #1
  404f98:	str	w1, [x0, #48]
  404f9c:	b	405268 <ferror@plt+0x2098>
  404fa0:	ldr	x0, [sp, #64]
  404fa4:	mov	w1, #0x2                   	// #2
  404fa8:	str	w1, [x0, #48]
  404fac:	b	405268 <ferror@plt+0x2098>
  404fb0:	ldr	x0, [sp, #56]
  404fb4:	cmp	x0, #0x0
  404fb8:	b.eq	405014 <ferror@plt+0x1e44>  // b.none
  404fbc:	ldr	x0, [sp, #56]
  404fc0:	ldr	x0, [x0, #8]
  404fc4:	str	x0, [sp, #96]
  404fc8:	ldr	x0, [sp, #96]
  404fcc:	ldrsb	w0, [x0]
  404fd0:	cmp	w0, #0x21
  404fd4:	b.eq	404fe8 <ferror@plt+0x1e18>  // b.none
  404fd8:	ldr	x0, [sp, #96]
  404fdc:	ldrsb	w0, [x0]
  404fe0:	cmp	w0, #0x2a
  404fe4:	b.ne	404ff4 <ferror@plt+0x1e24>  // b.any
  404fe8:	ldr	x0, [sp, #96]
  404fec:	add	x0, x0, #0x1
  404ff0:	str	x0, [sp, #96]
  404ff4:	mov	x2, #0x0                   	// #0
  404ff8:	mov	x1, #0x0                   	// #0
  404ffc:	ldr	x0, [sp, #96]
  405000:	bl	40463c <ferror@plt+0x146c>
  405004:	mov	x1, x0
  405008:	ldr	x0, [sp, #64]
  40500c:	str	x1, [x0, #112]
  405010:	b	405268 <ferror@plt+0x2098>
  405014:	ldr	x0, [sp, #64]
  405018:	str	xzr, [x0, #112]
  40501c:	b	405268 <ferror@plt+0x2098>
  405020:	ldr	x0, [sp, #88]
  405024:	ldr	x2, [x0, #40]
  405028:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  40502c:	add	x1, x0, #0xb68
  405030:	mov	x0, x2
  405034:	bl	403090 <strstr@plt>
  405038:	cmp	x0, #0x0
  40503c:	b.eq	405050 <ferror@plt+0x1e80>  // b.none
  405040:	ldr	x0, [sp, #64]
  405044:	mov	w1, #0x1                   	// #1
  405048:	str	w1, [x0, #44]
  40504c:	b	405268 <ferror@plt+0x2098>
  405050:	ldr	x0, [sp, #88]
  405054:	ldr	w0, [x0, #16]
  405058:	cmp	w0, #0x0
  40505c:	b.eq	405268 <ferror@plt+0x2098>  // b.none
  405060:	mov	w1, #0x0                   	// #0
  405064:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  405068:	add	x0, x0, #0xb70
  40506c:	bl	402e60 <access@plt>
  405070:	cmp	w0, #0x0
  405074:	b.eq	405090 <ferror@plt+0x1ec0>  // b.none
  405078:	mov	w1, #0x0                   	// #0
  40507c:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  405080:	add	x0, x0, #0xb80
  405084:	bl	402e60 <access@plt>
  405088:	cmp	w0, #0x0
  40508c:	b.ne	405098 <ferror@plt+0x1ec8>  // b.any
  405090:	mov	w0, #0x1                   	// #1
  405094:	b	40509c <ferror@plt+0x1ecc>
  405098:	mov	w0, #0x0                   	// #0
  40509c:	ldr	x1, [sp, #64]
  4050a0:	str	w0, [x1, #44]
  4050a4:	b	405268 <ferror@plt+0x2098>
  4050a8:	ldr	x0, [sp, #56]
  4050ac:	cmp	x0, #0x0
  4050b0:	b.eq	405268 <ferror@plt+0x2098>  // b.none
  4050b4:	ldr	x0, [sp, #56]
  4050b8:	ldr	x0, [x0, #40]
  4050bc:	cmp	x0, #0x0
  4050c0:	b.lt	405268 <ferror@plt+0x2098>  // b.tstop
  4050c4:	ldr	x0, [sp, #64]
  4050c8:	add	x3, x0, #0x50
  4050cc:	ldr	x0, [sp, #56]
  4050d0:	ldr	x0, [x0, #40]
  4050d4:	mov	x2, x0
  4050d8:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  4050dc:	add	x1, x0, #0xb98
  4050e0:	mov	x0, x3
  4050e4:	bl	403684 <ferror@plt+0x4b4>
  4050e8:	b	405268 <ferror@plt+0x2098>
  4050ec:	ldr	x0, [sp, #56]
  4050f0:	cmp	x0, #0x0
  4050f4:	b.eq	405268 <ferror@plt+0x2098>  // b.none
  4050f8:	ldr	x0, [sp, #56]
  4050fc:	ldr	x0, [x0, #56]
  405100:	cmp	x0, #0x0
  405104:	b.lt	405268 <ferror@plt+0x2098>  // b.tstop
  405108:	ldr	x0, [sp, #40]
  40510c:	ldr	w0, [x0, #80]
  405110:	cmp	w0, #0x3
  405114:	b.eq	405124 <ferror@plt+0x1f54>  // b.none
  405118:	ldr	x0, [sp, #40]
  40511c:	ldr	w0, [x0, #80]
  405120:	b	405128 <ferror@plt+0x1f58>
  405124:	mov	w0, #0x4                   	// #4
  405128:	ldr	x1, [sp, #56]
  40512c:	ldr	x2, [x1, #56]
  405130:	mov	x1, #0x5180                	// #20864
  405134:	movk	x1, #0x1, lsl #16
  405138:	mul	x1, x2, x1
  40513c:	bl	403bd4 <ferror@plt+0xa04>
  405140:	mov	x1, x0
  405144:	ldr	x0, [sp, #64]
  405148:	str	x1, [x0, #88]
  40514c:	b	405268 <ferror@plt+0x2098>
  405150:	ldr	x0, [sp, #56]
  405154:	cmp	x0, #0x0
  405158:	b.eq	405268 <ferror@plt+0x2098>  // b.none
  40515c:	ldr	x0, [sp, #40]
  405160:	ldr	w0, [x0, #80]
  405164:	cmp	w0, #0x3
  405168:	b.eq	405178 <ferror@plt+0x1fa8>  // b.none
  40516c:	ldr	x0, [sp, #40]
  405170:	ldr	w0, [x0, #80]
  405174:	b	40517c <ferror@plt+0x1fac>
  405178:	mov	w0, #0x4                   	// #4
  40517c:	ldr	x1, [sp, #56]
  405180:	ldr	x2, [x1, #16]
  405184:	mov	x1, #0x5180                	// #20864
  405188:	movk	x1, #0x1, lsl #16
  40518c:	mul	x1, x2, x1
  405190:	bl	403bd4 <ferror@plt+0xa04>
  405194:	mov	x1, x0
  405198:	ldr	x0, [sp, #64]
  40519c:	str	x1, [x0, #72]
  4051a0:	b	405268 <ferror@plt+0x2098>
  4051a4:	ldr	x0, [sp, #56]
  4051a8:	cmp	x0, #0x0
  4051ac:	b.eq	405268 <ferror@plt+0x2098>  // b.none
  4051b0:	ldr	x0, [sp, #56]
  4051b4:	ldr	x0, [x0, #24]
  4051b8:	cmp	x0, #0x0
  4051bc:	b.le	405268 <ferror@plt+0x2098>
  4051c0:	ldr	x0, [sp, #64]
  4051c4:	add	x3, x0, #0x60
  4051c8:	ldr	x0, [sp, #56]
  4051cc:	ldr	x0, [x0, #24]
  4051d0:	mov	x2, x0
  4051d4:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  4051d8:	add	x1, x0, #0xb98
  4051dc:	mov	x0, x3
  4051e0:	bl	403684 <ferror@plt+0x4b4>
  4051e4:	b	405268 <ferror@plt+0x2098>
  4051e8:	ldr	x0, [sp, #56]
  4051ec:	cmp	x0, #0x0
  4051f0:	b.eq	405268 <ferror@plt+0x2098>  // b.none
  4051f4:	ldr	x0, [sp, #56]
  4051f8:	ldr	x0, [x0, #32]
  4051fc:	cmp	x0, #0x0
  405200:	b.le	405268 <ferror@plt+0x2098>
  405204:	ldr	x0, [sp, #64]
  405208:	add	x3, x0, #0x68
  40520c:	ldr	x0, [sp, #56]
  405210:	ldr	x0, [x0, #32]
  405214:	mov	x2, x0
  405218:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  40521c:	add	x1, x0, #0xb98
  405220:	mov	x0, x3
  405224:	bl	403684 <ferror@plt+0x4b4>
  405228:	b	405268 <ferror@plt+0x2098>
  40522c:	ldr	x0, [sp, #64]
  405230:	add	x19, x0, #0xc0
  405234:	ldr	x0, [sp, #88]
  405238:	ldr	w0, [x0, #16]
  40523c:	bl	4045dc <ferror@plt+0x140c>
  405240:	mov	w2, w0
  405244:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  405248:	add	x1, x0, #0xba0
  40524c:	mov	x0, x19
  405250:	bl	403684 <ferror@plt+0x4b4>
  405254:	b	405268 <ferror@plt+0x2098>
  405258:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  40525c:	add	x1, x0, #0xba8
  405260:	mov	w0, #0x1                   	// #1
  405264:	bl	4031a0 <err@plt>
  405268:	adrp	x0, 421000 <ferror@plt+0x1de30>
  40526c:	add	x0, x0, #0x568
  405270:	ldr	x0, [x0]
  405274:	ldr	x1, [sp, #104]
  405278:	cmp	x1, x0
  40527c:	b.cc	404c00 <ferror@plt+0x1a30>  // b.lo, b.ul, b.last
  405280:	ldr	x0, [sp, #64]
  405284:	ldr	x19, [sp, #16]
  405288:	ldp	x29, x30, [sp], #128
  40528c:	ret
  405290:	stp	x29, x30, [sp, #-48]!
  405294:	mov	x29, sp
  405298:	str	x0, [sp, #24]
  40529c:	str	x1, [sp, #16]
  4052a0:	ldr	x0, [sp, #24]
  4052a4:	cmp	x0, #0x0
  4052a8:	b.eq	4052bc <ferror@plt+0x20ec>  // b.none
  4052ac:	ldr	x0, [sp, #24]
  4052b0:	ldrsb	w0, [x0]
  4052b4:	cmp	w0, #0x0
  4052b8:	b.ne	4052c4 <ferror@plt+0x20f4>  // b.any
  4052bc:	mov	w0, #0xffffffff            	// #-1
  4052c0:	b	405300 <ferror@plt+0x2130>
  4052c4:	add	x0, sp, #0x28
  4052c8:	mov	w2, #0x0                   	// #0
  4052cc:	mov	x1, x0
  4052d0:	ldr	x0, [sp, #24]
  4052d4:	bl	4029f0 <strtoul@plt>
  4052d8:	mov	w1, w0
  4052dc:	ldr	x0, [sp, #16]
  4052e0:	str	w1, [x0]
  4052e4:	ldr	x0, [sp, #40]
  4052e8:	ldrsb	w0, [x0]
  4052ec:	cmp	w0, #0x0
  4052f0:	b.ne	4052fc <ferror@plt+0x212c>  // b.any
  4052f4:	mov	w0, #0x0                   	// #0
  4052f8:	b	405300 <ferror@plt+0x2130>
  4052fc:	mov	w0, #0x1                   	// #1
  405300:	ldp	x29, x30, [sp], #48
  405304:	ret
  405308:	stp	x29, x30, [sp, #-144]!
  40530c:	mov	x29, sp
  405310:	str	x19, [sp, #16]
  405314:	str	x0, [sp, #56]
  405318:	str	x1, [sp, #48]
  40531c:	str	x2, [sp, #40]
  405320:	str	xzr, [sp, #128]
  405324:	str	xzr, [sp, #120]
  405328:	ldr	x0, [sp, #56]
  40532c:	add	x0, x0, #0x40
  405330:	str	x0, [sp, #104]
  405334:	ldr	x0, [sp, #56]
  405338:	add	x0, x0, #0x48
  40533c:	str	x0, [sp, #96]
  405340:	ldr	x0, [sp, #96]
  405344:	mov	x1, #0x20                  	// #32
  405348:	str	x1, [x0]
  40534c:	ldr	x0, [sp, #96]
  405350:	ldr	x0, [x0]
  405354:	lsl	x0, x0, #3
  405358:	mov	x1, x0
  40535c:	mov	x0, #0x1                   	// #1
  405360:	bl	4035b4 <ferror@plt+0x3e4>
  405364:	mov	x1, x0
  405368:	ldr	x0, [sp, #104]
  40536c:	str	x1, [x0]
  405370:	ldr	x0, [sp, #48]
  405374:	cmp	x0, #0x0
  405378:	b.eq	405470 <ferror@plt+0x22a0>  // b.none
  40537c:	b	405440 <ferror@plt+0x2270>
  405380:	str	xzr, [sp, #48]
  405384:	add	x0, sp, #0x4c
  405388:	mov	x1, x0
  40538c:	ldr	x0, [sp, #136]
  405390:	bl	405290 <ferror@plt+0x20c0>
  405394:	cmp	w0, #0x0
  405398:	b.ne	4053c4 <ferror@plt+0x21f4>  // b.any
  40539c:	ldr	w0, [sp, #76]
  4053a0:	bl	402ec0 <getpwuid@plt>
  4053a4:	str	x0, [sp, #88]
  4053a8:	ldr	x0, [sp, #88]
  4053ac:	cmp	x0, #0x0
  4053b0:	b.ne	4053b8 <ferror@plt+0x21e8>  // b.any
  4053b4:	b	405440 <ferror@plt+0x2270>
  4053b8:	ldr	x0, [sp, #88]
  4053bc:	ldr	x0, [x0]
  4053c0:	str	x0, [sp, #136]
  4053c4:	ldr	x0, [sp, #104]
  4053c8:	ldr	x1, [x0]
  4053cc:	ldr	x0, [sp, #128]
  4053d0:	add	x2, x0, #0x1
  4053d4:	str	x2, [sp, #128]
  4053d8:	lsl	x0, x0, #3
  4053dc:	add	x19, x1, x0
  4053e0:	ldr	x0, [sp, #136]
  4053e4:	bl	403618 <ferror@plt+0x448>
  4053e8:	str	x0, [x19]
  4053ec:	ldr	x0, [sp, #96]
  4053f0:	ldr	x0, [x0]
  4053f4:	ldr	x1, [sp, #128]
  4053f8:	cmp	x1, x0
  4053fc:	b.ne	405440 <ferror@plt+0x2270>  // b.any
  405400:	ldr	x0, [sp, #104]
  405404:	ldr	x2, [x0]
  405408:	ldr	x0, [sp, #96]
  40540c:	ldr	x0, [x0]
  405410:	add	x1, x0, #0x20
  405414:	ldr	x0, [sp, #96]
  405418:	str	x1, [x0]
  40541c:	ldr	x0, [sp, #96]
  405420:	ldr	x0, [x0]
  405424:	lsl	x0, x0, #3
  405428:	mov	x1, x0
  40542c:	mov	x0, x2
  405430:	bl	40355c <ferror@plt+0x38c>
  405434:	mov	x1, x0
  405438:	ldr	x0, [sp, #104]
  40543c:	str	x1, [x0]
  405440:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  405444:	add	x1, x0, #0xc30
  405448:	ldr	x0, [sp, #48]
  40544c:	bl	4029e0 <strtok@plt>
  405450:	str	x0, [sp, #136]
  405454:	ldr	x0, [sp, #136]
  405458:	cmp	x0, #0x0
  40545c:	b.ne	405380 <ferror@plt+0x21b0>  // b.any
  405460:	ldr	x0, [sp, #56]
  405464:	ldrb	w1, [x0, #96]
  405468:	orr	w1, w1, #0x4
  40546c:	strb	w1, [x0, #96]
  405470:	ldr	x0, [sp, #40]
  405474:	cmp	x0, #0x0
  405478:	b.eq	4055a8 <ferror@plt+0x23d8>  // b.none
  40547c:	b	405578 <ferror@plt+0x23a8>
  405480:	str	xzr, [sp, #120]
  405484:	str	xzr, [sp, #40]
  405488:	add	x0, sp, #0x48
  40548c:	mov	x1, x0
  405490:	ldr	x0, [sp, #80]
  405494:	bl	405290 <ferror@plt+0x20c0>
  405498:	cmp	w0, #0x0
  40549c:	b.ne	4054b0 <ferror@plt+0x22e0>  // b.any
  4054a0:	ldr	w0, [sp, #72]
  4054a4:	bl	403120 <getgrgid@plt>
  4054a8:	str	x0, [sp, #112]
  4054ac:	b	4054bc <ferror@plt+0x22ec>
  4054b0:	ldr	x0, [sp, #80]
  4054b4:	bl	402b30 <getgrnam@plt>
  4054b8:	str	x0, [sp, #112]
  4054bc:	ldr	x0, [sp, #112]
  4054c0:	cmp	x0, #0x0
  4054c4:	b.ne	405548 <ferror@plt+0x2378>  // b.any
  4054c8:	b	405578 <ferror@plt+0x23a8>
  4054cc:	ldr	x0, [sp, #104]
  4054d0:	ldr	x1, [x0]
  4054d4:	ldr	x0, [sp, #128]
  4054d8:	add	x2, x0, #0x1
  4054dc:	str	x2, [sp, #128]
  4054e0:	lsl	x0, x0, #3
  4054e4:	add	x19, x1, x0
  4054e8:	ldr	x0, [sp, #136]
  4054ec:	bl	403618 <ferror@plt+0x448>
  4054f0:	str	x0, [x19]
  4054f4:	ldr	x0, [sp, #96]
  4054f8:	ldr	x0, [x0]
  4054fc:	ldr	x1, [sp, #128]
  405500:	cmp	x1, x0
  405504:	b.ne	405548 <ferror@plt+0x2378>  // b.any
  405508:	ldr	x0, [sp, #104]
  40550c:	ldr	x2, [x0]
  405510:	ldr	x0, [sp, #96]
  405514:	ldr	x0, [x0]
  405518:	add	x1, x0, #0x20
  40551c:	ldr	x0, [sp, #96]
  405520:	str	x1, [x0]
  405524:	ldr	x0, [sp, #96]
  405528:	ldr	x0, [x0]
  40552c:	lsl	x0, x0, #3
  405530:	mov	x1, x0
  405534:	mov	x0, x2
  405538:	bl	40355c <ferror@plt+0x38c>
  40553c:	mov	x1, x0
  405540:	ldr	x0, [sp, #104]
  405544:	str	x1, [x0]
  405548:	ldr	x0, [sp, #112]
  40554c:	ldr	x1, [x0, #24]
  405550:	ldr	x0, [sp, #120]
  405554:	add	x2, x0, #0x1
  405558:	str	x2, [sp, #120]
  40555c:	lsl	x0, x0, #3
  405560:	add	x0, x1, x0
  405564:	ldr	x0, [x0]
  405568:	str	x0, [sp, #136]
  40556c:	ldr	x0, [sp, #136]
  405570:	cmp	x0, #0x0
  405574:	b.ne	4054cc <ferror@plt+0x22fc>  // b.any
  405578:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  40557c:	add	x1, x0, #0xc30
  405580:	ldr	x0, [sp, #40]
  405584:	bl	4029e0 <strtok@plt>
  405588:	str	x0, [sp, #80]
  40558c:	ldr	x0, [sp, #80]
  405590:	cmp	x0, #0x0
  405594:	b.ne	405480 <ferror@plt+0x22b0>  // b.any
  405598:	ldr	x0, [sp, #56]
  40559c:	ldrb	w1, [x0, #96]
  4055a0:	orr	w1, w1, #0x4
  4055a4:	strb	w1, [x0, #96]
  4055a8:	ldr	x0, [sp, #96]
  4055ac:	ldr	x1, [sp, #128]
  4055b0:	str	x1, [x0]
  4055b4:	mov	w0, #0x0                   	// #0
  4055b8:	ldr	x19, [sp, #16]
  4055bc:	ldp	x29, x30, [sp], #144
  4055c0:	ret
  4055c4:	stp	x29, x30, [sp, #-48]!
  4055c8:	mov	x29, sp
  4055cc:	str	x0, [sp, #24]
  4055d0:	str	xzr, [sp, #40]
  4055d4:	ldr	x0, [sp, #24]
  4055d8:	ldr	x0, [x0]
  4055dc:	bl	402f50 <free@plt>
  4055e0:	ldr	x0, [sp, #24]
  4055e4:	ldr	x0, [x0, #16]
  4055e8:	bl	402f50 <free@plt>
  4055ec:	b	405614 <ferror@plt+0x2444>
  4055f0:	ldr	x0, [sp, #24]
  4055f4:	ldr	x1, [x0, #64]
  4055f8:	ldr	x0, [sp, #40]
  4055fc:	add	x2, x0, #0x1
  405600:	str	x2, [sp, #40]
  405604:	lsl	x0, x0, #3
  405608:	add	x0, x1, x0
  40560c:	ldr	x0, [x0]
  405610:	bl	402f50 <free@plt>
  405614:	ldr	x0, [sp, #24]
  405618:	ldr	x0, [x0, #72]
  40561c:	ldr	x1, [sp, #40]
  405620:	cmp	x1, x0
  405624:	b.cc	4055f0 <ferror@plt+0x2420>  // b.lo, b.ul, b.last
  405628:	ldr	x0, [sp, #24]
  40562c:	ldr	x0, [x0, #64]
  405630:	bl	402f50 <free@plt>
  405634:	ldr	x0, [sp, #24]
  405638:	bl	402f50 <free@plt>
  40563c:	nop
  405640:	ldp	x29, x30, [sp], #48
  405644:	ret
  405648:	stp	x29, x30, [sp, #-48]!
  40564c:	mov	x29, sp
  405650:	str	x0, [sp, #24]
  405654:	bl	403100 <__errno_location@plt>
  405658:	str	wzr, [x0]
  40565c:	b	40567c <ferror@plt+0x24ac>
  405660:	bl	403100 <__errno_location@plt>
  405664:	ldr	w0, [x0]
  405668:	cmp	w0, #0xb
  40566c:	b.ne	405674 <ferror@plt+0x24a4>  // b.any
  405670:	b	40567c <ferror@plt+0x24ac>
  405674:	mov	x0, #0x0                   	// #0
  405678:	b	40569c <ferror@plt+0x24cc>
  40567c:	mov	x1, #0x0                   	// #0
  405680:	ldr	x0, [sp, #24]
  405684:	bl	4049ec <ferror@plt+0x181c>
  405688:	str	x0, [sp, #40]
  40568c:	ldr	x0, [sp, #40]
  405690:	cmp	x0, #0x0
  405694:	b.eq	405660 <ferror@plt+0x2490>  // b.none
  405698:	ldr	x0, [sp, #40]
  40569c:	ldp	x29, x30, [sp], #48
  4056a0:	ret
  4056a4:	stp	x29, x30, [sp, #-48]!
  4056a8:	mov	x29, sp
  4056ac:	str	x0, [sp, #40]
  4056b0:	str	x1, [sp, #32]
  4056b4:	str	x2, [sp, #24]
  4056b8:	ldr	x1, [sp, #24]
  4056bc:	ldr	x0, [sp, #40]
  4056c0:	bl	4049ec <ferror@plt+0x181c>
  4056c4:	mov	x1, x0
  4056c8:	ldr	x0, [sp, #32]
  4056cc:	str	x1, [x0]
  4056d0:	ldr	x0, [sp, #32]
  4056d4:	ldr	x0, [x0]
  4056d8:	cmp	x0, #0x0
  4056dc:	b.ne	405738 <ferror@plt+0x2568>  // b.any
  4056e0:	bl	403100 <__errno_location@plt>
  4056e4:	ldr	w0, [x0]
  4056e8:	cmp	w0, #0x2
  4056ec:	b.eq	405738 <ferror@plt+0x2568>  // b.none
  4056f0:	bl	403100 <__errno_location@plt>
  4056f4:	ldr	w0, [x0]
  4056f8:	cmp	w0, #0x3
  4056fc:	b.eq	405738 <ferror@plt+0x2568>  // b.none
  405700:	bl	403100 <__errno_location@plt>
  405704:	ldr	w0, [x0]
  405708:	cmp	w0, #0x9
  40570c:	b.eq	405738 <ferror@plt+0x2568>  // b.none
  405710:	bl	403100 <__errno_location@plt>
  405714:	ldr	w0, [x0]
  405718:	cmp	w0, #0x1
  40571c:	b.eq	405738 <ferror@plt+0x2568>  // b.none
  405720:	bl	403100 <__errno_location@plt>
  405724:	ldr	w0, [x0]
  405728:	cmp	w0, #0xb
  40572c:	b.eq	405738 <ferror@plt+0x2568>  // b.none
  405730:	mov	w0, #0xffffffff            	// #-1
  405734:	b	40573c <ferror@plt+0x256c>
  405738:	mov	w0, #0x0                   	// #0
  40573c:	ldp	x29, x30, [sp], #48
  405740:	ret
  405744:	sub	sp, sp, #0x20
  405748:	str	x0, [sp, #8]
  40574c:	str	x1, [sp]
  405750:	ldr	x0, [sp, #8]
  405754:	ldr	w0, [x0, #8]
  405758:	str	w0, [sp, #28]
  40575c:	ldr	x0, [sp]
  405760:	ldr	w0, [x0, #8]
  405764:	str	w0, [sp, #24]
  405768:	ldr	w1, [sp, #28]
  40576c:	ldr	w0, [sp, #24]
  405770:	cmp	w1, w0
  405774:	b.hi	405798 <ferror@plt+0x25c8>  // b.pmore
  405778:	ldr	w1, [sp, #28]
  40577c:	ldr	w0, [sp, #24]
  405780:	cmp	w1, w0
  405784:	b.cs	405790 <ferror@plt+0x25c0>  // b.hs, b.nlast
  405788:	mov	w0, #0xffffffff            	// #-1
  40578c:	b	40579c <ferror@plt+0x25cc>
  405790:	mov	w0, #0x0                   	// #0
  405794:	b	40579c <ferror@plt+0x25cc>
  405798:	mov	w0, #0x1                   	// #1
  40579c:	add	sp, sp, #0x20
  4057a0:	ret
  4057a4:	stp	x29, x30, [sp, #-64]!
  4057a8:	mov	x29, sp
  4057ac:	str	x0, [sp, #24]
  4057b0:	str	xzr, [sp, #40]
  4057b4:	str	xzr, [sp, #56]
  4057b8:	ldr	x0, [sp, #24]
  4057bc:	ldrb	w0, [x0, #96]
  4057c0:	and	w0, w0, #0x4
  4057c4:	and	w0, w0, #0xff
  4057c8:	cmp	w0, #0x0
  4057cc:	b.eq	4058e4 <ferror@plt+0x2714>  // b.none
  4057d0:	str	xzr, [sp, #56]
  4057d4:	b	4058b0 <ferror@plt+0x26e0>
  4057d8:	ldr	x0, [sp, #24]
  4057dc:	ldr	x1, [x0, #64]
  4057e0:	ldr	x0, [sp, #56]
  4057e4:	lsl	x0, x0, #3
  4057e8:	add	x0, x1, x0
  4057ec:	ldr	x1, [x0]
  4057f0:	add	x0, sp, #0x28
  4057f4:	mov	x2, x1
  4057f8:	mov	x1, x0
  4057fc:	ldr	x0, [sp, #24]
  405800:	bl	4056a4 <ferror@plt+0x24d4>
  405804:	str	w0, [sp, #52]
  405808:	ldr	x0, [sp, #24]
  40580c:	ldrb	w0, [x0, #96]
  405810:	and	w0, w0, #0x2
  405814:	and	w0, w0, #0xff
  405818:	cmp	w0, #0x0
  40581c:	b.eq	405868 <ferror@plt+0x2698>  // b.none
  405820:	ldr	x0, [sp, #40]
  405824:	cmp	x0, #0x0
  405828:	b.ne	405868 <ferror@plt+0x2698>  // b.any
  40582c:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  405830:	add	x0, x0, #0xc38
  405834:	bl	403160 <gettext@plt>
  405838:	mov	x2, x0
  40583c:	ldr	x0, [sp, #24]
  405840:	ldr	x1, [x0, #64]
  405844:	ldr	x0, [sp, #56]
  405848:	lsl	x0, x0, #3
  40584c:	add	x0, x1, x0
  405850:	ldr	x0, [x0]
  405854:	mov	x1, x0
  405858:	mov	x0, x2
  40585c:	bl	403050 <warnx@plt>
  405860:	mov	w0, #0xffffffff            	// #-1
  405864:	b	405900 <ferror@plt+0x2730>
  405868:	ldr	w0, [sp, #52]
  40586c:	cmp	w0, #0x0
  405870:	b.ne	4058a0 <ferror@plt+0x26d0>  // b.any
  405874:	ldr	x0, [sp, #40]
  405878:	cmp	x0, #0x0
  40587c:	b.eq	4058a0 <ferror@plt+0x26d0>  // b.none
  405880:	ldr	x3, [sp, #40]
  405884:	ldr	x0, [sp, #24]
  405888:	add	x1, x0, #0x20
  40588c:	adrp	x0, 405000 <ferror@plt+0x1e30>
  405890:	add	x2, x0, #0x744
  405894:	mov	x0, x3
  405898:	bl	402d50 <tsearch@plt>
  40589c:	b	4058a4 <ferror@plt+0x26d4>
  4058a0:	nop
  4058a4:	ldr	x0, [sp, #56]
  4058a8:	add	x0, x0, #0x1
  4058ac:	str	x0, [sp, #56]
  4058b0:	ldr	x0, [sp, #24]
  4058b4:	ldr	x0, [x0, #72]
  4058b8:	ldr	x1, [sp, #56]
  4058bc:	cmp	x1, x0
  4058c0:	b.cc	4057d8 <ferror@plt+0x2608>  // b.lo, b.ul, b.last
  4058c4:	b	4058fc <ferror@plt+0x272c>
  4058c8:	ldr	x3, [sp, #40]
  4058cc:	ldr	x0, [sp, #24]
  4058d0:	add	x1, x0, #0x20
  4058d4:	adrp	x0, 405000 <ferror@plt+0x1e30>
  4058d8:	add	x2, x0, #0x744
  4058dc:	mov	x0, x3
  4058e0:	bl	402d50 <tsearch@plt>
  4058e4:	ldr	x0, [sp, #24]
  4058e8:	bl	405648 <ferror@plt+0x2478>
  4058ec:	str	x0, [sp, #40]
  4058f0:	ldr	x0, [sp, #40]
  4058f4:	cmp	x0, #0x0
  4058f8:	b.ne	4058c8 <ferror@plt+0x26f8>  // b.any
  4058fc:	mov	w0, #0x0                   	// #0
  405900:	ldp	x29, x30, [sp], #64
  405904:	ret
  405908:	stp	x29, x30, [sp, #-64]!
  40590c:	mov	x29, sp
  405910:	str	x0, [sp, #24]
  405914:	bl	402d30 <scols_new_table@plt>
  405918:	str	x0, [sp, #40]
  40591c:	str	xzr, [sp, #56]
  405920:	ldr	x0, [sp, #40]
  405924:	cmp	x0, #0x0
  405928:	b.ne	405944 <ferror@plt+0x2774>  // b.any
  40592c:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  405930:	add	x0, x0, #0xc50
  405934:	bl	403160 <gettext@plt>
  405938:	mov	x1, x0
  40593c:	mov	w0, #0x1                   	// #1
  405940:	bl	4031a0 <err@plt>
  405944:	ldr	x0, [sp, #24]
  405948:	ldrb	w0, [x0, #96]
  40594c:	and	w0, w0, #0x8
  405950:	and	w0, w0, #0xff
  405954:	cmp	w0, #0x0
  405958:	b.eq	405968 <ferror@plt+0x2798>  // b.none
  40595c:	mov	w1, #0x1                   	// #1
  405960:	ldr	x0, [sp, #40]
  405964:	bl	402ad0 <scols_table_enable_noheadings@plt>
  405968:	adrp	x0, 421000 <ferror@plt+0x1de30>
  40596c:	add	x0, x0, #0x484
  405970:	ldr	w0, [x0]
  405974:	cmp	w0, #0x6
  405978:	b.eq	405a28 <ferror@plt+0x2858>  // b.none
  40597c:	cmp	w0, #0x6
  405980:	b.gt	405a34 <ferror@plt+0x2864>
  405984:	cmp	w0, #0x5
  405988:	b.eq	405a08 <ferror@plt+0x2838>  // b.none
  40598c:	cmp	w0, #0x5
  405990:	b.gt	405a34 <ferror@plt+0x2864>
  405994:	cmp	w0, #0x4
  405998:	b.eq	405a18 <ferror@plt+0x2848>  // b.none
  40599c:	cmp	w0, #0x4
  4059a0:	b.gt	405a34 <ferror@plt+0x2864>
  4059a4:	cmp	w0, #0x3
  4059a8:	b.eq	4059e8 <ferror@plt+0x2818>  // b.none
  4059ac:	cmp	w0, #0x3
  4059b0:	b.gt	405a34 <ferror@plt+0x2864>
  4059b4:	cmp	w0, #0x1
  4059b8:	b.eq	4059c8 <ferror@plt+0x27f8>  // b.none
  4059bc:	cmp	w0, #0x2
  4059c0:	b.eq	4059f8 <ferror@plt+0x2828>  // b.none
  4059c4:	b	405a34 <ferror@plt+0x2864>
  4059c8:	mov	w1, #0x1                   	// #1
  4059cc:	ldr	x0, [sp, #40]
  4059d0:	bl	402ba0 <scols_table_enable_raw@plt>
  4059d4:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  4059d8:	add	x1, x0, #0xc70
  4059dc:	ldr	x0, [sp, #40]
  4059e0:	bl	402bd0 <scols_table_set_column_separator@plt>
  4059e4:	b	405a38 <ferror@plt+0x2868>
  4059e8:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  4059ec:	add	x1, x0, #0xc78
  4059f0:	ldr	x0, [sp, #40]
  4059f4:	bl	402bd0 <scols_table_set_column_separator@plt>
  4059f8:	mov	w1, #0x1                   	// #1
  4059fc:	ldr	x0, [sp, #40]
  405a00:	bl	402d40 <scols_table_enable_export@plt>
  405a04:	b	405a38 <ferror@plt+0x2868>
  405a08:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  405a0c:	add	x1, x0, #0xc80
  405a10:	ldr	x0, [sp, #40]
  405a14:	bl	402bb0 <scols_table_set_line_separator@plt>
  405a18:	mov	w1, #0x1                   	// #1
  405a1c:	ldr	x0, [sp, #40]
  405a20:	bl	402ba0 <scols_table_enable_raw@plt>
  405a24:	b	405a38 <ferror@plt+0x2868>
  405a28:	mov	w1, #0x1                   	// #1
  405a2c:	ldr	x0, [sp, #40]
  405a30:	bl	402ad0 <scols_table_enable_noheadings@plt>
  405a34:	nop
  405a38:	b	405b24 <ferror@plt+0x2954>
  405a3c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  405a40:	add	x0, x0, #0x490
  405a44:	ldr	x1, [sp, #56]
  405a48:	ldr	w1, [x0, x1, lsl #2]
  405a4c:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  405a50:	add	x2, x0, #0x628
  405a54:	sxtw	x1, w1
  405a58:	mov	x0, x1
  405a5c:	lsl	x0, x0, #2
  405a60:	add	x0, x0, x1
  405a64:	lsl	x0, x0, #3
  405a68:	add	x0, x2, x0
  405a6c:	ldr	x0, [x0, #32]
  405a70:	str	w0, [sp, #52]
  405a74:	ldr	x0, [sp, #24]
  405a78:	ldrb	w0, [x0, #96]
  405a7c:	and	w0, w0, #0x10
  405a80:	and	w0, w0, #0xff
  405a84:	cmp	w0, #0x0
  405a88:	b.eq	405a98 <ferror@plt+0x28c8>  // b.none
  405a8c:	ldr	w0, [sp, #52]
  405a90:	and	w0, w0, #0xfffffffe
  405a94:	str	w0, [sp, #52]
  405a98:	adrp	x0, 421000 <ferror@plt+0x1de30>
  405a9c:	add	x0, x0, #0x490
  405aa0:	ldr	x1, [sp, #56]
  405aa4:	ldr	w1, [x0, x1, lsl #2]
  405aa8:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  405aac:	add	x2, x0, #0x628
  405ab0:	sxtw	x1, w1
  405ab4:	mov	x0, x1
  405ab8:	lsl	x0, x0, #2
  405abc:	add	x0, x0, x1
  405ac0:	lsl	x0, x0, #3
  405ac4:	add	x0, x2, x0
  405ac8:	ldr	x3, [x0]
  405acc:	adrp	x0, 421000 <ferror@plt+0x1de30>
  405ad0:	add	x0, x0, #0x490
  405ad4:	ldr	x1, [sp, #56]
  405ad8:	ldr	w1, [x0, x1, lsl #2]
  405adc:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  405ae0:	add	x2, x0, #0x628
  405ae4:	sxtw	x1, w1
  405ae8:	mov	x0, x1
  405aec:	lsl	x0, x0, #2
  405af0:	add	x0, x0, x1
  405af4:	lsl	x0, x0, #3
  405af8:	add	x0, x2, x0
  405afc:	ldr	d0, [x0, #24]
  405b00:	ldr	w2, [sp, #52]
  405b04:	mov	x1, x3
  405b08:	ldr	x0, [sp, #40]
  405b0c:	bl	402ae0 <scols_table_new_column@plt>
  405b10:	cmp	x0, #0x0
  405b14:	b.eq	405b44 <ferror@plt+0x2974>  // b.none
  405b18:	ldr	x0, [sp, #56]
  405b1c:	add	x0, x0, #0x1
  405b20:	str	x0, [sp, #56]
  405b24:	adrp	x0, 421000 <ferror@plt+0x1de30>
  405b28:	add	x0, x0, #0x568
  405b2c:	ldr	x0, [x0]
  405b30:	ldr	x1, [sp, #56]
  405b34:	cmp	x1, x0
  405b38:	b.cc	405a3c <ferror@plt+0x286c>  // b.lo, b.ul, b.last
  405b3c:	ldr	x0, [sp, #40]
  405b40:	b	405b54 <ferror@plt+0x2984>
  405b44:	nop
  405b48:	ldr	x0, [sp, #40]
  405b4c:	bl	402e00 <scols_unref_table@plt>
  405b50:	mov	x0, #0x0                   	// #0
  405b54:	ldp	x29, x30, [sp], #64
  405b58:	ret
  405b5c:	stp	x29, x30, [sp, #-64]!
  405b60:	mov	x29, sp
  405b64:	str	x0, [sp, #24]
  405b68:	str	w1, [sp, #20]
  405b6c:	str	w2, [sp, #16]
  405b70:	ldr	x0, [sp, #24]
  405b74:	ldr	x0, [x0]
  405b78:	str	x0, [sp, #40]
  405b7c:	str	xzr, [sp, #56]
  405b80:	ldr	w0, [sp, #20]
  405b84:	cmp	w0, #0x0
  405b88:	b.eq	406128 <ferror@plt+0x2f58>  // b.none
  405b8c:	ldr	w0, [sp, #20]
  405b90:	cmp	w0, #0x2
  405b94:	b.eq	406128 <ferror@plt+0x2f58>  // b.none
  405b98:	adrp	x0, 421000 <ferror@plt+0x1de30>
  405b9c:	add	x0, x0, #0x488
  405ba0:	ldr	x0, [x0]
  405ba4:	mov	x1, #0x0                   	// #0
  405ba8:	bl	402de0 <scols_table_new_line@plt>
  405bac:	str	x0, [sp, #32]
  405bb0:	ldr	x0, [sp, #32]
  405bb4:	cmp	x0, #0x0
  405bb8:	b.ne	40610c <ferror@plt+0x2f3c>  // b.any
  405bbc:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  405bc0:	add	x0, x0, #0xc88
  405bc4:	bl	403160 <gettext@plt>
  405bc8:	mov	x1, x0
  405bcc:	mov	w0, #0x1                   	// #1
  405bd0:	bl	4031a0 <err@plt>
  405bd4:	str	wzr, [sp, #52]
  405bd8:	adrp	x0, 421000 <ferror@plt+0x1de30>
  405bdc:	add	x0, x0, #0x490
  405be0:	ldr	x1, [sp, #56]
  405be4:	ldr	w0, [x0, x1, lsl #2]
  405be8:	cmp	w0, #0x1a
  405bec:	b.hi	4060c0 <ferror@plt+0x2ef0>  // b.pmore
  405bf0:	adrp	x1, 40d000 <ferror@plt+0x9e30>
  405bf4:	add	x1, x1, #0xce4
  405bf8:	ldr	w0, [x1, w0, uxtw #2]
  405bfc:	adr	x1, 405c08 <ferror@plt+0x2a38>
  405c00:	add	x0, x1, w0, sxtw #2
  405c04:	br	x0
  405c08:	ldr	x0, [sp, #40]
  405c0c:	ldr	x0, [x0]
  405c10:	mov	x2, x0
  405c14:	ldr	x1, [sp, #56]
  405c18:	ldr	x0, [sp, #32]
  405c1c:	bl	402a30 <scols_line_set_data@plt>
  405c20:	str	w0, [sp, #52]
  405c24:	b	4060dc <ferror@plt+0x2f0c>
  405c28:	ldr	x0, [sp, #40]
  405c2c:	ldr	w0, [x0, #8]
  405c30:	bl	403d48 <ferror@plt+0xb78>
  405c34:	mov	x2, x0
  405c38:	ldr	x1, [sp, #56]
  405c3c:	ldr	x0, [sp, #32]
  405c40:	bl	402a60 <scols_line_refer_data@plt>
  405c44:	str	w0, [sp, #52]
  405c48:	b	4060dc <ferror@plt+0x2f0c>
  405c4c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  405c50:	add	x0, x0, #0x484
  405c54:	ldr	w0, [x0]
  405c58:	cmp	w0, #0x6
  405c5c:	b.ne	405c7c <ferror@plt+0x2aac>  // b.any
  405c60:	ldr	x0, [sp, #40]
  405c64:	ldr	w1, [x0, #40]
  405c68:	adrp	x0, 40c000 <ferror@plt+0x8e30>
  405c6c:	add	x0, x0, #0xfa8
  405c70:	sxtw	x1, w1
  405c74:	ldr	x0, [x0, x1, lsl #3]
  405c78:	b	405c94 <ferror@plt+0x2ac4>
  405c7c:	ldr	x0, [sp, #40]
  405c80:	ldr	w1, [x0, #40]
  405c84:	adrp	x0, 40c000 <ferror@plt+0x8e30>
  405c88:	add	x0, x0, #0xf80
  405c8c:	sxtw	x1, w1
  405c90:	ldr	x0, [x0, x1, lsl #3]
  405c94:	mov	x2, x0
  405c98:	ldr	x1, [sp, #56]
  405c9c:	ldr	x0, [sp, #32]
  405ca0:	bl	402a30 <scols_line_set_data@plt>
  405ca4:	str	w0, [sp, #52]
  405ca8:	b	4060dc <ferror@plt+0x2f0c>
  405cac:	adrp	x0, 421000 <ferror@plt+0x1de30>
  405cb0:	add	x0, x0, #0x484
  405cb4:	ldr	w0, [x0]
  405cb8:	cmp	w0, #0x6
  405cbc:	b.ne	405cdc <ferror@plt+0x2b0c>  // b.any
  405cc0:	ldr	x0, [sp, #40]
  405cc4:	ldr	w1, [x0, #44]
  405cc8:	adrp	x0, 40c000 <ferror@plt+0x8e30>
  405ccc:	add	x0, x0, #0xfa8
  405cd0:	sxtw	x1, w1
  405cd4:	ldr	x0, [x0, x1, lsl #3]
  405cd8:	b	405cf4 <ferror@plt+0x2b24>
  405cdc:	ldr	x0, [sp, #40]
  405ce0:	ldr	w1, [x0, #44]
  405ce4:	adrp	x0, 40c000 <ferror@plt+0x8e30>
  405ce8:	add	x0, x0, #0xf80
  405cec:	sxtw	x1, w1
  405cf0:	ldr	x0, [x0, x1, lsl #3]
  405cf4:	mov	x2, x0
  405cf8:	ldr	x1, [sp, #56]
  405cfc:	ldr	x0, [sp, #32]
  405d00:	bl	402a30 <scols_line_set_data@plt>
  405d04:	str	w0, [sp, #52]
  405d08:	b	4060dc <ferror@plt+0x2f0c>
  405d0c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  405d10:	add	x0, x0, #0x484
  405d14:	ldr	w0, [x0]
  405d18:	cmp	w0, #0x6
  405d1c:	b.ne	405d3c <ferror@plt+0x2b6c>  // b.any
  405d20:	ldr	x0, [sp, #40]
  405d24:	ldr	w1, [x0, #48]
  405d28:	adrp	x0, 40c000 <ferror@plt+0x8e30>
  405d2c:	add	x0, x0, #0xfa8
  405d30:	sxtw	x1, w1
  405d34:	ldr	x0, [x0, x1, lsl #3]
  405d38:	b	405d54 <ferror@plt+0x2b84>
  405d3c:	ldr	x0, [sp, #40]
  405d40:	ldr	w1, [x0, #48]
  405d44:	adrp	x0, 40c000 <ferror@plt+0x8e30>
  405d48:	add	x0, x0, #0xf80
  405d4c:	sxtw	x1, w1
  405d50:	ldr	x0, [x0, x1, lsl #3]
  405d54:	mov	x2, x0
  405d58:	ldr	x1, [sp, #56]
  405d5c:	ldr	x0, [sp, #32]
  405d60:	bl	402a30 <scols_line_set_data@plt>
  405d64:	str	w0, [sp, #52]
  405d68:	b	4060dc <ferror@plt+0x2f0c>
  405d6c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  405d70:	add	x0, x0, #0x484
  405d74:	ldr	w0, [x0]
  405d78:	cmp	w0, #0x6
  405d7c:	b.ne	405d9c <ferror@plt+0x2bcc>  // b.any
  405d80:	ldr	x0, [sp, #40]
  405d84:	ldr	w1, [x0, #52]
  405d88:	adrp	x0, 40c000 <ferror@plt+0x8e30>
  405d8c:	add	x0, x0, #0xfa8
  405d90:	sxtw	x1, w1
  405d94:	ldr	x0, [x0, x1, lsl #3]
  405d98:	b	405db4 <ferror@plt+0x2be4>
  405d9c:	ldr	x0, [sp, #40]
  405da0:	ldr	w1, [x0, #52]
  405da4:	adrp	x0, 40c000 <ferror@plt+0x8e30>
  405da8:	add	x0, x0, #0xf80
  405dac:	sxtw	x1, w1
  405db0:	ldr	x0, [x0, x1, lsl #3]
  405db4:	mov	x2, x0
  405db8:	ldr	x1, [sp, #56]
  405dbc:	ldr	x0, [sp, #32]
  405dc0:	bl	402a30 <scols_line_set_data@plt>
  405dc4:	str	w0, [sp, #52]
  405dc8:	b	4060dc <ferror@plt+0x2f0c>
  405dcc:	ldr	x0, [sp, #40]
  405dd0:	ldr	x0, [x0, #112]
  405dd4:	mov	x2, x0
  405dd8:	ldr	x1, [sp, #56]
  405ddc:	ldr	x0, [sp, #32]
  405de0:	bl	402a30 <scols_line_set_data@plt>
  405de4:	str	w0, [sp, #52]
  405de8:	b	4060dc <ferror@plt+0x2f0c>
  405dec:	ldr	x0, [sp, #40]
  405df0:	ldr	x0, [x0, #16]
  405df4:	mov	x2, x0
  405df8:	ldr	x1, [sp, #56]
  405dfc:	ldr	x0, [sp, #32]
  405e00:	bl	402a30 <scols_line_set_data@plt>
  405e04:	str	w0, [sp, #52]
  405e08:	b	4060dc <ferror@plt+0x2f0c>
  405e0c:	ldr	x0, [sp, #40]
  405e10:	ldr	w0, [x0, #24]
  405e14:	bl	403d7c <ferror@plt+0xbac>
  405e18:	mov	x2, x0
  405e1c:	ldr	x1, [sp, #56]
  405e20:	ldr	x0, [sp, #32]
  405e24:	bl	402a60 <scols_line_refer_data@plt>
  405e28:	str	w0, [sp, #52]
  405e2c:	b	4060dc <ferror@plt+0x2f0c>
  405e30:	ldr	x0, [sp, #40]
  405e34:	ldr	x3, [x0, #56]
  405e38:	ldr	x0, [sp, #40]
  405e3c:	ldr	x0, [x0, #64]
  405e40:	mov	w2, #0x1                   	// #1
  405e44:	mov	x1, x0
  405e48:	mov	x0, x3
  405e4c:	bl	403db0 <ferror@plt+0xbe0>
  405e50:	mov	x2, x0
  405e54:	ldr	x1, [sp, #56]
  405e58:	ldr	x0, [sp, #32]
  405e5c:	bl	402a60 <scols_line_refer_data@plt>
  405e60:	str	w0, [sp, #52]
  405e64:	b	4060dc <ferror@plt+0x2f0c>
  405e68:	ldr	x0, [sp, #40]
  405e6c:	ldr	x3, [x0, #56]
  405e70:	ldr	x0, [sp, #40]
  405e74:	ldr	x0, [x0, #64]
  405e78:	mov	w2, #0x0                   	// #0
  405e7c:	mov	x1, x0
  405e80:	mov	x0, x3
  405e84:	bl	403db0 <ferror@plt+0xbe0>
  405e88:	mov	x2, x0
  405e8c:	ldr	x1, [sp, #56]
  405e90:	ldr	x0, [sp, #32]
  405e94:	bl	402a60 <scols_line_refer_data@plt>
  405e98:	str	w0, [sp, #52]
  405e9c:	b	4060dc <ferror@plt+0x2f0c>
  405ea0:	ldr	x0, [sp, #40]
  405ea4:	ldr	x0, [x0, #160]
  405ea8:	mov	x2, x0
  405eac:	ldr	x1, [sp, #56]
  405eb0:	ldr	x0, [sp, #32]
  405eb4:	bl	402a30 <scols_line_set_data@plt>
  405eb8:	str	w0, [sp, #52]
  405ebc:	b	4060dc <ferror@plt+0x2f0c>
  405ec0:	ldr	x0, [sp, #40]
  405ec4:	ldr	x0, [x0, #168]
  405ec8:	mov	x2, x0
  405ecc:	ldr	x1, [sp, #56]
  405ed0:	ldr	x0, [sp, #32]
  405ed4:	bl	402a30 <scols_line_set_data@plt>
  405ed8:	str	w0, [sp, #52]
  405edc:	b	4060dc <ferror@plt+0x2f0c>
  405ee0:	ldr	x0, [sp, #40]
  405ee4:	ldr	x0, [x0, #32]
  405ee8:	mov	x2, x0
  405eec:	ldr	x1, [sp, #56]
  405ef0:	ldr	x0, [sp, #32]
  405ef4:	bl	402a30 <scols_line_set_data@plt>
  405ef8:	str	w0, [sp, #52]
  405efc:	b	4060dc <ferror@plt+0x2f0c>
  405f00:	ldr	x0, [sp, #40]
  405f04:	ldr	x0, [x0, #120]
  405f08:	mov	x2, x0
  405f0c:	ldr	x1, [sp, #56]
  405f10:	ldr	x0, [sp, #32]
  405f14:	bl	402a30 <scols_line_set_data@plt>
  405f18:	str	w0, [sp, #52]
  405f1c:	b	4060dc <ferror@plt+0x2f0c>
  405f20:	ldr	x0, [sp, #40]
  405f24:	ldr	x0, [x0, #128]
  405f28:	mov	x2, x0
  405f2c:	ldr	x1, [sp, #56]
  405f30:	ldr	x0, [sp, #32]
  405f34:	bl	402a30 <scols_line_set_data@plt>
  405f38:	str	w0, [sp, #52]
  405f3c:	b	4060dc <ferror@plt+0x2f0c>
  405f40:	ldr	x0, [sp, #40]
  405f44:	ldr	x0, [x0, #136]
  405f48:	mov	x2, x0
  405f4c:	ldr	x1, [sp, #56]
  405f50:	ldr	x0, [sp, #32]
  405f54:	bl	402a30 <scols_line_set_data@plt>
  405f58:	str	w0, [sp, #52]
  405f5c:	b	4060dc <ferror@plt+0x2f0c>
  405f60:	ldr	x0, [sp, #40]
  405f64:	ldr	x0, [x0, #144]
  405f68:	mov	x2, x0
  405f6c:	ldr	x1, [sp, #56]
  405f70:	ldr	x0, [sp, #32]
  405f74:	bl	402a30 <scols_line_set_data@plt>
  405f78:	str	w0, [sp, #52]
  405f7c:	b	4060dc <ferror@plt+0x2f0c>
  405f80:	ldr	x0, [sp, #40]
  405f84:	ldr	x0, [x0, #152]
  405f88:	mov	x2, x0
  405f8c:	ldr	x1, [sp, #56]
  405f90:	ldr	x0, [sp, #32]
  405f94:	bl	402a30 <scols_line_set_data@plt>
  405f98:	str	w0, [sp, #52]
  405f9c:	b	4060dc <ferror@plt+0x2f0c>
  405fa0:	adrp	x0, 421000 <ferror@plt+0x1de30>
  405fa4:	add	x0, x0, #0x484
  405fa8:	ldr	w0, [x0]
  405fac:	cmp	w0, #0x6
  405fb0:	b.ne	405fd0 <ferror@plt+0x2e00>  // b.any
  405fb4:	ldr	x0, [sp, #40]
  405fb8:	ldr	w1, [x0, #184]
  405fbc:	adrp	x0, 40c000 <ferror@plt+0x8e30>
  405fc0:	add	x0, x0, #0xfa8
  405fc4:	sxtw	x1, w1
  405fc8:	ldr	x0, [x0, x1, lsl #3]
  405fcc:	b	405fe8 <ferror@plt+0x2e18>
  405fd0:	ldr	x0, [sp, #40]
  405fd4:	ldr	w1, [x0, #184]
  405fd8:	adrp	x0, 40c000 <ferror@plt+0x8e30>
  405fdc:	add	x0, x0, #0xf80
  405fe0:	sxtw	x1, w1
  405fe4:	ldr	x0, [x0, x1, lsl #3]
  405fe8:	mov	x2, x0
  405fec:	ldr	x1, [sp, #56]
  405ff0:	ldr	x0, [sp, #32]
  405ff4:	bl	402a30 <scols_line_set_data@plt>
  405ff8:	str	w0, [sp, #52]
  405ffc:	b	4060dc <ferror@plt+0x2f0c>
  406000:	ldr	x0, [sp, #40]
  406004:	ldr	x0, [x0, #80]
  406008:	mov	x2, x0
  40600c:	ldr	x1, [sp, #56]
  406010:	ldr	x0, [sp, #32]
  406014:	bl	402a30 <scols_line_set_data@plt>
  406018:	str	w0, [sp, #52]
  40601c:	b	4060dc <ferror@plt+0x2f0c>
  406020:	ldr	x0, [sp, #40]
  406024:	ldr	x0, [x0, #88]
  406028:	mov	x2, x0
  40602c:	ldr	x1, [sp, #56]
  406030:	ldr	x0, [sp, #32]
  406034:	bl	402a30 <scols_line_set_data@plt>
  406038:	str	w0, [sp, #52]
  40603c:	b	4060dc <ferror@plt+0x2f0c>
  406040:	ldr	x0, [sp, #40]
  406044:	ldr	x0, [x0, #72]
  406048:	mov	x2, x0
  40604c:	ldr	x1, [sp, #56]
  406050:	ldr	x0, [sp, #32]
  406054:	bl	402a30 <scols_line_set_data@plt>
  406058:	str	w0, [sp, #52]
  40605c:	b	4060dc <ferror@plt+0x2f0c>
  406060:	ldr	x0, [sp, #40]
  406064:	ldr	x0, [x0, #96]
  406068:	mov	x2, x0
  40606c:	ldr	x1, [sp, #56]
  406070:	ldr	x0, [sp, #32]
  406074:	bl	402a30 <scols_line_set_data@plt>
  406078:	str	w0, [sp, #52]
  40607c:	b	4060dc <ferror@plt+0x2f0c>
  406080:	ldr	x0, [sp, #40]
  406084:	ldr	x0, [x0, #104]
  406088:	mov	x2, x0
  40608c:	ldr	x1, [sp, #56]
  406090:	ldr	x0, [sp, #32]
  406094:	bl	402a30 <scols_line_set_data@plt>
  406098:	str	w0, [sp, #52]
  40609c:	b	4060dc <ferror@plt+0x2f0c>
  4060a0:	ldr	x0, [sp, #40]
  4060a4:	ldr	x0, [x0, #192]
  4060a8:	mov	x2, x0
  4060ac:	ldr	x1, [sp, #56]
  4060b0:	ldr	x0, [sp, #32]
  4060b4:	bl	402a30 <scols_line_set_data@plt>
  4060b8:	str	w0, [sp, #52]
  4060bc:	b	4060dc <ferror@plt+0x2f0c>
  4060c0:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  4060c4:	add	x0, x0, #0xca8
  4060c8:	bl	403160 <gettext@plt>
  4060cc:	mov	x1, x0
  4060d0:	mov	w0, #0x1                   	// #1
  4060d4:	bl	4031a0 <err@plt>
  4060d8:	nop
  4060dc:	ldr	w0, [sp, #52]
  4060e0:	cmp	w0, #0x0
  4060e4:	b.eq	406100 <ferror@plt+0x2f30>  // b.none
  4060e8:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  4060ec:	add	x0, x0, #0xcc8
  4060f0:	bl	403160 <gettext@plt>
  4060f4:	mov	x1, x0
  4060f8:	mov	w0, #0x1                   	// #1
  4060fc:	bl	4031a0 <err@plt>
  406100:	ldr	x0, [sp, #56]
  406104:	add	x0, x0, #0x1
  406108:	str	x0, [sp, #56]
  40610c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406110:	add	x0, x0, #0x568
  406114:	ldr	x0, [x0]
  406118:	ldr	x1, [sp, #56]
  40611c:	cmp	x1, x0
  406120:	b.cc	405bd4 <ferror@plt+0x2a04>  // b.lo, b.ul, b.last
  406124:	b	40612c <ferror@plt+0x2f5c>
  406128:	nop
  40612c:	ldp	x29, x30, [sp], #64
  406130:	ret
  406134:	stp	x29, x30, [sp, #-144]!
  406138:	mov	x29, sp
  40613c:	str	x0, [sp, #40]
  406140:	str	w1, [sp, #36]
  406144:	str	x2, [sp, #24]
  406148:	str	w3, [sp, #32]
  40614c:	ldr	x0, [sp, #40]
  406150:	cmp	x0, #0x0
  406154:	b.eq	40616c <ferror@plt+0x2f9c>  // b.none
  406158:	add	x0, sp, #0x78
  40615c:	mov	w2, #0x0                   	// #0
  406160:	ldr	x1, [sp, #40]
  406164:	bl	403150 <sd_journal_open_directory@plt>
  406168:	b	406178 <ferror@plt+0x2fa8>
  40616c:	add	x0, sp, #0x78
  406170:	mov	w1, #0x1                   	// #1
  406174:	bl	402c10 <sd_journal_open@plt>
  406178:	add	x3, sp, #0x70
  40617c:	ldr	w2, [sp, #36]
  406180:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  406184:	add	x1, x0, #0xd50
  406188:	mov	x0, x3
  40618c:	bl	403684 <ferror@plt+0x4b4>
  406190:	ldr	x0, [sp, #120]
  406194:	ldr	x1, [sp, #112]
  406198:	mov	x2, #0x0                   	// #0
  40619c:	bl	402c40 <sd_journal_add_match@plt>
  4061a0:	ldr	x0, [sp, #120]
  4061a4:	bl	4029c0 <sd_journal_seek_tail@plt>
  4061a8:	ldr	x0, [sp, #120]
  4061ac:	ldr	x1, [sp, #24]
  4061b0:	bl	402cd0 <sd_journal_previous_skip@plt>
  4061b4:	ldr	x4, [sp, #120]
  4061b8:	add	x1, sp, #0x48
  4061bc:	add	x0, sp, #0x60
  4061c0:	mov	x3, x1
  4061c4:	mov	x2, x0
  4061c8:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  4061cc:	add	x1, x0, #0xd58
  4061d0:	mov	x0, x4
  4061d4:	bl	402bc0 <sd_journal_get_data@plt>
  4061d8:	cmp	w0, #0x0
  4061dc:	b.lt	406304 <ferror@plt+0x3134>  // b.tstop
  4061e0:	ldr	x4, [sp, #120]
  4061e4:	add	x1, sp, #0x40
  4061e8:	add	x0, sp, #0x58
  4061ec:	mov	x3, x1
  4061f0:	mov	x2, x0
  4061f4:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  4061f8:	add	x1, x0, #0xd70
  4061fc:	mov	x0, x4
  406200:	bl	402bc0 <sd_journal_get_data@plt>
  406204:	cmp	w0, #0x0
  406208:	b.lt	40630c <ferror@plt+0x313c>  // b.tstop
  40620c:	ldr	x4, [sp, #120]
  406210:	add	x1, sp, #0x38
  406214:	add	x0, sp, #0x50
  406218:	mov	x3, x1
  40621c:	mov	x2, x0
  406220:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  406224:	add	x1, x0, #0xd78
  406228:	mov	x0, x4
  40622c:	bl	402bc0 <sd_journal_get_data@plt>
  406230:	cmp	w0, #0x0
  406234:	b.lt	406314 <ferror@plt+0x3144>  // b.tstop
  406238:	ldr	x0, [sp, #120]
  40623c:	add	x1, sp, #0x68
  406240:	bl	402f80 <sd_journal_get_realtime_usec@plt>
  406244:	ldr	x1, [sp, #104]
  406248:	mov	x0, #0x34db                	// #13531
  40624c:	movk	x0, #0xd7b6, lsl #16
  406250:	movk	x0, #0xde82, lsl #32
  406254:	movk	x0, #0x431b, lsl #48
  406258:	umulh	x0, x1, x0
  40625c:	lsr	x0, x0, #18
  406260:	str	x0, [sp, #136]
  406264:	ldr	x1, [sp, #136]
  406268:	ldr	w0, [sp, #32]
  40626c:	bl	403bd4 <ferror@plt+0xa04>
  406270:	str	x0, [sp, #128]
  406274:	ldr	x0, [sp, #96]
  406278:	mov	w1, #0x3d                  	// #61
  40627c:	bl	403000 <strchr@plt>
  406280:	add	x0, x0, #0x1
  406284:	str	x0, [sp, #96]
  406288:	ldr	x0, [sp, #88]
  40628c:	mov	w1, #0x3d                  	// #61
  406290:	bl	403000 <strchr@plt>
  406294:	add	x0, x0, #0x1
  406298:	str	x0, [sp, #88]
  40629c:	ldr	x0, [sp, #80]
  4062a0:	mov	w1, #0x3d                  	// #61
  4062a4:	bl	403000 <strchr@plt>
  4062a8:	add	x0, x0, #0x1
  4062ac:	str	x0, [sp, #80]
  4062b0:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4062b4:	add	x0, x0, #0x468
  4062b8:	ldr	x6, [x0]
  4062bc:	ldr	x0, [sp, #96]
  4062c0:	ldr	x1, [sp, #88]
  4062c4:	ldr	x2, [sp, #80]
  4062c8:	mov	x5, x2
  4062cc:	mov	x4, x1
  4062d0:	mov	x3, x0
  4062d4:	ldr	x2, [sp, #128]
  4062d8:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  4062dc:	add	x1, x0, #0xd80
  4062e0:	mov	x0, x6
  4062e4:	bl	403170 <fprintf@plt>
  4062e8:	ldr	x0, [sp, #128]
  4062ec:	bl	402f50 <free@plt>
  4062f0:	ldr	x0, [sp, #120]
  4062f4:	bl	402f60 <sd_journal_next@plt>
  4062f8:	cmp	w0, #0x0
  4062fc:	b.ne	4061b4 <ferror@plt+0x2fe4>  // b.any
  406300:	b	406318 <ferror@plt+0x3148>
  406304:	nop
  406308:	b	406318 <ferror@plt+0x3148>
  40630c:	nop
  406310:	b	406318 <ferror@plt+0x3148>
  406314:	nop
  406318:	ldr	x0, [sp, #112]
  40631c:	bl	402f50 <free@plt>
  406320:	ldr	x0, [sp, #120]
  406324:	bl	4029a0 <sd_journal_flush_matches@plt>
  406328:	ldr	x0, [sp, #120]
  40632c:	bl	402d80 <sd_journal_close@plt>
  406330:	nop
  406334:	ldp	x29, x30, [sp], #144
  406338:	ret
  40633c:	stp	x29, x30, [sp, #-96]!
  406340:	mov	x29, sp
  406344:	str	x0, [sp, #24]
  406348:	mov	w0, #0x0                   	// #0
  40634c:	bl	403080 <scols_new_iter@plt>
  406350:	str	x0, [sp, #80]
  406354:	str	wzr, [sp, #92]
  406358:	mov	x1, #0x0                   	// #0
  40635c:	ldr	x0, [sp, #24]
  406360:	bl	403020 <scols_table_get_line@plt>
  406364:	str	x0, [sp, #72]
  406368:	b	406410 <ferror@plt+0x3240>
  40636c:	ldrsw	x0, [sp, #92]
  406370:	mov	x1, x0
  406374:	ldr	x0, [sp, #72]
  406378:	bl	402ef0 <scols_line_get_cell@plt>
  40637c:	str	x0, [sp, #64]
  406380:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406384:	add	x0, x0, #0x490
  406388:	ldrsw	x1, [sp, #92]
  40638c:	ldr	w1, [x0, x1, lsl #2]
  406390:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  406394:	add	x2, x0, #0x628
  406398:	sxtw	x1, w1
  40639c:	mov	x0, x1
  4063a0:	lsl	x0, x0, #2
  4063a4:	add	x0, x0, x1
  4063a8:	lsl	x0, x0, #3
  4063ac:	add	x0, x2, x0
  4063b0:	ldr	x0, [x0, #16]
  4063b4:	bl	403160 <gettext@plt>
  4063b8:	str	x0, [sp, #56]
  4063bc:	ldr	x0, [sp, #64]
  4063c0:	bl	402f40 <scols_cell_get_data@plt>
  4063c4:	str	x0, [sp, #48]
  4063c8:	ldr	x0, [sp, #48]
  4063cc:	cmp	x0, #0x0
  4063d0:	b.eq	406404 <ferror@plt+0x3234>  // b.none
  4063d4:	ldr	x0, [sp, #56]
  4063d8:	bl	402a00 <strlen@plt>
  4063dc:	mov	w1, w0
  4063e0:	mov	w0, #0x23                  	// #35
  4063e4:	sub	w0, w0, w1
  4063e8:	ldr	x4, [sp, #48]
  4063ec:	mov	w3, #0x20                  	// #32
  4063f0:	mov	w2, w0
  4063f4:	ldr	x1, [sp, #56]
  4063f8:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  4063fc:	add	x0, x0, #0xd90
  406400:	bl	4030e0 <printf@plt>
  406404:	ldr	w0, [sp, #92]
  406408:	add	w0, w0, #0x1
  40640c:	str	w0, [sp, #92]
  406410:	add	x0, sp, #0x28
  406414:	mov	x2, x0
  406418:	ldr	x1, [sp, #80]
  40641c:	ldr	x0, [sp, #24]
  406420:	bl	402f10 <scols_table_next_column@plt>
  406424:	cmp	w0, #0x0
  406428:	b.eq	40636c <ferror@plt+0x319c>  // b.none
  40642c:	ldr	x0, [sp, #80]
  406430:	bl	402b00 <scols_free_iter@plt>
  406434:	mov	w0, #0x0                   	// #0
  406438:	ldp	x29, x30, [sp], #96
  40643c:	ret
  406440:	stp	x29, x30, [sp, #-48]!
  406444:	mov	x29, sp
  406448:	str	x19, [sp, #16]
  40644c:	str	x0, [sp, #40]
  406450:	ldr	x0, [sp, #40]
  406454:	bl	405908 <ferror@plt+0x2738>
  406458:	mov	x1, x0
  40645c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406460:	add	x0, x0, #0x488
  406464:	str	x1, [x0]
  406468:	adrp	x0, 421000 <ferror@plt+0x1de30>
  40646c:	add	x0, x0, #0x488
  406470:	ldr	x0, [x0]
  406474:	cmp	x0, #0x0
  406478:	b.ne	406484 <ferror@plt+0x32b4>  // b.any
  40647c:	mov	w0, #0xffffffff            	// #-1
  406480:	b	40653c <ferror@plt+0x336c>
  406484:	ldr	x0, [sp, #40]
  406488:	ldr	x2, [x0, #32]
  40648c:	adrp	x0, 405000 <ferror@plt+0x1e30>
  406490:	add	x1, x0, #0xb5c
  406494:	mov	x0, x2
  406498:	bl	402a70 <twalk@plt>
  40649c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4064a0:	add	x0, x0, #0x484
  4064a4:	ldr	w0, [x0]
  4064a8:	cmp	w0, #0x6
  4064ac:	b.ne	406528 <ferror@plt+0x3358>  // b.any
  4064b0:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4064b4:	add	x0, x0, #0x488
  4064b8:	ldr	x0, [x0]
  4064bc:	bl	40633c <ferror@plt+0x316c>
  4064c0:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4064c4:	add	x0, x0, #0x468
  4064c8:	ldr	x19, [x0]
  4064cc:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  4064d0:	add	x0, x0, #0xda0
  4064d4:	bl	403160 <gettext@plt>
  4064d8:	mov	x1, x0
  4064dc:	mov	x0, x19
  4064e0:	bl	403170 <fprintf@plt>
  4064e4:	ldr	x0, [sp, #40]
  4064e8:	ldr	x4, [x0, #88]
  4064ec:	ldr	x0, [sp, #40]
  4064f0:	ldr	w1, [x0, #40]
  4064f4:	ldr	x0, [sp, #40]
  4064f8:	ldr	w0, [x0, #80]
  4064fc:	mov	w3, w0
  406500:	mov	x2, #0x3                   	// #3
  406504:	mov	x0, x4
  406508:	bl	406134 <ferror@plt+0x2f64>
  40650c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406510:	add	x0, x0, #0x468
  406514:	ldr	x0, [x0]
  406518:	mov	x1, x0
  40651c:	mov	w0, #0xa                   	// #10
  406520:	bl	402b90 <fputc@plt>
  406524:	b	406538 <ferror@plt+0x3368>
  406528:	adrp	x0, 421000 <ferror@plt+0x1de30>
  40652c:	add	x0, x0, #0x488
  406530:	ldr	x0, [x0]
  406534:	bl	403040 <scols_print_table@plt>
  406538:	mov	w0, #0x0                   	// #0
  40653c:	ldr	x19, [sp, #16]
  406540:	ldp	x29, x30, [sp], #48
  406544:	ret
  406548:	stp	x29, x30, [sp, #-48]!
  40654c:	mov	x29, sp
  406550:	str	x0, [sp, #24]
  406554:	ldr	x0, [sp, #24]
  406558:	str	x0, [sp, #40]
  40655c:	ldr	x0, [sp, #40]
  406560:	ldr	x0, [x0]
  406564:	bl	402f50 <free@plt>
  406568:	ldr	x0, [sp, #40]
  40656c:	ldr	x0, [x0, #16]
  406570:	bl	402f50 <free@plt>
  406574:	ldr	x0, [sp, #40]
  406578:	ldr	x0, [x0, #32]
  40657c:	bl	402f50 <free@plt>
  406580:	ldr	x0, [sp, #40]
  406584:	ldr	x0, [x0, #56]
  406588:	bl	402f50 <free@plt>
  40658c:	ldr	x0, [sp, #40]
  406590:	ldr	x0, [x0, #72]
  406594:	bl	402f50 <free@plt>
  406598:	ldr	x0, [sp, #40]
  40659c:	ldr	x0, [x0, #80]
  4065a0:	bl	402f50 <free@plt>
  4065a4:	ldr	x0, [sp, #40]
  4065a8:	ldr	x0, [x0, #96]
  4065ac:	bl	402f50 <free@plt>
  4065b0:	ldr	x0, [sp, #40]
  4065b4:	ldr	x0, [x0, #104]
  4065b8:	bl	402f50 <free@plt>
  4065bc:	ldr	x0, [sp, #40]
  4065c0:	ldr	x0, [x0, #120]
  4065c4:	bl	402f50 <free@plt>
  4065c8:	ldr	x0, [sp, #40]
  4065cc:	ldr	x0, [x0, #128]
  4065d0:	bl	402f50 <free@plt>
  4065d4:	ldr	x0, [sp, #40]
  4065d8:	ldr	x0, [x0, #136]
  4065dc:	bl	402f50 <free@plt>
  4065e0:	ldr	x0, [sp, #40]
  4065e4:	ldr	x0, [x0, #144]
  4065e8:	bl	402f50 <free@plt>
  4065ec:	ldr	x0, [sp, #40]
  4065f0:	ldr	x0, [x0, #152]
  4065f4:	bl	402f50 <free@plt>
  4065f8:	ldr	x0, [sp, #40]
  4065fc:	ldr	x0, [x0, #160]
  406600:	bl	402f50 <free@plt>
  406604:	ldr	x0, [sp, #40]
  406608:	ldr	x0, [x0, #168]
  40660c:	bl	402f50 <free@plt>
  406610:	ldr	x0, [sp, #40]
  406614:	ldr	x0, [x0, #176]
  406618:	bl	402f50 <free@plt>
  40661c:	ldr	x0, [sp, #40]
  406620:	bl	402f50 <free@plt>
  406624:	nop
  406628:	ldp	x29, x30, [sp], #48
  40662c:	ret
  406630:	stp	x29, x30, [sp, #-48]!
  406634:	mov	x29, sp
  406638:	str	x0, [sp, #24]
  40663c:	str	xzr, [sp, #40]
  406640:	b	406694 <ferror@plt+0x34c4>
  406644:	adrp	x0, 40e000 <ferror@plt+0xae30>
  406648:	add	x1, x0, #0x6e8
  40664c:	ldr	x0, [sp, #40]
  406650:	lsl	x0, x0, #4
  406654:	add	x0, x1, x0
  406658:	ldr	x0, [x0]
  40665c:	ldr	x1, [sp, #24]
  406660:	bl	402eb0 <strcmp@plt>
  406664:	cmp	w0, #0x0
  406668:	b.ne	406688 <ferror@plt+0x34b8>  // b.any
  40666c:	adrp	x0, 40e000 <ferror@plt+0xae30>
  406670:	add	x1, x0, #0x6e8
  406674:	ldr	x0, [sp, #40]
  406678:	lsl	x0, x0, #4
  40667c:	add	x0, x1, x0
  406680:	ldr	w0, [x0, #8]
  406684:	b	4066bc <ferror@plt+0x34ec>
  406688:	ldr	x0, [sp, #40]
  40668c:	add	x0, x0, #0x1
  406690:	str	x0, [sp, #40]
  406694:	ldr	x0, [sp, #40]
  406698:	cmp	x0, #0x2
  40669c:	b.ls	406644 <ferror@plt+0x3474>  // b.plast
  4066a0:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  4066a4:	add	x0, x0, #0xdb0
  4066a8:	bl	403160 <gettext@plt>
  4066ac:	ldr	x2, [sp, #24]
  4066b0:	mov	x1, x0
  4066b4:	mov	w0, #0x1                   	// #1
  4066b8:	bl	4030b0 <errx@plt>
  4066bc:	ldp	x29, x30, [sp], #48
  4066c0:	ret
  4066c4:	stp	x29, x30, [sp, #-48]!
  4066c8:	mov	x29, sp
  4066cc:	str	x19, [sp, #16]
  4066d0:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4066d4:	add	x0, x0, #0x468
  4066d8:	ldr	x0, [x0]
  4066dc:	str	x0, [sp, #32]
  4066e0:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  4066e4:	add	x0, x0, #0xdc8
  4066e8:	bl	403160 <gettext@plt>
  4066ec:	ldr	x1, [sp, #32]
  4066f0:	bl	402a10 <fputs@plt>
  4066f4:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  4066f8:	add	x0, x0, #0xdd8
  4066fc:	bl	403160 <gettext@plt>
  406700:	mov	x1, x0
  406704:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406708:	add	x0, x0, #0x470
  40670c:	ldr	x0, [x0]
  406710:	mov	x2, x0
  406714:	ldr	x0, [sp, #32]
  406718:	bl	403170 <fprintf@plt>
  40671c:	ldr	x1, [sp, #32]
  406720:	mov	w0, #0xa                   	// #10
  406724:	bl	402b90 <fputc@plt>
  406728:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  40672c:	add	x0, x0, #0xdf8
  406730:	bl	403160 <gettext@plt>
  406734:	ldr	x1, [sp, #32]
  406738:	bl	402a10 <fputs@plt>
  40673c:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  406740:	add	x0, x0, #0xe30
  406744:	bl	403160 <gettext@plt>
  406748:	ldr	x1, [sp, #32]
  40674c:	bl	402a10 <fputs@plt>
  406750:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  406754:	add	x0, x0, #0xe40
  406758:	bl	403160 <gettext@plt>
  40675c:	ldr	x1, [sp, #32]
  406760:	bl	402a10 <fputs@plt>
  406764:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  406768:	add	x0, x0, #0xe88
  40676c:	bl	403160 <gettext@plt>
  406770:	ldr	x1, [sp, #32]
  406774:	bl	402a10 <fputs@plt>
  406778:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  40677c:	add	x0, x0, #0xed8
  406780:	bl	403160 <gettext@plt>
  406784:	ldr	x1, [sp, #32]
  406788:	bl	402a10 <fputs@plt>
  40678c:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  406790:	add	x0, x0, #0xf20
  406794:	bl	403160 <gettext@plt>
  406798:	ldr	x1, [sp, #32]
  40679c:	bl	402a10 <fputs@plt>
  4067a0:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  4067a4:	add	x0, x0, #0xf70
  4067a8:	bl	403160 <gettext@plt>
  4067ac:	ldr	x1, [sp, #32]
  4067b0:	bl	402a10 <fputs@plt>
  4067b4:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  4067b8:	add	x0, x0, #0xfb0
  4067bc:	bl	403160 <gettext@plt>
  4067c0:	ldr	x1, [sp, #32]
  4067c4:	bl	402a10 <fputs@plt>
  4067c8:	adrp	x0, 40e000 <ferror@plt+0xae30>
  4067cc:	add	x0, x0, #0x0
  4067d0:	bl	403160 <gettext@plt>
  4067d4:	ldr	x1, [sp, #32]
  4067d8:	bl	402a10 <fputs@plt>
  4067dc:	adrp	x0, 40e000 <ferror@plt+0xae30>
  4067e0:	add	x0, x0, #0x50
  4067e4:	bl	403160 <gettext@plt>
  4067e8:	ldr	x1, [sp, #32]
  4067ec:	bl	402a10 <fputs@plt>
  4067f0:	adrp	x0, 40e000 <ferror@plt+0xae30>
  4067f4:	add	x0, x0, #0x90
  4067f8:	bl	403160 <gettext@plt>
  4067fc:	ldr	x1, [sp, #32]
  406800:	bl	402a10 <fputs@plt>
  406804:	adrp	x0, 40e000 <ferror@plt+0xae30>
  406808:	add	x0, x0, #0xe0
  40680c:	bl	403160 <gettext@plt>
  406810:	ldr	x1, [sp, #32]
  406814:	bl	402a10 <fputs@plt>
  406818:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40681c:	add	x0, x0, #0x110
  406820:	bl	403160 <gettext@plt>
  406824:	ldr	x1, [sp, #32]
  406828:	bl	402a10 <fputs@plt>
  40682c:	adrp	x0, 40e000 <ferror@plt+0xae30>
  406830:	add	x0, x0, #0x148
  406834:	bl	403160 <gettext@plt>
  406838:	ldr	x1, [sp, #32]
  40683c:	bl	402a10 <fputs@plt>
  406840:	adrp	x0, 40e000 <ferror@plt+0xae30>
  406844:	add	x0, x0, #0x180
  406848:	bl	403160 <gettext@plt>
  40684c:	ldr	x1, [sp, #32]
  406850:	bl	402a10 <fputs@plt>
  406854:	adrp	x0, 40e000 <ferror@plt+0xae30>
  406858:	add	x0, x0, #0x1b0
  40685c:	bl	403160 <gettext@plt>
  406860:	ldr	x1, [sp, #32]
  406864:	bl	402a10 <fputs@plt>
  406868:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40686c:	add	x0, x0, #0x200
  406870:	bl	403160 <gettext@plt>
  406874:	ldr	x1, [sp, #32]
  406878:	bl	402a10 <fputs@plt>
  40687c:	adrp	x0, 40e000 <ferror@plt+0xae30>
  406880:	add	x0, x0, #0x230
  406884:	bl	403160 <gettext@plt>
  406888:	ldr	x1, [sp, #32]
  40688c:	bl	402a10 <fputs@plt>
  406890:	adrp	x0, 40e000 <ferror@plt+0xae30>
  406894:	add	x0, x0, #0x268
  406898:	bl	403160 <gettext@plt>
  40689c:	ldr	x1, [sp, #32]
  4068a0:	bl	402a10 <fputs@plt>
  4068a4:	adrp	x0, 40e000 <ferror@plt+0xae30>
  4068a8:	add	x0, x0, #0x2b0
  4068ac:	bl	403160 <gettext@plt>
  4068b0:	ldr	x1, [sp, #32]
  4068b4:	bl	402a10 <fputs@plt>
  4068b8:	adrp	x0, 40e000 <ferror@plt+0xae30>
  4068bc:	add	x0, x0, #0x2e8
  4068c0:	bl	403160 <gettext@plt>
  4068c4:	ldr	x1, [sp, #32]
  4068c8:	bl	402a10 <fputs@plt>
  4068cc:	adrp	x0, 40e000 <ferror@plt+0xae30>
  4068d0:	add	x0, x0, #0x320
  4068d4:	bl	403160 <gettext@plt>
  4068d8:	ldr	x1, [sp, #32]
  4068dc:	bl	402a10 <fputs@plt>
  4068e0:	adrp	x0, 40e000 <ferror@plt+0xae30>
  4068e4:	add	x0, x0, #0x368
  4068e8:	bl	403160 <gettext@plt>
  4068ec:	ldr	x1, [sp, #32]
  4068f0:	bl	402a10 <fputs@plt>
  4068f4:	adrp	x0, 40e000 <ferror@plt+0xae30>
  4068f8:	add	x0, x0, #0x3a8
  4068fc:	bl	403160 <gettext@plt>
  406900:	ldr	x1, [sp, #32]
  406904:	bl	402a10 <fputs@plt>
  406908:	ldr	x1, [sp, #32]
  40690c:	mov	w0, #0xa                   	// #10
  406910:	bl	402b90 <fputc@plt>
  406914:	adrp	x0, 40e000 <ferror@plt+0xae30>
  406918:	add	x0, x0, #0x3e8
  40691c:	bl	403160 <gettext@plt>
  406920:	mov	x19, x0
  406924:	adrp	x0, 40e000 <ferror@plt+0xae30>
  406928:	add	x0, x0, #0x400
  40692c:	bl	403160 <gettext@plt>
  406930:	mov	x4, x0
  406934:	adrp	x0, 40e000 <ferror@plt+0xae30>
  406938:	add	x3, x0, #0x410
  40693c:	mov	x2, x19
  406940:	adrp	x0, 40e000 <ferror@plt+0xae30>
  406944:	add	x1, x0, #0x420
  406948:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40694c:	add	x0, x0, #0x430
  406950:	bl	4030e0 <printf@plt>
  406954:	adrp	x0, 40e000 <ferror@plt+0xae30>
  406958:	add	x0, x0, #0x448
  40695c:	bl	403160 <gettext@plt>
  406960:	ldr	x1, [sp, #32]
  406964:	bl	402a10 <fputs@plt>
  406968:	str	xzr, [sp, #40]
  40696c:	b	4069e0 <ferror@plt+0x3810>
  406970:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  406974:	add	x2, x0, #0x628
  406978:	ldr	x1, [sp, #40]
  40697c:	mov	x0, x1
  406980:	lsl	x0, x0, #2
  406984:	add	x0, x0, x1
  406988:	lsl	x0, x0, #3
  40698c:	add	x0, x2, x0
  406990:	ldr	x19, [x0]
  406994:	adrp	x0, 40d000 <ferror@plt+0x9e30>
  406998:	add	x2, x0, #0x628
  40699c:	ldr	x1, [sp, #40]
  4069a0:	mov	x0, x1
  4069a4:	lsl	x0, x0, #2
  4069a8:	add	x0, x0, x1
  4069ac:	lsl	x0, x0, #3
  4069b0:	add	x0, x2, x0
  4069b4:	ldr	x0, [x0, #8]
  4069b8:	bl	403160 <gettext@plt>
  4069bc:	mov	x3, x0
  4069c0:	mov	x2, x19
  4069c4:	adrp	x0, 40e000 <ferror@plt+0xae30>
  4069c8:	add	x1, x0, #0x468
  4069cc:	ldr	x0, [sp, #32]
  4069d0:	bl	403170 <fprintf@plt>
  4069d4:	ldr	x0, [sp, #40]
  4069d8:	add	x0, x0, #0x1
  4069dc:	str	x0, [sp, #40]
  4069e0:	ldr	x0, [sp, #40]
  4069e4:	cmp	x0, #0x1a
  4069e8:	b.ls	406970 <ferror@plt+0x37a0>  // b.plast
  4069ec:	adrp	x0, 40e000 <ferror@plt+0xae30>
  4069f0:	add	x0, x0, #0x478
  4069f4:	bl	403160 <gettext@plt>
  4069f8:	mov	x2, x0
  4069fc:	adrp	x0, 40e000 <ferror@plt+0xae30>
  406a00:	add	x1, x0, #0x498
  406a04:	mov	x0, x2
  406a08:	bl	4030e0 <printf@plt>
  406a0c:	mov	w0, #0x0                   	// #0
  406a10:	bl	402a40 <exit@plt>
  406a14:	stp	x29, x30, [sp, #-144]!
  406a18:	mov	x29, sp
  406a1c:	str	x19, [sp, #16]
  406a20:	str	w0, [sp, #44]
  406a24:	str	x1, [sp, #32]
  406a28:	str	xzr, [sp, #136]
  406a2c:	str	xzr, [sp, #128]
  406a30:	str	xzr, [sp, #120]
  406a34:	adrp	x0, 40e000 <ferror@plt+0xae30>
  406a38:	add	x0, x0, #0x4a8
  406a3c:	str	x0, [sp, #112]
  406a40:	adrp	x0, 40e000 <ferror@plt+0xae30>
  406a44:	add	x0, x0, #0x4b8
  406a48:	str	x0, [sp, #104]
  406a4c:	mov	x1, #0x68                  	// #104
  406a50:	mov	x0, #0x1                   	// #1
  406a54:	bl	4035b4 <ferror@plt+0x3e4>
  406a58:	str	x0, [sp, #88]
  406a5c:	stp	xzr, xzr, [sp, #56]
  406a60:	str	xzr, [sp, #72]
  406a64:	str	wzr, [sp, #80]
  406a68:	adrp	x0, 40e000 <ferror@plt+0xae30>
  406a6c:	add	x1, x0, #0x4c8
  406a70:	mov	w0, #0x6                   	// #6
  406a74:	bl	4031b0 <setlocale@plt>
  406a78:	adrp	x0, 40e000 <ferror@plt+0xae30>
  406a7c:	add	x1, x0, #0x4d0
  406a80:	adrp	x0, 40e000 <ferror@plt+0xae30>
  406a84:	add	x0, x0, #0x4e8
  406a88:	bl	402ca0 <bindtextdomain@plt>
  406a8c:	adrp	x0, 40e000 <ferror@plt+0xae30>
  406a90:	add	x0, x0, #0x4e8
  406a94:	bl	402e90 <textdomain@plt>
  406a98:	bl	4034ec <ferror@plt+0x31c>
  406a9c:	ldr	x0, [sp, #88]
  406aa0:	mov	w1, #0x1                   	// #1
  406aa4:	str	w1, [x0, #80]
  406aa8:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406aac:	add	x0, x0, #0x568
  406ab0:	ldr	x0, [x0]
  406ab4:	add	x2, x0, #0x1
  406ab8:	adrp	x1, 421000 <ferror@plt+0x1de30>
  406abc:	add	x1, x1, #0x568
  406ac0:	str	x2, [x1]
  406ac4:	mov	x1, x0
  406ac8:	mov	x0, #0x36                  	// #54
  406acc:	bl	403ad4 <ferror@plt+0x904>
  406ad0:	mov	x2, x0
  406ad4:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406ad8:	add	x0, x0, #0x490
  406adc:	mov	w1, #0x1                   	// #1
  406ae0:	str	w1, [x0, x2, lsl #2]
  406ae4:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406ae8:	add	x0, x0, #0x568
  406aec:	ldr	x0, [x0]
  406af0:	add	x2, x0, #0x1
  406af4:	adrp	x1, 421000 <ferror@plt+0x1de30>
  406af8:	add	x1, x1, #0x568
  406afc:	str	x2, [x1]
  406b00:	mov	x1, x0
  406b04:	mov	x0, #0x36                  	// #54
  406b08:	bl	403ad4 <ferror@plt+0x904>
  406b0c:	mov	x1, x0
  406b10:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406b14:	add	x0, x0, #0x490
  406b18:	str	wzr, [x0, x1, lsl #2]
  406b1c:	b	40733c <ferror@plt+0x416c>
  406b20:	add	x0, sp, #0x38
  406b24:	mov	x3, x0
  406b28:	adrp	x0, 40e000 <ferror@plt+0xae30>
  406b2c:	add	x2, x0, #0xb28
  406b30:	adrp	x0, 40e000 <ferror@plt+0xae30>
  406b34:	add	x1, x0, #0x828
  406b38:	ldr	w0, [sp, #84]
  406b3c:	bl	403870 <ferror@plt+0x6a0>
  406b40:	ldr	w0, [sp, #84]
  406b44:	sub	w0, w0, #0x47
  406b48:	cmp	w0, #0x3e
  406b4c:	b.hi	407300 <ferror@plt+0x4130>  // b.pmore
  406b50:	adrp	x1, 40e000 <ferror@plt+0xae30>
  406b54:	add	x1, x1, #0x5cc
  406b58:	ldr	w0, [x1, w0, uxtw #2]
  406b5c:	adr	x1, 406b68 <ferror@plt+0x3998>
  406b60:	add	x0, x1, w0, sxtw #2
  406b64:	br	x0
  406b68:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406b6c:	add	x0, x0, #0x568
  406b70:	ldr	x0, [x0]
  406b74:	add	x2, x0, #0x1
  406b78:	adrp	x1, 421000 <ferror@plt+0x1de30>
  406b7c:	add	x1, x1, #0x568
  406b80:	str	x2, [x1]
  406b84:	mov	x1, x0
  406b88:	mov	x0, #0x36                  	// #54
  406b8c:	bl	403ad4 <ferror@plt+0x904>
  406b90:	mov	x2, x0
  406b94:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406b98:	add	x0, x0, #0x490
  406b9c:	mov	w1, #0x14                  	// #20
  406ba0:	str	w1, [x0, x2, lsl #2]
  406ba4:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406ba8:	add	x0, x0, #0x568
  406bac:	ldr	x0, [x0]
  406bb0:	add	x2, x0, #0x1
  406bb4:	adrp	x1, 421000 <ferror@plt+0x1de30>
  406bb8:	add	x1, x1, #0x568
  406bbc:	str	x2, [x1]
  406bc0:	mov	x1, x0
  406bc4:	mov	x0, #0x36                  	// #54
  406bc8:	bl	403ad4 <ferror@plt+0x904>
  406bcc:	mov	x2, x0
  406bd0:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406bd4:	add	x0, x0, #0x490
  406bd8:	mov	w1, #0x16                  	// #22
  406bdc:	str	w1, [x0, x2, lsl #2]
  406be0:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406be4:	add	x0, x0, #0x568
  406be8:	ldr	x0, [x0]
  406bec:	add	x2, x0, #0x1
  406bf0:	adrp	x1, 421000 <ferror@plt+0x1de30>
  406bf4:	add	x1, x1, #0x568
  406bf8:	str	x2, [x1]
  406bfc:	mov	x1, x0
  406c00:	mov	x0, #0x36                  	// #54
  406c04:	bl	403ad4 <ferror@plt+0x904>
  406c08:	mov	x2, x0
  406c0c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406c10:	add	x0, x0, #0x490
  406c14:	mov	w1, #0x17                  	// #23
  406c18:	str	w1, [x0, x2, lsl #2]
  406c1c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406c20:	add	x0, x0, #0x568
  406c24:	ldr	x0, [x0]
  406c28:	add	x2, x0, #0x1
  406c2c:	adrp	x1, 421000 <ferror@plt+0x1de30>
  406c30:	add	x1, x1, #0x568
  406c34:	str	x2, [x1]
  406c38:	mov	x1, x0
  406c3c:	mov	x0, #0x36                  	// #54
  406c40:	bl	403ad4 <ferror@plt+0x904>
  406c44:	mov	x2, x0
  406c48:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406c4c:	add	x0, x0, #0x490
  406c50:	mov	w1, #0x15                  	// #21
  406c54:	str	w1, [x0, x2, lsl #2]
  406c58:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406c5c:	add	x0, x0, #0x568
  406c60:	ldr	x0, [x0]
  406c64:	add	x2, x0, #0x1
  406c68:	adrp	x1, 421000 <ferror@plt+0x1de30>
  406c6c:	add	x1, x1, #0x568
  406c70:	str	x2, [x1]
  406c74:	mov	x1, x0
  406c78:	mov	x0, #0x36                  	// #54
  406c7c:	bl	403ad4 <ferror@plt+0x904>
  406c80:	mov	x2, x0
  406c84:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406c88:	add	x0, x0, #0x490
  406c8c:	mov	w1, #0x18                  	// #24
  406c90:	str	w1, [x0, x2, lsl #2]
  406c94:	b	40733c <ferror@plt+0x416c>
  406c98:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406c9c:	add	x0, x0, #0x484
  406ca0:	mov	w1, #0x1                   	// #1
  406ca4:	str	w1, [x0]
  406ca8:	b	40733c <ferror@plt+0x416c>
  406cac:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406cb0:	add	x0, x0, #0x484
  406cb4:	mov	w1, #0x2                   	// #2
  406cb8:	str	w1, [x0]
  406cbc:	b	40733c <ferror@plt+0x416c>
  406cc0:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406cc4:	add	x0, x0, #0x568
  406cc8:	ldr	x0, [x0]
  406ccc:	add	x2, x0, #0x1
  406cd0:	adrp	x1, 421000 <ferror@plt+0x1de30>
  406cd4:	add	x1, x1, #0x568
  406cd8:	str	x2, [x1]
  406cdc:	mov	x1, x0
  406ce0:	mov	x0, #0x36                  	// #54
  406ce4:	bl	403ad4 <ferror@plt+0x904>
  406ce8:	mov	x2, x0
  406cec:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406cf0:	add	x0, x0, #0x490
  406cf4:	mov	w1, #0x11                  	// #17
  406cf8:	str	w1, [x0, x2, lsl #2]
  406cfc:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406d00:	add	x0, x0, #0x568
  406d04:	ldr	x0, [x0]
  406d08:	add	x2, x0, #0x1
  406d0c:	adrp	x1, 421000 <ferror@plt+0x1de30>
  406d10:	add	x1, x1, #0x568
  406d14:	str	x2, [x1]
  406d18:	mov	x1, x0
  406d1c:	mov	x0, #0x36                  	// #54
  406d20:	bl	403ad4 <ferror@plt+0x904>
  406d24:	mov	x2, x0
  406d28:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406d2c:	add	x0, x0, #0x490
  406d30:	mov	w1, #0x12                  	// #18
  406d34:	str	w1, [x0, x2, lsl #2]
  406d38:	b	40733c <ferror@plt+0x416c>
  406d3c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406d40:	add	x0, x0, #0x568
  406d44:	ldr	x0, [x0]
  406d48:	add	x2, x0, #0x1
  406d4c:	adrp	x1, 421000 <ferror@plt+0x1de30>
  406d50:	add	x1, x1, #0x568
  406d54:	str	x2, [x1]
  406d58:	mov	x1, x0
  406d5c:	mov	x0, #0x36                  	// #54
  406d60:	bl	403ad4 <ferror@plt+0x904>
  406d64:	mov	x2, x0
  406d68:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406d6c:	add	x0, x0, #0x490
  406d70:	mov	w1, #0xb                   	// #11
  406d74:	str	w1, [x0, x2, lsl #2]
  406d78:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406d7c:	add	x0, x0, #0x568
  406d80:	ldr	x0, [x0]
  406d84:	add	x2, x0, #0x1
  406d88:	adrp	x1, 421000 <ferror@plt+0x1de30>
  406d8c:	add	x1, x1, #0x568
  406d90:	str	x2, [x1]
  406d94:	mov	x1, x0
  406d98:	mov	x0, #0x36                  	// #54
  406d9c:	bl	403ad4 <ferror@plt+0x904>
  406da0:	mov	x2, x0
  406da4:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406da8:	add	x0, x0, #0x490
  406dac:	mov	w1, #0xa                   	// #10
  406db0:	str	w1, [x0, x2, lsl #2]
  406db4:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406db8:	add	x0, x0, #0x568
  406dbc:	ldr	x0, [x0]
  406dc0:	add	x2, x0, #0x1
  406dc4:	adrp	x1, 421000 <ferror@plt+0x1de30>
  406dc8:	add	x1, x1, #0x568
  406dcc:	str	x2, [x1]
  406dd0:	mov	x1, x0
  406dd4:	mov	x0, #0x36                  	// #54
  406dd8:	bl	403ad4 <ferror@plt+0x904>
  406ddc:	mov	x2, x0
  406de0:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406de4:	add	x0, x0, #0x490
  406de8:	mov	w1, #0xd                   	// #13
  406dec:	str	w1, [x0, x2, lsl #2]
  406df0:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406df4:	add	x0, x0, #0x568
  406df8:	ldr	x0, [x0]
  406dfc:	add	x2, x0, #0x1
  406e00:	adrp	x1, 421000 <ferror@plt+0x1de30>
  406e04:	add	x1, x1, #0x568
  406e08:	str	x2, [x1]
  406e0c:	mov	x1, x0
  406e10:	mov	x0, #0x36                  	// #54
  406e14:	bl	403ad4 <ferror@plt+0x904>
  406e18:	mov	x2, x0
  406e1c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406e20:	add	x0, x0, #0x490
  406e24:	mov	w1, #0xc                   	// #12
  406e28:	str	w1, [x0, x2, lsl #2]
  406e2c:	b	40733c <ferror@plt+0x416c>
  406e30:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406e34:	add	x0, x0, #0x458
  406e38:	ldr	x0, [x0]
  406e3c:	str	x0, [sp, #128]
  406e40:	b	40733c <ferror@plt+0x416c>
  406e44:	bl	4066c4 <ferror@plt+0x34f4>
  406e48:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406e4c:	add	x0, x0, #0x568
  406e50:	ldr	x0, [x0]
  406e54:	add	x2, x0, #0x1
  406e58:	adrp	x1, 421000 <ferror@plt+0x1de30>
  406e5c:	add	x1, x1, #0x568
  406e60:	str	x2, [x1]
  406e64:	mov	x1, x0
  406e68:	mov	x0, #0x36                  	// #54
  406e6c:	bl	403ad4 <ferror@plt+0x904>
  406e70:	mov	x2, x0
  406e74:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406e78:	add	x0, x0, #0x490
  406e7c:	mov	w1, #0xf                   	// #15
  406e80:	str	w1, [x0, x2, lsl #2]
  406e84:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406e88:	add	x0, x0, #0x568
  406e8c:	ldr	x0, [x0]
  406e90:	add	x2, x0, #0x1
  406e94:	adrp	x1, 421000 <ferror@plt+0x1de30>
  406e98:	add	x1, x1, #0x568
  406e9c:	str	x2, [x1]
  406ea0:	mov	x1, x0
  406ea4:	mov	x0, #0x36                  	// #54
  406ea8:	bl	403ad4 <ferror@plt+0x904>
  406eac:	mov	x2, x0
  406eb0:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406eb4:	add	x0, x0, #0x490
  406eb8:	mov	w1, #0x10                  	// #16
  406ebc:	str	w1, [x0, x2, lsl #2]
  406ec0:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406ec4:	add	x0, x0, #0x568
  406ec8:	ldr	x0, [x0]
  406ecc:	add	x2, x0, #0x1
  406ed0:	adrp	x1, 421000 <ferror@plt+0x1de30>
  406ed4:	add	x1, x1, #0x568
  406ed8:	str	x2, [x1]
  406edc:	mov	x1, x0
  406ee0:	mov	x0, #0x36                  	// #54
  406ee4:	bl	403ad4 <ferror@plt+0x904>
  406ee8:	mov	x2, x0
  406eec:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406ef0:	add	x0, x0, #0x490
  406ef4:	mov	w1, #0xe                   	// #14
  406ef8:	str	w1, [x0, x2, lsl #2]
  406efc:	b	40733c <ferror@plt+0x416c>
  406f00:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406f04:	add	x0, x0, #0x458
  406f08:	ldr	x0, [x0]
  406f0c:	str	x0, [sp, #136]
  406f10:	b	40733c <ferror@plt+0x416c>
  406f14:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406f18:	add	x0, x0, #0x484
  406f1c:	mov	w1, #0x3                   	// #3
  406f20:	str	w1, [x0]
  406f24:	b	40733c <ferror@plt+0x416c>
  406f28:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406f2c:	add	x0, x0, #0x458
  406f30:	ldr	x0, [x0]
  406f34:	ldrsb	w0, [x0]
  406f38:	cmp	w0, #0x3d
  406f3c:	b.ne	406f5c <ferror@plt+0x3d8c>  // b.any
  406f40:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406f44:	add	x0, x0, #0x458
  406f48:	ldr	x0, [x0]
  406f4c:	add	x1, x0, #0x1
  406f50:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406f54:	add	x0, x0, #0x458
  406f58:	str	x1, [x0]
  406f5c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406f60:	add	x0, x0, #0x458
  406f64:	ldr	x0, [x0]
  406f68:	str	x0, [sp, #120]
  406f6c:	b	40733c <ferror@plt+0x416c>
  406f70:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406f74:	add	x0, x0, #0x568
  406f78:	str	xzr, [x0]
  406f7c:	b	406fc0 <ferror@plt+0x3df0>
  406f80:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406f84:	add	x0, x0, #0x568
  406f88:	ldr	x2, [x0]
  406f8c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406f90:	add	x0, x0, #0x568
  406f94:	ldr	x1, [x0]
  406f98:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406f9c:	add	x0, x0, #0x490
  406fa0:	str	w2, [x0, x1, lsl #2]
  406fa4:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406fa8:	add	x0, x0, #0x568
  406fac:	ldr	x0, [x0]
  406fb0:	add	x1, x0, #0x1
  406fb4:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406fb8:	add	x0, x0, #0x568
  406fbc:	str	x1, [x0]
  406fc0:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406fc4:	add	x0, x0, #0x568
  406fc8:	ldr	x0, [x0]
  406fcc:	cmp	x0, #0x1a
  406fd0:	b.ls	406f80 <ferror@plt+0x3db0>  // b.plast
  406fd4:	b	40733c <ferror@plt+0x416c>
  406fd8:	adrp	x0, 421000 <ferror@plt+0x1de30>
  406fdc:	add	x0, x0, #0x484
  406fe0:	mov	w1, #0x4                   	// #4
  406fe4:	str	w1, [x0]
  406fe8:	b	40733c <ferror@plt+0x416c>
  406fec:	mov	x1, #0x65                  	// #101
  406ff0:	adrp	x0, 40e000 <ferror@plt+0xae30>
  406ff4:	add	x0, x0, #0x4f8
  406ff8:	bl	407e50 <ferror@plt+0x4c80>
  406ffc:	mov	w1, w0
  407000:	ldr	x0, [sp, #88]
  407004:	str	w1, [x0, #52]
  407008:	mov	x1, #0x3e7                 	// #999
  40700c:	adrp	x0, 40e000 <ferror@plt+0xae30>
  407010:	add	x0, x0, #0x508
  407014:	bl	407e50 <ferror@plt+0x4c80>
  407018:	mov	w1, w0
  40701c:	ldr	x0, [sp, #88]
  407020:	str	w1, [x0, #56]
  407024:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407028:	add	x0, x0, #0x480
  40702c:	ldr	w0, [x0]
  407030:	orr	w1, w0, #0x8
  407034:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407038:	add	x0, x0, #0x480
  40703c:	str	w1, [x0]
  407040:	b	40733c <ferror@plt+0x416c>
  407044:	mov	x1, #0x3e8                 	// #1000
  407048:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40704c:	add	x0, x0, #0x518
  407050:	bl	407e50 <ferror@plt+0x4c80>
  407054:	mov	w1, w0
  407058:	ldr	x0, [sp, #88]
  40705c:	str	w1, [x0, #44]
  407060:	mov	x1, #0xea60                	// #60000
  407064:	adrp	x0, 40e000 <ferror@plt+0xae30>
  407068:	add	x0, x0, #0x520
  40706c:	bl	407e50 <ferror@plt+0x4c80>
  407070:	mov	w1, w0
  407074:	ldr	x0, [sp, #88]
  407078:	str	w1, [x0, #48]
  40707c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407080:	add	x0, x0, #0x480
  407084:	ldr	w0, [x0]
  407088:	orr	w1, w0, #0x10
  40708c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407090:	add	x0, x0, #0x480
  407094:	str	w1, [x0]
  407098:	b	40733c <ferror@plt+0x416c>
  40709c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4070a0:	add	x0, x0, #0x568
  4070a4:	ldr	x0, [x0]
  4070a8:	add	x2, x0, #0x1
  4070ac:	adrp	x1, 421000 <ferror@plt+0x1de30>
  4070b0:	add	x1, x1, #0x568
  4070b4:	str	x2, [x1]
  4070b8:	mov	x1, x0
  4070bc:	mov	x0, #0x36                  	// #54
  4070c0:	bl	403ad4 <ferror@plt+0x904>
  4070c4:	mov	x2, x0
  4070c8:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4070cc:	add	x0, x0, #0x490
  4070d0:	mov	w1, #0x7                   	// #7
  4070d4:	str	w1, [x0, x2, lsl #2]
  4070d8:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4070dc:	add	x0, x0, #0x568
  4070e0:	ldr	x0, [x0]
  4070e4:	add	x2, x0, #0x1
  4070e8:	adrp	x1, 421000 <ferror@plt+0x1de30>
  4070ec:	add	x1, x1, #0x568
  4070f0:	str	x2, [x1]
  4070f4:	mov	x1, x0
  4070f8:	mov	x0, #0x36                  	// #54
  4070fc:	bl	403ad4 <ferror@plt+0x904>
  407100:	mov	x2, x0
  407104:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407108:	add	x0, x0, #0x490
  40710c:	mov	w1, #0x6                   	// #6
  407110:	str	w1, [x0, x2, lsl #2]
  407114:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407118:	add	x0, x0, #0x568
  40711c:	ldr	x0, [x0]
  407120:	add	x2, x0, #0x1
  407124:	adrp	x1, 421000 <ferror@plt+0x1de30>
  407128:	add	x1, x1, #0x568
  40712c:	str	x2, [x1]
  407130:	mov	x1, x0
  407134:	mov	x0, #0x36                  	// #54
  407138:	bl	403ad4 <ferror@plt+0x904>
  40713c:	mov	x2, x0
  407140:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407144:	add	x0, x0, #0x490
  407148:	mov	w1, #0x8                   	// #8
  40714c:	str	w1, [x0, x2, lsl #2]
  407150:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407154:	add	x0, x0, #0x568
  407158:	ldr	x0, [x0]
  40715c:	add	x2, x0, #0x1
  407160:	adrp	x1, 421000 <ferror@plt+0x1de30>
  407164:	add	x1, x1, #0x568
  407168:	str	x2, [x1]
  40716c:	mov	x1, x0
  407170:	mov	x0, #0x36                  	// #54
  407174:	bl	403ad4 <ferror@plt+0x904>
  407178:	mov	x2, x0
  40717c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407180:	add	x0, x0, #0x490
  407184:	mov	w1, #0x5                   	// #5
  407188:	str	w1, [x0, x2, lsl #2]
  40718c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407190:	add	x0, x0, #0x568
  407194:	ldr	x0, [x0]
  407198:	add	x2, x0, #0x1
  40719c:	adrp	x1, 421000 <ferror@plt+0x1de30>
  4071a0:	add	x1, x1, #0x568
  4071a4:	str	x2, [x1]
  4071a8:	mov	x1, x0
  4071ac:	mov	x0, #0x36                  	// #54
  4071b0:	bl	403ad4 <ferror@plt+0x904>
  4071b4:	mov	x2, x0
  4071b8:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4071bc:	add	x0, x0, #0x490
  4071c0:	mov	w1, #0x13                  	// #19
  4071c4:	str	w1, [x0, x2, lsl #2]
  4071c8:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4071cc:	add	x0, x0, #0x568
  4071d0:	ldr	x0, [x0]
  4071d4:	add	x2, x0, #0x1
  4071d8:	adrp	x1, 421000 <ferror@plt+0x1de30>
  4071dc:	add	x1, x1, #0x568
  4071e0:	str	x2, [x1]
  4071e4:	mov	x1, x0
  4071e8:	mov	x0, #0x36                  	// #54
  4071ec:	bl	403ad4 <ferror@plt+0x904>
  4071f0:	mov	x2, x0
  4071f4:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4071f8:	add	x0, x0, #0x490
  4071fc:	mov	w1, #0x9                   	// #9
  407200:	str	w1, [x0, x2, lsl #2]
  407204:	b	40733c <ferror@plt+0x416c>
  407208:	adrp	x0, 421000 <ferror@plt+0x1de30>
  40720c:	add	x0, x0, #0x484
  407210:	mov	w1, #0x5                   	// #5
  407214:	str	w1, [x0]
  407218:	b	40733c <ferror@plt+0x416c>
  40721c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407220:	add	x0, x0, #0x458
  407224:	ldr	x0, [x0]
  407228:	str	x0, [sp, #112]
  40722c:	b	40733c <ferror@plt+0x416c>
  407230:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407234:	add	x0, x0, #0x458
  407238:	ldr	x0, [x0]
  40723c:	str	x0, [sp, #104]
  407240:	b	40733c <ferror@plt+0x416c>
  407244:	ldr	x0, [sp, #88]
  407248:	ldrb	w1, [x0, #96]
  40724c:	orr	w1, w1, #0x10
  407250:	strb	w1, [x0, #96]
  407254:	b	40733c <ferror@plt+0x416c>
  407258:	ldr	x0, [sp, #88]
  40725c:	ldrb	w1, [x0, #96]
  407260:	orr	w1, w1, #0x8
  407264:	strb	w1, [x0, #96]
  407268:	b	40733c <ferror@plt+0x416c>
  40726c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407270:	add	x0, x0, #0x458
  407274:	ldr	x0, [x0]
  407278:	bl	406630 <ferror@plt+0x3460>
  40727c:	mov	w1, w0
  407280:	ldr	x0, [sp, #88]
  407284:	str	w1, [x0, #80]
  407288:	b	40733c <ferror@plt+0x416c>
  40728c:	adrp	x0, 40e000 <ferror@plt+0xae30>
  407290:	add	x0, x0, #0x528
  407294:	bl	403160 <gettext@plt>
  407298:	mov	x3, x0
  40729c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4072a0:	add	x0, x0, #0x470
  4072a4:	ldr	x1, [x0]
  4072a8:	adrp	x0, 40e000 <ferror@plt+0xae30>
  4072ac:	add	x2, x0, #0x538
  4072b0:	mov	x0, x3
  4072b4:	bl	4030e0 <printf@plt>
  4072b8:	mov	w0, #0x0                   	// #0
  4072bc:	bl	402a40 <exit@plt>
  4072c0:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4072c4:	add	x0, x0, #0x568
  4072c8:	ldr	x0, [x0]
  4072cc:	add	x2, x0, #0x1
  4072d0:	adrp	x1, 421000 <ferror@plt+0x1de30>
  4072d4:	add	x1, x1, #0x568
  4072d8:	str	x2, [x1]
  4072dc:	mov	x1, x0
  4072e0:	mov	x0, #0x36                  	// #54
  4072e4:	bl	403ad4 <ferror@plt+0x904>
  4072e8:	mov	x2, x0
  4072ec:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4072f0:	add	x0, x0, #0x490
  4072f4:	mov	w1, #0x19                  	// #25
  4072f8:	str	w1, [x0, x2, lsl #2]
  4072fc:	b	40733c <ferror@plt+0x416c>
  407300:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407304:	add	x0, x0, #0x450
  407308:	ldr	x19, [x0]
  40730c:	adrp	x0, 40e000 <ferror@plt+0xae30>
  407310:	add	x0, x0, #0x550
  407314:	bl	403160 <gettext@plt>
  407318:	mov	x1, x0
  40731c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407320:	add	x0, x0, #0x470
  407324:	ldr	x0, [x0]
  407328:	mov	x2, x0
  40732c:	mov	x0, x19
  407330:	bl	403170 <fprintf@plt>
  407334:	mov	w0, #0x1                   	// #1
  407338:	bl	402a40 <exit@plt>
  40733c:	mov	x4, #0x0                   	// #0
  407340:	adrp	x0, 40e000 <ferror@plt+0xae30>
  407344:	add	x3, x0, #0x828
  407348:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40734c:	add	x2, x0, #0x578
  407350:	ldr	x1, [sp, #32]
  407354:	ldr	w0, [sp, #44]
  407358:	bl	402ea0 <getopt_long@plt>
  40735c:	str	w0, [sp, #84]
  407360:	ldr	w0, [sp, #84]
  407364:	cmn	w0, #0x1
  407368:	b.ne	406b20 <ferror@plt+0x3950>  // b.any
  40736c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407370:	add	x0, x0, #0x460
  407374:	ldr	w0, [x0]
  407378:	ldr	w1, [sp, #44]
  40737c:	sub	w0, w1, w0
  407380:	cmp	w0, #0x1
  407384:	b.ne	407418 <ferror@plt+0x4248>  // b.any
  407388:	adrp	x0, 421000 <ferror@plt+0x1de30>
  40738c:	add	x0, x0, #0x460
  407390:	ldr	w0, [x0]
  407394:	sxtw	x0, w0
  407398:	lsl	x0, x0, #3
  40739c:	ldr	x1, [sp, #32]
  4073a0:	add	x0, x1, x0
  4073a4:	ldr	x0, [x0]
  4073a8:	mov	w1, #0x2c                  	// #44
  4073ac:	bl	403000 <strchr@plt>
  4073b0:	cmp	x0, #0x0
  4073b4:	b.eq	4073d0 <ferror@plt+0x4200>  // b.none
  4073b8:	adrp	x0, 40e000 <ferror@plt+0xae30>
  4073bc:	add	x0, x0, #0x590
  4073c0:	bl	403160 <gettext@plt>
  4073c4:	mov	x1, x0
  4073c8:	mov	w0, #0x1                   	// #1
  4073cc:	bl	4030b0 <errx@plt>
  4073d0:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4073d4:	add	x0, x0, #0x460
  4073d8:	ldr	w0, [x0]
  4073dc:	sxtw	x0, w0
  4073e0:	lsl	x0, x0, #3
  4073e4:	ldr	x1, [sp, #32]
  4073e8:	add	x0, x1, x0
  4073ec:	ldr	x0, [x0]
  4073f0:	str	x0, [sp, #136]
  4073f4:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4073f8:	add	x0, x0, #0x484
  4073fc:	mov	w1, #0x6                   	// #6
  407400:	str	w1, [x0]
  407404:	ldr	x0, [sp, #88]
  407408:	ldrb	w1, [x0, #96]
  40740c:	orr	w1, w1, #0x2
  407410:	strb	w1, [x0, #96]
  407414:	b	407448 <ferror@plt+0x4278>
  407418:	adrp	x0, 421000 <ferror@plt+0x1de30>
  40741c:	add	x0, x0, #0x460
  407420:	ldr	w0, [x0]
  407424:	ldr	w1, [sp, #44]
  407428:	cmp	w1, w0
  40742c:	b.eq	407448 <ferror@plt+0x4278>  // b.none
  407430:	adrp	x0, 40e000 <ferror@plt+0xae30>
  407434:	add	x0, x0, #0x590
  407438:	bl	403160 <gettext@plt>
  40743c:	mov	x1, x0
  407440:	mov	w0, #0x1                   	// #1
  407444:	bl	4030b0 <errx@plt>
  407448:	mov	w0, #0x0                   	// #0
  40744c:	bl	403190 <scols_init_debug@plt>
  407450:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407454:	add	x0, x0, #0x480
  407458:	ldr	w0, [x0]
  40745c:	and	w0, w0, #0x10
  407460:	cmp	w0, #0x0
  407464:	b.eq	40749c <ferror@plt+0x42cc>  // b.none
  407468:	adrp	x0, 421000 <ferror@plt+0x1de30>
  40746c:	add	x0, x0, #0x480
  407470:	ldr	w0, [x0]
  407474:	and	w0, w0, #0x8
  407478:	cmp	w0, #0x0
  40747c:	b.eq	40749c <ferror@plt+0x42cc>  // b.none
  407480:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407484:	add	x0, x0, #0x480
  407488:	ldr	w0, [x0]
  40748c:	and	w1, w0, #0xffffffe7
  407490:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407494:	add	x0, x0, #0x480
  407498:	str	w1, [x0]
  40749c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4074a0:	add	x0, x0, #0x484
  4074a4:	ldr	w0, [x0]
  4074a8:	cmp	w0, #0x6
  4074ac:	b.ne	407510 <ferror@plt+0x4340>  // b.any
  4074b0:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4074b4:	add	x0, x0, #0x568
  4074b8:	str	xzr, [x0]
  4074bc:	str	xzr, [sp, #96]
  4074c0:	b	407500 <ferror@plt+0x4330>
  4074c4:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4074c8:	add	x0, x0, #0x568
  4074cc:	ldr	x0, [x0]
  4074d0:	add	x2, x0, #0x1
  4074d4:	adrp	x1, 421000 <ferror@plt+0x1de30>
  4074d8:	add	x1, x1, #0x568
  4074dc:	str	x2, [x1]
  4074e0:	ldr	x1, [sp, #96]
  4074e4:	mov	w2, w1
  4074e8:	adrp	x1, 421000 <ferror@plt+0x1de30>
  4074ec:	add	x1, x1, #0x490
  4074f0:	str	w2, [x1, x0, lsl #2]
  4074f4:	ldr	x0, [sp, #96]
  4074f8:	add	x0, x0, #0x1
  4074fc:	str	x0, [sp, #96]
  407500:	ldr	x0, [sp, #96]
  407504:	cmp	x0, #0x1a
  407508:	b.ls	4074c4 <ferror@plt+0x42f4>  // b.plast
  40750c:	b	407650 <ferror@plt+0x4480>
  407510:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407514:	add	x0, x0, #0x568
  407518:	ldr	x0, [x0]
  40751c:	cmp	x0, #0x2
  407520:	b.ne	407650 <ferror@plt+0x4480>  // b.any
  407524:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407528:	add	x0, x0, #0x568
  40752c:	ldr	x0, [x0]
  407530:	add	x2, x0, #0x1
  407534:	adrp	x1, 421000 <ferror@plt+0x1de30>
  407538:	add	x1, x1, #0x568
  40753c:	str	x2, [x1]
  407540:	mov	x1, x0
  407544:	mov	x0, #0x36                  	// #54
  407548:	bl	403ad4 <ferror@plt+0x904>
  40754c:	mov	x2, x0
  407550:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407554:	add	x0, x0, #0x490
  407558:	mov	w1, #0x1a                  	// #26
  40755c:	str	w1, [x0, x2, lsl #2]
  407560:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407564:	add	x0, x0, #0x568
  407568:	ldr	x0, [x0]
  40756c:	add	x2, x0, #0x1
  407570:	adrp	x1, 421000 <ferror@plt+0x1de30>
  407574:	add	x1, x1, #0x568
  407578:	str	x2, [x1]
  40757c:	mov	x1, x0
  407580:	mov	x0, #0x36                  	// #54
  407584:	bl	403ad4 <ferror@plt+0x904>
  407588:	mov	x2, x0
  40758c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407590:	add	x0, x0, #0x490
  407594:	mov	w1, #0x6                   	// #6
  407598:	str	w1, [x0, x2, lsl #2]
  40759c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4075a0:	add	x0, x0, #0x568
  4075a4:	ldr	x0, [x0]
  4075a8:	add	x2, x0, #0x1
  4075ac:	adrp	x1, 421000 <ferror@plt+0x1de30>
  4075b0:	add	x1, x1, #0x568
  4075b4:	str	x2, [x1]
  4075b8:	mov	x1, x0
  4075bc:	mov	x0, #0x36                  	// #54
  4075c0:	bl	403ad4 <ferror@plt+0x904>
  4075c4:	mov	x2, x0
  4075c8:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4075cc:	add	x0, x0, #0x490
  4075d0:	mov	w1, #0x8                   	// #8
  4075d4:	str	w1, [x0, x2, lsl #2]
  4075d8:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4075dc:	add	x0, x0, #0x568
  4075e0:	ldr	x0, [x0]
  4075e4:	add	x2, x0, #0x1
  4075e8:	adrp	x1, 421000 <ferror@plt+0x1de30>
  4075ec:	add	x1, x1, #0x568
  4075f0:	str	x2, [x1]
  4075f4:	mov	x1, x0
  4075f8:	mov	x0, #0x36                  	// #54
  4075fc:	bl	403ad4 <ferror@plt+0x904>
  407600:	mov	x2, x0
  407604:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407608:	add	x0, x0, #0x490
  40760c:	mov	w1, #0xe                   	// #14
  407610:	str	w1, [x0, x2, lsl #2]
  407614:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407618:	add	x0, x0, #0x568
  40761c:	ldr	x0, [x0]
  407620:	add	x2, x0, #0x1
  407624:	adrp	x1, 421000 <ferror@plt+0x1de30>
  407628:	add	x1, x1, #0x568
  40762c:	str	x2, [x1]
  407630:	mov	x1, x0
  407634:	mov	x0, #0x36                  	// #54
  407638:	bl	403ad4 <ferror@plt+0x904>
  40763c:	mov	x2, x0
  407640:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407644:	add	x0, x0, #0x490
  407648:	mov	w1, #0x2                   	// #2
  40764c:	str	w1, [x0, x2, lsl #2]
  407650:	ldr	x0, [sp, #120]
  407654:	cmp	x0, #0x0
  407658:	b.eq	407690 <ferror@plt+0x44c0>  // b.none
  40765c:	adrp	x0, 403000 <strchr@plt>
  407660:	add	x4, x0, #0xb24
  407664:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407668:	add	x3, x0, #0x568
  40766c:	mov	x2, #0x36                  	// #54
  407670:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407674:	add	x1, x0, #0x490
  407678:	ldr	x0, [sp, #120]
  40767c:	bl	40a140 <ferror@plt+0x6f70>
  407680:	cmp	w0, #0x0
  407684:	b.ge	407690 <ferror@plt+0x44c0>  // b.tcont
  407688:	mov	w0, #0x1                   	// #1
  40768c:	b	40773c <ferror@plt+0x456c>
  407690:	bl	40404c <ferror@plt+0xe7c>
  407694:	cmp	w0, #0x0
  407698:	b.eq	4076a8 <ferror@plt+0x44d8>  // b.none
  40769c:	ldr	x1, [sp, #112]
  4076a0:	ldr	x0, [sp, #88]
  4076a4:	bl	404368 <ferror@plt+0x1198>
  4076a8:	bl	4040d8 <ferror@plt+0xf08>
  4076ac:	cmp	w0, #0x0
  4076b0:	b.eq	4076c0 <ferror@plt+0x44f0>  // b.none
  4076b4:	ldr	x1, [sp, #104]
  4076b8:	ldr	x0, [sp, #88]
  4076bc:	bl	4043d8 <ferror@plt+0x1208>
  4076c0:	ldr	x0, [sp, #136]
  4076c4:	cmp	x0, #0x0
  4076c8:	b.ne	4076d8 <ferror@plt+0x4508>  // b.any
  4076cc:	ldr	x0, [sp, #128]
  4076d0:	cmp	x0, #0x0
  4076d4:	b.eq	4076e8 <ferror@plt+0x4518>  // b.none
  4076d8:	ldr	x2, [sp, #128]
  4076dc:	ldr	x1, [sp, #136]
  4076e0:	ldr	x0, [sp, #88]
  4076e4:	bl	405308 <ferror@plt+0x2138>
  4076e8:	ldr	x0, [sp, #88]
  4076ec:	bl	4057a4 <ferror@plt+0x25d4>
  4076f0:	cmp	w0, #0x0
  4076f4:	b.eq	407700 <ferror@plt+0x4530>  // b.none
  4076f8:	mov	w0, #0x1                   	// #1
  4076fc:	b	40773c <ferror@plt+0x456c>
  407700:	ldr	x0, [sp, #88]
  407704:	bl	406440 <ferror@plt+0x3270>
  407708:	adrp	x0, 421000 <ferror@plt+0x1de30>
  40770c:	add	x0, x0, #0x488
  407710:	ldr	x0, [x0]
  407714:	bl	402e00 <scols_unref_table@plt>
  407718:	ldr	x0, [sp, #88]
  40771c:	ldr	x2, [x0, #32]
  407720:	adrp	x0, 406000 <ferror@plt+0x2e30>
  407724:	add	x1, x0, #0x548
  407728:	mov	x0, x2
  40772c:	bl	402e70 <tdestroy@plt>
  407730:	ldr	x0, [sp, #88]
  407734:	bl	4055c4 <ferror@plt+0x23f4>
  407738:	mov	w0, #0x0                   	// #0
  40773c:	ldr	x19, [sp, #16]
  407740:	ldp	x29, x30, [sp], #144
  407744:	ret
  407748:	stp	x29, x30, [sp, #-48]!
  40774c:	mov	x29, sp
  407750:	str	x0, [sp, #24]
  407754:	ldr	x0, [sp, #24]
  407758:	bl	402c70 <malloc@plt>
  40775c:	str	x0, [sp, #40]
  407760:	ldr	x0, [sp, #40]
  407764:	cmp	x0, #0x0
  407768:	b.ne	40778c <ferror@plt+0x45bc>  // b.any
  40776c:	ldr	x0, [sp, #24]
  407770:	cmp	x0, #0x0
  407774:	b.eq	40778c <ferror@plt+0x45bc>  // b.none
  407778:	ldr	x2, [sp, #24]
  40777c:	adrp	x0, 40e000 <ferror@plt+0xae30>
  407780:	add	x1, x0, #0xd20
  407784:	mov	w0, #0x1                   	// #1
  407788:	bl	4031a0 <err@plt>
  40778c:	ldr	x0, [sp, #40]
  407790:	ldp	x29, x30, [sp], #48
  407794:	ret
  407798:	stp	x29, x30, [sp, #-48]!
  40779c:	mov	x29, sp
  4077a0:	str	x0, [sp, #24]
  4077a4:	ldr	x0, [sp, #24]
  4077a8:	cmp	x0, #0x0
  4077ac:	b.ne	4077d0 <ferror@plt+0x4600>  // b.any
  4077b0:	adrp	x0, 40e000 <ferror@plt+0xae30>
  4077b4:	add	x3, x0, #0xe30
  4077b8:	mov	w2, #0x4a                  	// #74
  4077bc:	adrp	x0, 40e000 <ferror@plt+0xae30>
  4077c0:	add	x1, x0, #0xd40
  4077c4:	adrp	x0, 40e000 <ferror@plt+0xae30>
  4077c8:	add	x0, x0, #0xd58
  4077cc:	bl	4030f0 <__assert_fail@plt>
  4077d0:	ldr	x0, [sp, #24]
  4077d4:	bl	402dd0 <strdup@plt>
  4077d8:	str	x0, [sp, #40]
  4077dc:	ldr	x0, [sp, #40]
  4077e0:	cmp	x0, #0x0
  4077e4:	b.ne	4077f8 <ferror@plt+0x4628>  // b.any
  4077e8:	adrp	x0, 40e000 <ferror@plt+0xae30>
  4077ec:	add	x1, x0, #0xd60
  4077f0:	mov	w0, #0x1                   	// #1
  4077f4:	bl	4031a0 <err@plt>
  4077f8:	ldr	x0, [sp, #40]
  4077fc:	ldp	x29, x30, [sp], #48
  407800:	ret
  407804:	stp	x29, x30, [sp, #-32]!
  407808:	mov	x29, sp
  40780c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407810:	add	x0, x0, #0x580
  407814:	ldr	x0, [x0]
  407818:	str	x0, [sp, #24]
  40781c:	b	407860 <ferror@plt+0x4690>
  407820:	ldr	x0, [sp, #24]
  407824:	ldr	x0, [x0, #24]
  407828:	str	x0, [sp, #16]
  40782c:	ldr	x0, [sp, #24]
  407830:	ldr	x0, [x0, #16]
  407834:	bl	402f50 <free@plt>
  407838:	ldr	x0, [sp, #24]
  40783c:	ldr	x0, [x0]
  407840:	bl	402f50 <free@plt>
  407844:	ldr	x0, [sp, #24]
  407848:	ldr	x0, [x0, #8]
  40784c:	bl	402f50 <free@plt>
  407850:	ldr	x0, [sp, #24]
  407854:	bl	402f50 <free@plt>
  407858:	ldr	x0, [sp, #16]
  40785c:	str	x0, [sp, #24]
  407860:	ldr	x0, [sp, #24]
  407864:	cmp	x0, #0x0
  407868:	b.ne	407820 <ferror@plt+0x4650>  // b.any
  40786c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407870:	add	x0, x0, #0x580
  407874:	str	xzr, [x0]
  407878:	nop
  40787c:	ldp	x29, x30, [sp], #32
  407880:	ret
  407884:	stp	x29, x30, [sp, #-64]!
  407888:	mov	x29, sp
  40788c:	str	x0, [sp, #40]
  407890:	str	x1, [sp, #32]
  407894:	str	x2, [sp, #24]
  407898:	mov	x0, #0x20                  	// #32
  40789c:	bl	407748 <ferror@plt+0x4578>
  4078a0:	str	x0, [sp, #56]
  4078a4:	ldr	x0, [sp, #40]
  4078a8:	cmp	x0, #0x0
  4078ac:	b.ne	4078b4 <ferror@plt+0x46e4>  // b.any
  4078b0:	bl	402e50 <abort@plt>
  4078b4:	ldr	x0, [sp, #40]
  4078b8:	bl	407798 <ferror@plt+0x45c8>
  4078bc:	mov	x1, x0
  4078c0:	ldr	x0, [sp, #56]
  4078c4:	str	x1, [x0]
  4078c8:	ldr	x0, [sp, #32]
  4078cc:	cmp	x0, #0x0
  4078d0:	b.eq	4078f4 <ferror@plt+0x4724>  // b.none
  4078d4:	ldr	x0, [sp, #32]
  4078d8:	ldrsb	w0, [x0]
  4078dc:	cmp	w0, #0x0
  4078e0:	b.eq	4078f4 <ferror@plt+0x4724>  // b.none
  4078e4:	ldr	x0, [sp, #32]
  4078e8:	bl	407798 <ferror@plt+0x45c8>
  4078ec:	mov	x1, x0
  4078f0:	b	4078f8 <ferror@plt+0x4728>
  4078f4:	mov	x1, #0x0                   	// #0
  4078f8:	ldr	x0, [sp, #56]
  4078fc:	str	x1, [x0, #8]
  407900:	ldr	x0, [sp, #24]
  407904:	bl	407798 <ferror@plt+0x45c8>
  407908:	mov	x1, x0
  40790c:	ldr	x0, [sp, #56]
  407910:	str	x1, [x0, #16]
  407914:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407918:	add	x0, x0, #0x580
  40791c:	ldr	x1, [x0]
  407920:	ldr	x0, [sp, #56]
  407924:	str	x1, [x0, #24]
  407928:	adrp	x0, 421000 <ferror@plt+0x1de30>
  40792c:	add	x0, x0, #0x580
  407930:	ldr	x1, [sp, #56]
  407934:	str	x1, [x0]
  407938:	nop
  40793c:	ldp	x29, x30, [sp], #64
  407940:	ret
  407944:	mov	x12, #0x2050                	// #8272
  407948:	sub	sp, sp, x12
  40794c:	stp	x29, x30, [sp]
  407950:	mov	x29, sp
  407954:	str	x0, [sp, #24]
  407958:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40795c:	add	x1, x0, #0xd78
  407960:	ldr	x0, [sp, #24]
  407964:	bl	402c50 <fopen@plt>
  407968:	str	x0, [sp, #8240]
  40796c:	ldr	x0, [sp, #8240]
  407970:	cmp	x0, #0x0
  407974:	b.eq	407c58 <ferror@plt+0x4a88>  // b.none
  407978:	b	407c34 <ferror@plt+0x4a64>
  40797c:	str	xzr, [sp, #8248]
  407980:	ldrsb	w0, [sp, #40]
  407984:	cmp	w0, #0x23
  407988:	b.eq	407c34 <ferror@plt+0x4a64>  // b.none
  40798c:	ldrsb	w0, [sp, #40]
  407990:	cmp	w0, #0xa
  407994:	b.ne	40799c <ferror@plt+0x47cc>  // b.any
  407998:	b	407c34 <ferror@plt+0x4a64>
  40799c:	add	x0, sp, #0x28
  4079a0:	mov	w1, #0x23                  	// #35
  4079a4:	bl	403000 <strchr@plt>
  4079a8:	str	x0, [sp, #8264]
  4079ac:	ldr	x0, [sp, #8264]
  4079b0:	cmp	x0, #0x0
  4079b4:	b.eq	4079c4 <ferror@plt+0x47f4>  // b.none
  4079b8:	ldr	x0, [sp, #8264]
  4079bc:	strb	wzr, [x0]
  4079c0:	b	407a0c <ferror@plt+0x483c>
  4079c4:	add	x0, sp, #0x28
  4079c8:	bl	402a00 <strlen@plt>
  4079cc:	str	x0, [sp, #8232]
  4079d0:	ldr	x0, [sp, #8232]
  4079d4:	cmp	x0, #0x0
  4079d8:	b.eq	407a0c <ferror@plt+0x483c>  // b.none
  4079dc:	ldr	x0, [sp, #8232]
  4079e0:	sub	x0, x0, #0x1
  4079e4:	add	x1, sp, #0x28
  4079e8:	add	x0, x1, x0
  4079ec:	ldrsb	w0, [x0]
  4079f0:	cmp	w0, #0xa
  4079f4:	b.ne	407a0c <ferror@plt+0x483c>  // b.any
  4079f8:	ldr	x0, [sp, #8232]
  4079fc:	sub	x0, x0, #0x1
  407a00:	add	x1, sp, #0x28
  407a04:	add	x0, x1, x0
  407a08:	strb	wzr, [x0]
  407a0c:	ldrsb	w0, [sp, #40]
  407a10:	cmp	w0, #0x0
  407a14:	b.ne	407a1c <ferror@plt+0x484c>  // b.any
  407a18:	b	407c34 <ferror@plt+0x4a64>
  407a1c:	add	x0, sp, #0x28
  407a20:	str	x0, [sp, #8256]
  407a24:	b	407a34 <ferror@plt+0x4864>
  407a28:	ldr	x0, [sp, #8256]
  407a2c:	add	x0, x0, #0x1
  407a30:	str	x0, [sp, #8256]
  407a34:	ldr	x0, [sp, #8256]
  407a38:	ldrsb	w0, [x0]
  407a3c:	cmp	w0, #0x0
  407a40:	b.eq	407a70 <ferror@plt+0x48a0>  // b.none
  407a44:	bl	402ee0 <__ctype_b_loc@plt>
  407a48:	ldr	x1, [x0]
  407a4c:	ldr	x0, [sp, #8256]
  407a50:	ldrsb	w0, [x0]
  407a54:	sxtb	x0, w0
  407a58:	lsl	x0, x0, #1
  407a5c:	add	x0, x1, x0
  407a60:	ldrh	w0, [x0]
  407a64:	and	w0, w0, #0x2000
  407a68:	cmp	w0, #0x0
  407a6c:	b.ne	407a28 <ferror@plt+0x4858>  // b.any
  407a70:	ldr	x0, [sp, #8256]
  407a74:	str	x0, [sp, #8248]
  407a78:	b	407a88 <ferror@plt+0x48b8>
  407a7c:	ldr	x0, [sp, #8248]
  407a80:	add	x0, x0, #0x1
  407a84:	str	x0, [sp, #8248]
  407a88:	ldr	x0, [sp, #8248]
  407a8c:	ldrsb	w0, [x0]
  407a90:	cmp	w0, #0x0
  407a94:	b.eq	407ad4 <ferror@plt+0x4904>  // b.none
  407a98:	bl	402ee0 <__ctype_b_loc@plt>
  407a9c:	ldr	x1, [x0]
  407aa0:	ldr	x0, [sp, #8248]
  407aa4:	ldrsb	w0, [x0]
  407aa8:	sxtb	x0, w0
  407aac:	lsl	x0, x0, #1
  407ab0:	add	x0, x1, x0
  407ab4:	ldrh	w0, [x0]
  407ab8:	and	w0, w0, #0x2000
  407abc:	cmp	w0, #0x0
  407ac0:	b.ne	407ad4 <ferror@plt+0x4904>  // b.any
  407ac4:	ldr	x0, [sp, #8248]
  407ac8:	ldrsb	w0, [x0]
  407acc:	cmp	w0, #0x3d
  407ad0:	b.ne	407a7c <ferror@plt+0x48ac>  // b.any
  407ad4:	ldr	x1, [sp, #8248]
  407ad8:	ldr	x0, [sp, #8256]
  407adc:	cmp	x1, x0
  407ae0:	b.ls	407b04 <ferror@plt+0x4934>  // b.plast
  407ae4:	ldr	x0, [sp, #8248]
  407ae8:	ldrsb	w0, [x0]
  407aec:	cmp	w0, #0x0
  407af0:	b.eq	407b04 <ferror@plt+0x4934>  // b.none
  407af4:	ldr	x0, [sp, #8248]
  407af8:	add	x1, x0, #0x1
  407afc:	str	x1, [sp, #8248]
  407b00:	strb	wzr, [x0]
  407b04:	ldr	x0, [sp, #8256]
  407b08:	ldrsb	w0, [x0]
  407b0c:	cmp	w0, #0x0
  407b10:	b.eq	407c34 <ferror@plt+0x4a64>  // b.none
  407b14:	ldr	x1, [sp, #8248]
  407b18:	ldr	x0, [sp, #8256]
  407b1c:	cmp	x1, x0
  407b20:	b.ne	407b34 <ferror@plt+0x4964>  // b.any
  407b24:	b	407c34 <ferror@plt+0x4a64>
  407b28:	ldr	x0, [sp, #8248]
  407b2c:	add	x0, x0, #0x1
  407b30:	str	x0, [sp, #8248]
  407b34:	ldr	x0, [sp, #8248]
  407b38:	ldrsb	w0, [x0]
  407b3c:	cmp	w0, #0x0
  407b40:	b.eq	407b90 <ferror@plt+0x49c0>  // b.none
  407b44:	bl	402ee0 <__ctype_b_loc@plt>
  407b48:	ldr	x1, [x0]
  407b4c:	ldr	x0, [sp, #8248]
  407b50:	ldrsb	w0, [x0]
  407b54:	sxtb	x0, w0
  407b58:	lsl	x0, x0, #1
  407b5c:	add	x0, x1, x0
  407b60:	ldrh	w0, [x0]
  407b64:	and	w0, w0, #0x2000
  407b68:	cmp	w0, #0x0
  407b6c:	b.ne	407b28 <ferror@plt+0x4958>  // b.any
  407b70:	ldr	x0, [sp, #8248]
  407b74:	ldrsb	w0, [x0]
  407b78:	cmp	w0, #0x3d
  407b7c:	b.eq	407b28 <ferror@plt+0x4958>  // b.none
  407b80:	ldr	x0, [sp, #8248]
  407b84:	ldrsb	w0, [x0]
  407b88:	cmp	w0, #0x22
  407b8c:	b.eq	407b28 <ferror@plt+0x4958>  // b.none
  407b90:	ldr	x0, [sp, #8248]
  407b94:	bl	402a00 <strlen@plt>
  407b98:	mov	x1, x0
  407b9c:	ldr	x0, [sp, #8248]
  407ba0:	add	x0, x0, x1
  407ba4:	str	x0, [sp, #8264]
  407ba8:	ldr	x1, [sp, #8264]
  407bac:	ldr	x0, [sp, #8248]
  407bb0:	cmp	x1, x0
  407bb4:	b.ls	407bd8 <ferror@plt+0x4a08>  // b.plast
  407bb8:	ldr	x0, [sp, #8264]
  407bbc:	sub	x0, x0, #0x1
  407bc0:	str	x0, [sp, #8264]
  407bc4:	b	407bd8 <ferror@plt+0x4a08>
  407bc8:	ldr	x0, [sp, #8264]
  407bcc:	sub	x1, x0, #0x1
  407bd0:	str	x1, [sp, #8264]
  407bd4:	strb	wzr, [x0]
  407bd8:	ldr	x1, [sp, #8264]
  407bdc:	ldr	x0, [sp, #8248]
  407be0:	cmp	x1, x0
  407be4:	b.ls	407c24 <ferror@plt+0x4a54>  // b.plast
  407be8:	bl	402ee0 <__ctype_b_loc@plt>
  407bec:	ldr	x1, [x0]
  407bf0:	ldr	x0, [sp, #8264]
  407bf4:	ldrsb	w0, [x0]
  407bf8:	sxtb	x0, w0
  407bfc:	lsl	x0, x0, #1
  407c00:	add	x0, x1, x0
  407c04:	ldrh	w0, [x0]
  407c08:	and	w0, w0, #0x2000
  407c0c:	cmp	w0, #0x0
  407c10:	b.ne	407bc8 <ferror@plt+0x49f8>  // b.any
  407c14:	ldr	x0, [sp, #8264]
  407c18:	ldrsb	w0, [x0]
  407c1c:	cmp	w0, #0x22
  407c20:	b.eq	407bc8 <ferror@plt+0x49f8>  // b.none
  407c24:	ldr	x2, [sp, #24]
  407c28:	ldr	x1, [sp, #8248]
  407c2c:	ldr	x0, [sp, #8256]
  407c30:	bl	407884 <ferror@plt+0x46b4>
  407c34:	add	x0, sp, #0x28
  407c38:	ldr	x2, [sp, #8240]
  407c3c:	mov	w1, #0x2000                	// #8192
  407c40:	bl	403180 <fgets@plt>
  407c44:	cmp	x0, #0x0
  407c48:	b.ne	40797c <ferror@plt+0x47ac>  // b.any
  407c4c:	ldr	x0, [sp, #8240]
  407c50:	bl	402c30 <fclose@plt>
  407c54:	b	407c5c <ferror@plt+0x4a8c>
  407c58:	nop
  407c5c:	ldp	x29, x30, [sp]
  407c60:	mov	x12, #0x2050                	// #8272
  407c64:	add	sp, sp, x12
  407c68:	ret
  407c6c:	sub	sp, sp, #0x10
  407c70:	str	x0, [sp, #8]
  407c74:	str	x1, [sp]
  407c78:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407c7c:	add	x0, x0, #0x588
  407c80:	ldr	x1, [sp, #8]
  407c84:	str	x1, [x0]
  407c88:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407c8c:	add	x0, x0, #0x590
  407c90:	ldr	x1, [sp]
  407c94:	str	x1, [x0]
  407c98:	nop
  407c9c:	add	sp, sp, #0x10
  407ca0:	ret
  407ca4:	stp	x29, x30, [sp, #-16]!
  407ca8:	mov	x29, sp
  407cac:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407cb0:	add	x0, x0, #0x588
  407cb4:	ldr	x0, [x0]
  407cb8:	cmp	x0, #0x0
  407cbc:	b.eq	407ce0 <ferror@plt+0x4b10>  // b.none
  407cc0:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407cc4:	add	x0, x0, #0x588
  407cc8:	ldr	x1, [x0]
  407ccc:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407cd0:	add	x0, x0, #0x590
  407cd4:	ldr	x0, [x0]
  407cd8:	blr	x1
  407cdc:	b	407cec <ferror@plt+0x4b1c>
  407ce0:	adrp	x0, 40e000 <ferror@plt+0xae30>
  407ce4:	add	x0, x0, #0xd80
  407ce8:	bl	407944 <ferror@plt+0x4774>
  407cec:	nop
  407cf0:	ldp	x29, x30, [sp], #16
  407cf4:	ret
  407cf8:	stp	x29, x30, [sp, #-48]!
  407cfc:	mov	x29, sp
  407d00:	str	x0, [sp, #24]
  407d04:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407d08:	add	x0, x0, #0x580
  407d0c:	ldr	x0, [x0]
  407d10:	cmp	x0, #0x0
  407d14:	b.ne	407d1c <ferror@plt+0x4b4c>  // b.any
  407d18:	bl	407ca4 <ferror@plt+0x4ad4>
  407d1c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407d20:	add	x0, x0, #0x580
  407d24:	ldr	x0, [x0]
  407d28:	str	x0, [sp, #40]
  407d2c:	b	407d60 <ferror@plt+0x4b90>
  407d30:	ldr	x0, [sp, #40]
  407d34:	ldr	x0, [x0]
  407d38:	mov	x1, x0
  407d3c:	ldr	x0, [sp, #24]
  407d40:	bl	402d90 <strcasecmp@plt>
  407d44:	cmp	w0, #0x0
  407d48:	b.ne	407d54 <ferror@plt+0x4b84>  // b.any
  407d4c:	ldr	x0, [sp, #40]
  407d50:	b	407d70 <ferror@plt+0x4ba0>
  407d54:	ldr	x0, [sp, #40]
  407d58:	ldr	x0, [x0, #24]
  407d5c:	str	x0, [sp, #40]
  407d60:	ldr	x0, [sp, #40]
  407d64:	cmp	x0, #0x0
  407d68:	b.ne	407d30 <ferror@plt+0x4b60>  // b.any
  407d6c:	mov	x0, #0x0                   	// #0
  407d70:	ldp	x29, x30, [sp], #48
  407d74:	ret
  407d78:	stp	x29, x30, [sp, #-48]!
  407d7c:	mov	x29, sp
  407d80:	str	x0, [sp, #24]
  407d84:	adrp	x0, 421000 <ferror@plt+0x1de30>
  407d88:	add	x0, x0, #0x580
  407d8c:	ldr	x0, [x0]
  407d90:	str	x0, [sp, #40]
  407d94:	b	407dcc <ferror@plt+0x4bfc>
  407d98:	ldr	x0, [sp, #40]
  407d9c:	ldr	x0, [x0]
  407da0:	mov	x1, x0
  407da4:	ldr	x0, [sp, #24]
  407da8:	bl	402d90 <strcasecmp@plt>
  407dac:	cmp	w0, #0x0
  407db0:	b.ne	407dc0 <ferror@plt+0x4bf0>  // b.any
  407db4:	ldr	x0, [sp, #40]
  407db8:	ldr	x0, [x0, #16]
  407dbc:	b	407ddc <ferror@plt+0x4c0c>
  407dc0:	ldr	x0, [sp, #40]
  407dc4:	ldr	x0, [x0, #24]
  407dc8:	str	x0, [sp, #40]
  407dcc:	ldr	x0, [sp, #40]
  407dd0:	cmp	x0, #0x0
  407dd4:	b.ne	407d98 <ferror@plt+0x4bc8>  // b.any
  407dd8:	mov	x0, #0x0                   	// #0
  407ddc:	ldp	x29, x30, [sp], #48
  407de0:	ret
  407de4:	stp	x29, x30, [sp, #-48]!
  407de8:	mov	x29, sp
  407dec:	str	x0, [sp, #24]
  407df0:	str	w1, [sp, #20]
  407df4:	ldr	x0, [sp, #24]
  407df8:	bl	407cf8 <ferror@plt+0x4b28>
  407dfc:	str	x0, [sp, #40]
  407e00:	ldr	x0, [sp, #40]
  407e04:	cmp	x0, #0x0
  407e08:	b.eq	407e44 <ferror@plt+0x4c74>  // b.none
  407e0c:	ldr	x0, [sp, #40]
  407e10:	ldr	x0, [x0, #8]
  407e14:	cmp	x0, #0x0
  407e18:	b.eq	407e44 <ferror@plt+0x4c74>  // b.none
  407e1c:	ldr	x0, [sp, #40]
  407e20:	ldr	x2, [x0, #8]
  407e24:	adrp	x0, 40e000 <ferror@plt+0xae30>
  407e28:	add	x1, x0, #0xd90
  407e2c:	mov	x0, x2
  407e30:	bl	402d90 <strcasecmp@plt>
  407e34:	cmp	w0, #0x0
  407e38:	cset	w0, eq  // eq = none
  407e3c:	and	w0, w0, #0xff
  407e40:	b	407e48 <ferror@plt+0x4c78>
  407e44:	ldr	w0, [sp, #20]
  407e48:	ldp	x29, x30, [sp], #48
  407e4c:	ret
  407e50:	stp	x29, x30, [sp, #-80]!
  407e54:	mov	x29, sp
  407e58:	str	x19, [sp, #16]
  407e5c:	str	x0, [sp, #40]
  407e60:	str	x1, [sp, #32]
  407e64:	ldr	x0, [sp, #40]
  407e68:	bl	407cf8 <ferror@plt+0x4b28>
  407e6c:	str	x0, [sp, #72]
  407e70:	str	xzr, [sp, #56]
  407e74:	ldr	x0, [sp, #72]
  407e78:	cmp	x0, #0x0
  407e7c:	b.eq	407e90 <ferror@plt+0x4cc0>  // b.none
  407e80:	ldr	x0, [sp, #72]
  407e84:	ldr	x0, [x0, #8]
  407e88:	cmp	x0, #0x0
  407e8c:	b.ne	407e98 <ferror@plt+0x4cc8>  // b.any
  407e90:	ldr	x0, [sp, #32]
  407e94:	b	407f2c <ferror@plt+0x4d5c>
  407e98:	bl	403100 <__errno_location@plt>
  407e9c:	str	wzr, [x0]
  407ea0:	ldr	x0, [sp, #72]
  407ea4:	ldr	x0, [x0, #8]
  407ea8:	add	x1, sp, #0x38
  407eac:	mov	w2, #0x0                   	// #0
  407eb0:	bl	4029f0 <strtoul@plt>
  407eb4:	str	x0, [sp, #64]
  407eb8:	ldr	x0, [sp, #56]
  407ebc:	cmp	x0, #0x0
  407ec0:	b.eq	407eec <ferror@plt+0x4d1c>  // b.none
  407ec4:	ldr	x0, [sp, #56]
  407ec8:	ldrsb	w0, [x0]
  407ecc:	cmp	w0, #0x0
  407ed0:	b.ne	407eec <ferror@plt+0x4d1c>  // b.any
  407ed4:	bl	403100 <__errno_location@plt>
  407ed8:	ldr	w0, [x0]
  407edc:	cmp	w0, #0x0
  407ee0:	b.ne	407eec <ferror@plt+0x4d1c>  // b.any
  407ee4:	ldr	x0, [sp, #64]
  407ee8:	b	407f2c <ferror@plt+0x4d5c>
  407eec:	adrp	x0, 40e000 <ferror@plt+0xae30>
  407ef0:	add	x0, x0, #0xd98
  407ef4:	bl	403160 <gettext@plt>
  407ef8:	mov	x19, x0
  407efc:	ldr	x0, [sp, #40]
  407f00:	bl	407d78 <ferror@plt+0x4ba8>
  407f04:	mov	x1, x0
  407f08:	ldr	x0, [sp, #72]
  407f0c:	ldr	x0, [x0, #8]
  407f10:	mov	x4, x0
  407f14:	ldr	x3, [sp, #40]
  407f18:	mov	x2, x1
  407f1c:	mov	x1, x19
  407f20:	mov	w0, #0x5                   	// #5
  407f24:	bl	402a20 <syslog@plt>
  407f28:	ldr	x0, [sp, #32]
  407f2c:	ldr	x19, [sp, #16]
  407f30:	ldp	x29, x30, [sp], #80
  407f34:	ret
  407f38:	stp	x29, x30, [sp, #-48]!
  407f3c:	mov	x29, sp
  407f40:	str	x0, [sp, #24]
  407f44:	str	x1, [sp, #16]
  407f48:	ldr	x0, [sp, #24]
  407f4c:	bl	407cf8 <ferror@plt+0x4b28>
  407f50:	str	x0, [sp, #40]
  407f54:	ldr	x0, [sp, #40]
  407f58:	cmp	x0, #0x0
  407f5c:	b.ne	407f68 <ferror@plt+0x4d98>  // b.any
  407f60:	ldr	x0, [sp, #16]
  407f64:	b	407f8c <ferror@plt+0x4dbc>
  407f68:	ldr	x0, [sp, #40]
  407f6c:	ldr	x0, [x0, #8]
  407f70:	cmp	x0, #0x0
  407f74:	b.ne	407f84 <ferror@plt+0x4db4>  // b.any
  407f78:	adrp	x0, 40e000 <ferror@plt+0xae30>
  407f7c:	add	x0, x0, #0xdc8
  407f80:	b	407f8c <ferror@plt+0x4dbc>
  407f84:	ldr	x0, [sp, #40]
  407f88:	ldr	x0, [x0, #8]
  407f8c:	ldp	x29, x30, [sp], #48
  407f90:	ret
  407f94:	stp	x29, x30, [sp, #-80]!
  407f98:	mov	x29, sp
  407f9c:	str	x0, [sp, #40]
  407fa0:	str	x1, [sp, #32]
  407fa4:	str	x2, [sp, #24]
  407fa8:	ldr	x1, [sp, #24]
  407fac:	ldr	x0, [sp, #32]
  407fb0:	bl	407f38 <ferror@plt+0x4d68>
  407fb4:	str	x0, [sp, #72]
  407fb8:	ldr	x0, [sp, #72]
  407fbc:	cmp	x0, #0x0
  407fc0:	b.ne	407fcc <ferror@plt+0x4dfc>  // b.any
  407fc4:	mov	w0, #0xffffffff            	// #-1
  407fc8:	b	408084 <ferror@plt+0x4eb4>
  407fcc:	mov	w1, #0x3d                  	// #61
  407fd0:	ldr	x0, [sp, #72]
  407fd4:	bl	403000 <strchr@plt>
  407fd8:	str	x0, [sp, #64]
  407fdc:	ldr	x0, [sp, #64]
  407fe0:	cmp	x0, #0x0
  407fe4:	b.eq	408060 <ferror@plt+0x4e90>  // b.none
  407fe8:	ldr	x0, [sp, #40]
  407fec:	bl	402a00 <strlen@plt>
  407ff0:	str	x0, [sp, #56]
  407ff4:	ldr	x2, [sp, #56]
  407ff8:	ldr	x1, [sp, #40]
  407ffc:	ldr	x0, [sp, #72]
  408000:	bl	402c90 <strncmp@plt>
  408004:	cmp	w0, #0x0
  408008:	b.ne	408060 <ferror@plt+0x4e90>  // b.any
  40800c:	ldr	x0, [sp, #64]
  408010:	add	x0, x0, #0x1
  408014:	ldrsb	w0, [x0]
  408018:	cmp	w0, #0x0
  40801c:	b.eq	408060 <ferror@plt+0x4e90>  // b.none
  408020:	ldr	x0, [sp, #64]
  408024:	add	x0, x0, #0x1
  408028:	str	x0, [sp, #72]
  40802c:	ldr	x0, [sp, #72]
  408030:	ldrsb	w0, [x0]
  408034:	cmp	w0, #0x22
  408038:	b.ne	408048 <ferror@plt+0x4e78>  // b.any
  40803c:	ldr	x0, [sp, #72]
  408040:	add	x0, x0, #0x1
  408044:	str	x0, [sp, #72]
  408048:	ldr	x0, [sp, #72]
  40804c:	ldrsb	w0, [x0]
  408050:	cmp	w0, #0x0
  408054:	b.ne	408060 <ferror@plt+0x4e90>  // b.any
  408058:	ldr	x0, [sp, #24]
  40805c:	str	x0, [sp, #72]
  408060:	ldr	x0, [sp, #72]
  408064:	cmp	x0, #0x0
  408068:	b.eq	408080 <ferror@plt+0x4eb0>  // b.none
  40806c:	mov	w2, #0x1                   	// #1
  408070:	ldr	x1, [sp, #72]
  408074:	ldr	x0, [sp, #40]
  408078:	bl	402b20 <setenv@plt>
  40807c:	b	408084 <ferror@plt+0x4eb4>
  408080:	mov	w0, #0xffffffff            	// #-1
  408084:	ldp	x29, x30, [sp], #80
  408088:	ret
  40808c:	stp	x29, x30, [sp, #-48]!
  408090:	mov	x29, sp
  408094:	str	x0, [sp, #24]
  408098:	str	w1, [sp, #20]
  40809c:	ldr	w1, [sp, #20]
  4080a0:	ldr	x0, [sp, #24]
  4080a4:	bl	402c80 <open@plt>
  4080a8:	str	w0, [sp, #44]
  4080ac:	ldr	w0, [sp, #44]
  4080b0:	cmn	w0, #0x1
  4080b4:	b.eq	4080c0 <ferror@plt+0x4ef0>  // b.none
  4080b8:	ldr	w0, [sp, #44]
  4080bc:	bl	402e10 <close@plt>
  4080c0:	ldr	w0, [sp, #44]
  4080c4:	cmn	w0, #0x1
  4080c8:	b.ne	4080d4 <ferror@plt+0x4f04>  // b.any
  4080cc:	mov	w0, #0xffffffff            	// #-1
  4080d0:	b	4080d8 <ferror@plt+0x4f08>
  4080d4:	mov	w0, #0x0                   	// #0
  4080d8:	ldp	x29, x30, [sp], #48
  4080dc:	ret
  4080e0:	mov	x12, #0x20e0                	// #8416
  4080e4:	sub	sp, sp, x12
  4080e8:	stp	x29, x30, [sp]
  4080ec:	mov	x29, sp
  4080f0:	str	x0, [sp, #24]
  4080f4:	str	w1, [sp, #20]
  4080f8:	adrp	x0, 40e000 <ferror@plt+0xae30>
  4080fc:	add	x0, x0, #0xe18
  408100:	add	x2, sp, #0x2, lsl #12
  408104:	add	x2, x2, #0xa0
  408108:	mov	x3, x0
  40810c:	ldp	x0, x1, [x3]
  408110:	stp	x0, x1, [x2]
  408114:	ldr	x0, [x3, #16]
  408118:	str	x0, [x2, #16]
  40811c:	mov	x1, #0x0                   	// #0
  408120:	adrp	x0, 40e000 <ferror@plt+0xae30>
  408124:	add	x0, x0, #0xdd0
  408128:	bl	407f38 <ferror@plt+0x4d68>
  40812c:	str	x0, [sp, #8400]
  408130:	ldr	x0, [sp, #8400]
  408134:	cmp	x0, #0x0
  408138:	b.eq	408160 <ferror@plt+0x4f90>  // b.none
  40813c:	ldr	x0, [sp, #8400]
  408140:	ldrsb	w0, [x0]
  408144:	cmp	w0, #0x0
  408148:	b.ne	408154 <ferror@plt+0x4f84>  // b.any
  40814c:	mov	w0, #0x0                   	// #0
  408150:	b	40842c <ferror@plt+0x525c>
  408154:	ldr	x0, [sp, #8400]
  408158:	str	x0, [sp, #8352]
  40815c:	str	xzr, [sp, #8360]
  408160:	str	wzr, [sp, #8412]
  408164:	b	40840c <ferror@plt+0x523c>
  408168:	str	wzr, [sp, #8408]
  40816c:	ldrsw	x0, [sp, #8412]
  408170:	lsl	x0, x0, #3
  408174:	add	x1, sp, #0x2, lsl #12
  408178:	add	x1, x1, #0xa0
  40817c:	ldr	x0, [x1, x0]
  408180:	str	x0, [sp, #8400]
  408184:	ldr	x0, [sp, #8400]
  408188:	ldrsb	w0, [x0]
  40818c:	cmp	w0, #0x2f
  408190:	b.ne	40828c <ferror@plt+0x50bc>  // b.any
  408194:	add	x0, sp, #0x20
  408198:	mov	x1, x0
  40819c:	ldr	x0, [sp, #8400]
  4081a0:	bl	40ce38 <ferror@plt+0x9c68>
  4081a4:	cmp	w0, #0x0
  4081a8:	b.ne	4083ec <ferror@plt+0x521c>  // b.any
  4081ac:	ldr	x0, [sp, #80]
  4081b0:	cmp	x0, #0x0
  4081b4:	b.ne	4081c0 <ferror@plt+0x4ff0>  // b.any
  4081b8:	mov	w0, #0x1                   	// #1
  4081bc:	b	40842c <ferror@plt+0x525c>
  4081c0:	adrp	x0, 40e000 <ferror@plt+0xae30>
  4081c4:	add	x1, x0, #0xd78
  4081c8:	ldr	x0, [sp, #8400]
  4081cc:	bl	402c50 <fopen@plt>
  4081d0:	str	x0, [sp, #8376]
  4081d4:	ldr	x0, [sp, #8376]
  4081d8:	cmp	x0, #0x0
  4081dc:	b.eq	4083f4 <ferror@plt+0x5224>  // b.none
  4081e0:	b	408244 <ferror@plt+0x5074>
  4081e4:	ldrsb	w0, [sp, #160]
  4081e8:	cmp	w0, #0x0
  4081ec:	b.eq	408204 <ferror@plt+0x5034>  // b.none
  4081f0:	add	x0, sp, #0xa0
  4081f4:	bl	402a00 <strlen@plt>
  4081f8:	sub	x0, x0, #0x1
  4081fc:	add	x1, sp, #0xa0
  408200:	strb	wzr, [x1, x0]
  408204:	ldrsb	w0, [sp, #160]
  408208:	cmp	w0, #0x2f
  40820c:	b.ne	40821c <ferror@plt+0x504c>  // b.any
  408210:	ldr	x0, [sp, #24]
  408214:	ldr	x0, [x0, #40]
  408218:	b	408224 <ferror@plt+0x5054>
  40821c:	ldr	x0, [sp, #24]
  408220:	ldr	x0, [x0]
  408224:	add	x2, sp, #0xa0
  408228:	mov	x1, x0
  40822c:	mov	x0, x2
  408230:	bl	402eb0 <strcmp@plt>
  408234:	cmp	w0, #0x0
  408238:	cset	w0, eq  // eq = none
  40823c:	and	w0, w0, #0xff
  408240:	str	w0, [sp, #8408]
  408244:	ldr	w0, [sp, #8408]
  408248:	cmp	w0, #0x0
  40824c:	b.ne	408268 <ferror@plt+0x5098>  // b.any
  408250:	add	x0, sp, #0xa0
  408254:	ldr	x2, [sp, #8376]
  408258:	mov	w1, #0x2000                	// #8192
  40825c:	bl	403180 <fgets@plt>
  408260:	cmp	x0, #0x0
  408264:	b.ne	4081e4 <ferror@plt+0x5014>  // b.any
  408268:	ldr	x0, [sp, #8376]
  40826c:	bl	402c30 <fclose@plt>
  408270:	ldr	w0, [sp, #8408]
  408274:	cmp	w0, #0x0
  408278:	b.eq	408284 <ferror@plt+0x50b4>  // b.none
  40827c:	mov	w0, #0x1                   	// #1
  408280:	b	40842c <ferror@plt+0x525c>
  408284:	mov	w0, #0x0                   	// #0
  408288:	b	40842c <ferror@plt+0x525c>
  40828c:	ldr	x0, [sp, #24]
  408290:	ldr	x0, [x0, #32]
  408294:	bl	402a00 <strlen@plt>
  408298:	add	x0, x0, #0xa
  40829c:	cmp	x0, #0x2, lsl #12
  4082a0:	b.hi	4083fc <ferror@plt+0x522c>  // b.pmore
  4082a4:	ldr	x0, [sp, #24]
  4082a8:	ldr	x0, [x0, #32]
  4082ac:	add	x4, sp, #0xa0
  4082b0:	ldr	x3, [sp, #8400]
  4082b4:	mov	x2, x0
  4082b8:	adrp	x0, 40e000 <ferror@plt+0xae30>
  4082bc:	add	x1, x0, #0xde0
  4082c0:	mov	x0, x4
  4082c4:	bl	402b40 <sprintf@plt>
  4082c8:	ldr	w0, [sp, #20]
  4082cc:	cmp	w0, #0x0
  4082d0:	b.eq	4083a4 <ferror@plt+0x51d4>  // b.none
  4082d4:	bl	402b50 <getuid@plt>
  4082d8:	str	w0, [sp, #8392]
  4082dc:	bl	402aa0 <getegid@plt>
  4082e0:	str	w0, [sp, #8388]
  4082e4:	ldr	x0, [sp, #24]
  4082e8:	ldr	w0, [x0, #20]
  4082ec:	mov	w1, w0
  4082f0:	mov	w0, #0xffffffff            	// #-1
  4082f4:	bl	402fd0 <setregid@plt>
  4082f8:	cmp	w0, #0x0
  4082fc:	b.ne	408338 <ferror@plt+0x5168>  // b.any
  408300:	ldr	x0, [sp, #24]
  408304:	ldr	w0, [x0, #16]
  408308:	mov	w1, w0
  40830c:	mov	w0, #0x0                   	// #0
  408310:	bl	402f30 <setreuid@plt>
  408314:	cmp	w0, #0x0
  408318:	b.ne	408338 <ferror@plt+0x5168>  // b.any
  40831c:	add	x0, sp, #0xa0
  408320:	mov	w1, #0x0                   	// #0
  408324:	bl	40808c <ferror@plt+0x4ebc>
  408328:	cmp	w0, #0x0
  40832c:	cset	w0, eq  // eq = none
  408330:	and	w0, w0, #0xff
  408334:	str	w0, [sp, #8408]
  408338:	mov	w0, #0x0                   	// #0
  40833c:	bl	4029d0 <setuid@plt>
  408340:	cmp	w0, #0x0
  408344:	b.ne	408370 <ferror@plt+0x51a0>  // b.any
  408348:	mov	w1, #0x0                   	// #0
  40834c:	ldr	w0, [sp, #8392]
  408350:	bl	402f30 <setreuid@plt>
  408354:	cmp	w0, #0x0
  408358:	b.ne	408370 <ferror@plt+0x51a0>  // b.any
  40835c:	ldr	w1, [sp, #8388]
  408360:	mov	w0, #0xffffffff            	// #-1
  408364:	bl	402fd0 <setregid@plt>
  408368:	cmp	w0, #0x0
  40836c:	b.eq	408390 <ferror@plt+0x51c0>  // b.none
  408370:	adrp	x0, 40e000 <ferror@plt+0xae30>
  408374:	add	x0, x0, #0xde8
  408378:	bl	403160 <gettext@plt>
  40837c:	mov	x1, x0
  408380:	mov	w0, #0x1                   	// #1
  408384:	bl	402a20 <syslog@plt>
  408388:	mov	w0, #0x1                   	// #1
  40838c:	bl	402a40 <exit@plt>
  408390:	ldr	w0, [sp, #8408]
  408394:	cmp	w0, #0x0
  408398:	b.eq	408400 <ferror@plt+0x5230>  // b.none
  40839c:	mov	w0, #0x1                   	// #1
  4083a0:	b	40842c <ferror@plt+0x525c>
  4083a4:	add	x0, sp, #0xa0
  4083a8:	mov	w1, #0x0                   	// #0
  4083ac:	bl	40808c <ferror@plt+0x4ebc>
  4083b0:	str	w0, [sp, #8396]
  4083b4:	ldr	w0, [sp, #8396]
  4083b8:	cmp	w0, #0x0
  4083bc:	b.ne	4083c8 <ferror@plt+0x51f8>  // b.any
  4083c0:	mov	w0, #0x1                   	// #1
  4083c4:	b	40842c <ferror@plt+0x525c>
  4083c8:	ldr	w0, [sp, #8396]
  4083cc:	cmn	w0, #0x1
  4083d0:	b.ne	408400 <ferror@plt+0x5230>  // b.any
  4083d4:	bl	403100 <__errno_location@plt>
  4083d8:	ldr	w0, [x0]
  4083dc:	cmp	w0, #0xd
  4083e0:	b.ne	408400 <ferror@plt+0x5230>  // b.any
  4083e4:	mov	w0, #0xffffffff            	// #-1
  4083e8:	b	40842c <ferror@plt+0x525c>
  4083ec:	nop
  4083f0:	b	408400 <ferror@plt+0x5230>
  4083f4:	nop
  4083f8:	b	408400 <ferror@plt+0x5230>
  4083fc:	nop
  408400:	ldr	w0, [sp, #8412]
  408404:	add	w0, w0, #0x1
  408408:	str	w0, [sp, #8412]
  40840c:	ldrsw	x0, [sp, #8412]
  408410:	lsl	x0, x0, #3
  408414:	add	x1, sp, #0x2, lsl #12
  408418:	add	x1, x1, #0xa0
  40841c:	ldr	x0, [x1, x0]
  408420:	cmp	x0, #0x0
  408424:	b.ne	408168 <ferror@plt+0x4f98>  // b.any
  408428:	mov	w0, #0x0                   	// #0
  40842c:	ldp	x29, x30, [sp]
  408430:	mov	x12, #0x20e0                	// #8416
  408434:	add	sp, sp, x12
  408438:	ret
  40843c:	sub	sp, sp, #0x10
  408440:	str	w0, [sp, #12]
  408444:	adrp	x0, 421000 <ferror@plt+0x1de30>
  408448:	add	x0, x0, #0x438
  40844c:	ldr	w1, [sp, #12]
  408450:	str	w1, [x0]
  408454:	nop
  408458:	add	sp, sp, #0x10
  40845c:	ret
  408460:	sub	sp, sp, #0x10
  408464:	str	x0, [sp, #8]
  408468:	str	w1, [sp, #4]
  40846c:	str	w2, [sp]
  408470:	b	4084c0 <ferror@plt+0x52f0>
  408474:	ldr	x0, [sp, #8]
  408478:	ldr	x1, [x0]
  40847c:	ldrsw	x0, [sp, #4]
  408480:	mov	x2, #0x0                   	// #0
  408484:	umulh	x0, x1, x0
  408488:	cmp	x0, #0x0
  40848c:	b.eq	408494 <ferror@plt+0x52c4>  // b.none
  408490:	mov	x2, #0x1                   	// #1
  408494:	mov	x0, x2
  408498:	cmp	x0, #0x0
  40849c:	b.eq	4084a8 <ferror@plt+0x52d8>  // b.none
  4084a0:	mov	w0, #0xffffffde            	// #-34
  4084a4:	b	4084d8 <ferror@plt+0x5308>
  4084a8:	ldr	x0, [sp, #8]
  4084ac:	ldr	x1, [x0]
  4084b0:	ldrsw	x0, [sp, #4]
  4084b4:	mul	x1, x1, x0
  4084b8:	ldr	x0, [sp, #8]
  4084bc:	str	x1, [x0]
  4084c0:	ldr	w0, [sp]
  4084c4:	sub	w1, w0, #0x1
  4084c8:	str	w1, [sp]
  4084cc:	cmp	w0, #0x0
  4084d0:	b.ne	408474 <ferror@plt+0x52a4>  // b.any
  4084d4:	mov	w0, #0x0                   	// #0
  4084d8:	add	sp, sp, #0x10
  4084dc:	ret
  4084e0:	stp	x29, x30, [sp, #-192]!
  4084e4:	mov	x29, sp
  4084e8:	str	x0, [sp, #40]
  4084ec:	str	x1, [sp, #32]
  4084f0:	str	x2, [sp, #24]
  4084f4:	str	xzr, [sp, #176]
  4084f8:	mov	w0, #0x400                 	// #1024
  4084fc:	str	w0, [sp, #172]
  408500:	str	wzr, [sp, #168]
  408504:	str	wzr, [sp, #164]
  408508:	str	wzr, [sp, #160]
  40850c:	ldr	x0, [sp, #32]
  408510:	str	xzr, [x0]
  408514:	ldr	x0, [sp, #40]
  408518:	cmp	x0, #0x0
  40851c:	b.eq	408530 <ferror@plt+0x5360>  // b.none
  408520:	ldr	x0, [sp, #40]
  408524:	ldrsb	w0, [x0]
  408528:	cmp	w0, #0x0
  40852c:	b.ne	40853c <ferror@plt+0x536c>  // b.any
  408530:	mov	w0, #0xffffffea            	// #-22
  408534:	str	w0, [sp, #168]
  408538:	b	408b24 <ferror@plt+0x5954>
  40853c:	ldr	x0, [sp, #40]
  408540:	str	x0, [sp, #184]
  408544:	b	408554 <ferror@plt+0x5384>
  408548:	ldr	x0, [sp, #184]
  40854c:	add	x0, x0, #0x1
  408550:	str	x0, [sp, #184]
  408554:	bl	402ee0 <__ctype_b_loc@plt>
  408558:	ldr	x1, [x0]
  40855c:	ldr	x0, [sp, #184]
  408560:	ldrsb	w0, [x0]
  408564:	and	w0, w0, #0xff
  408568:	and	x0, x0, #0xff
  40856c:	lsl	x0, x0, #1
  408570:	add	x0, x1, x0
  408574:	ldrh	w0, [x0]
  408578:	and	w0, w0, #0x2000
  40857c:	cmp	w0, #0x0
  408580:	b.ne	408548 <ferror@plt+0x5378>  // b.any
  408584:	ldr	x0, [sp, #184]
  408588:	ldrsb	w0, [x0]
  40858c:	cmp	w0, #0x2d
  408590:	b.ne	4085a0 <ferror@plt+0x53d0>  // b.any
  408594:	mov	w0, #0xffffffea            	// #-22
  408598:	str	w0, [sp, #168]
  40859c:	b	408b24 <ferror@plt+0x5954>
  4085a0:	bl	403100 <__errno_location@plt>
  4085a4:	str	wzr, [x0]
  4085a8:	str	xzr, [sp, #72]
  4085ac:	add	x0, sp, #0x48
  4085b0:	mov	w2, #0x0                   	// #0
  4085b4:	mov	x1, x0
  4085b8:	ldr	x0, [sp, #40]
  4085bc:	bl	402e40 <strtoumax@plt>
  4085c0:	str	x0, [sp, #64]
  4085c4:	ldr	x0, [sp, #72]
  4085c8:	ldr	x1, [sp, #40]
  4085cc:	cmp	x1, x0
  4085d0:	b.eq	4085fc <ferror@plt+0x542c>  // b.none
  4085d4:	bl	403100 <__errno_location@plt>
  4085d8:	ldr	w0, [x0]
  4085dc:	cmp	w0, #0x0
  4085e0:	b.eq	408628 <ferror@plt+0x5458>  // b.none
  4085e4:	ldr	x0, [sp, #64]
  4085e8:	cmn	x0, #0x1
  4085ec:	b.eq	4085fc <ferror@plt+0x542c>  // b.none
  4085f0:	ldr	x0, [sp, #64]
  4085f4:	cmp	x0, #0x0
  4085f8:	b.ne	408628 <ferror@plt+0x5458>  // b.any
  4085fc:	bl	403100 <__errno_location@plt>
  408600:	ldr	w0, [x0]
  408604:	cmp	w0, #0x0
  408608:	b.eq	40861c <ferror@plt+0x544c>  // b.none
  40860c:	bl	403100 <__errno_location@plt>
  408610:	ldr	w0, [x0]
  408614:	neg	w0, w0
  408618:	b	408620 <ferror@plt+0x5450>
  40861c:	mov	w0, #0xffffffea            	// #-22
  408620:	str	w0, [sp, #168]
  408624:	b	408b24 <ferror@plt+0x5954>
  408628:	ldr	x0, [sp, #72]
  40862c:	cmp	x0, #0x0
  408630:	b.eq	408b0c <ferror@plt+0x593c>  // b.none
  408634:	ldr	x0, [sp, #72]
  408638:	ldrsb	w0, [x0]
  40863c:	cmp	w0, #0x0
  408640:	b.eq	408b0c <ferror@plt+0x593c>  // b.none
  408644:	ldr	x0, [sp, #72]
  408648:	str	x0, [sp, #184]
  40864c:	ldr	x0, [sp, #184]
  408650:	add	x0, x0, #0x1
  408654:	ldrsb	w0, [x0]
  408658:	cmp	w0, #0x69
  40865c:	b.ne	4086a8 <ferror@plt+0x54d8>  // b.any
  408660:	ldr	x0, [sp, #184]
  408664:	add	x0, x0, #0x2
  408668:	ldrsb	w0, [x0]
  40866c:	cmp	w0, #0x42
  408670:	b.eq	408688 <ferror@plt+0x54b8>  // b.none
  408674:	ldr	x0, [sp, #184]
  408678:	add	x0, x0, #0x2
  40867c:	ldrsb	w0, [x0]
  408680:	cmp	w0, #0x62
  408684:	b.ne	4086a8 <ferror@plt+0x54d8>  // b.any
  408688:	ldr	x0, [sp, #184]
  40868c:	add	x0, x0, #0x3
  408690:	ldrsb	w0, [x0]
  408694:	cmp	w0, #0x0
  408698:	b.ne	4086a8 <ferror@plt+0x54d8>  // b.any
  40869c:	mov	w0, #0x400                 	// #1024
  4086a0:	str	w0, [sp, #172]
  4086a4:	b	4088e0 <ferror@plt+0x5710>
  4086a8:	ldr	x0, [sp, #184]
  4086ac:	add	x0, x0, #0x1
  4086b0:	ldrsb	w0, [x0]
  4086b4:	cmp	w0, #0x42
  4086b8:	b.eq	4086d0 <ferror@plt+0x5500>  // b.none
  4086bc:	ldr	x0, [sp, #184]
  4086c0:	add	x0, x0, #0x1
  4086c4:	ldrsb	w0, [x0]
  4086c8:	cmp	w0, #0x62
  4086cc:	b.ne	4086f0 <ferror@plt+0x5520>  // b.any
  4086d0:	ldr	x0, [sp, #184]
  4086d4:	add	x0, x0, #0x2
  4086d8:	ldrsb	w0, [x0]
  4086dc:	cmp	w0, #0x0
  4086e0:	b.ne	4086f0 <ferror@plt+0x5520>  // b.any
  4086e4:	mov	w0, #0x3e8                 	// #1000
  4086e8:	str	w0, [sp, #172]
  4086ec:	b	4088e0 <ferror@plt+0x5710>
  4086f0:	ldr	x0, [sp, #184]
  4086f4:	add	x0, x0, #0x1
  4086f8:	ldrsb	w0, [x0]
  4086fc:	cmp	w0, #0x0
  408700:	b.eq	4088e0 <ferror@plt+0x5710>  // b.none
  408704:	bl	402c00 <localeconv@plt>
  408708:	str	x0, [sp, #128]
  40870c:	ldr	x0, [sp, #128]
  408710:	cmp	x0, #0x0
  408714:	b.eq	408724 <ferror@plt+0x5554>  // b.none
  408718:	ldr	x0, [sp, #128]
  40871c:	ldr	x0, [x0]
  408720:	b	408728 <ferror@plt+0x5558>
  408724:	mov	x0, #0x0                   	// #0
  408728:	str	x0, [sp, #120]
  40872c:	ldr	x0, [sp, #120]
  408730:	cmp	x0, #0x0
  408734:	b.eq	408744 <ferror@plt+0x5574>  // b.none
  408738:	ldr	x0, [sp, #120]
  40873c:	bl	402a00 <strlen@plt>
  408740:	b	408748 <ferror@plt+0x5578>
  408744:	mov	x0, #0x0                   	// #0
  408748:	str	x0, [sp, #112]
  40874c:	ldr	x0, [sp, #176]
  408750:	cmp	x0, #0x0
  408754:	b.ne	4088d4 <ferror@plt+0x5704>  // b.any
  408758:	ldr	x0, [sp, #184]
  40875c:	ldrsb	w0, [x0]
  408760:	cmp	w0, #0x0
  408764:	b.eq	4088d4 <ferror@plt+0x5704>  // b.none
  408768:	ldr	x0, [sp, #120]
  40876c:	cmp	x0, #0x0
  408770:	b.eq	4088d4 <ferror@plt+0x5704>  // b.none
  408774:	ldr	x2, [sp, #112]
  408778:	ldr	x1, [sp, #184]
  40877c:	ldr	x0, [sp, #120]
  408780:	bl	402c90 <strncmp@plt>
  408784:	cmp	w0, #0x0
  408788:	b.ne	4088d4 <ferror@plt+0x5704>  // b.any
  40878c:	ldr	x1, [sp, #184]
  408790:	ldr	x0, [sp, #112]
  408794:	add	x0, x1, x0
  408798:	str	x0, [sp, #104]
  40879c:	ldr	x0, [sp, #104]
  4087a0:	str	x0, [sp, #184]
  4087a4:	b	4087c0 <ferror@plt+0x55f0>
  4087a8:	ldr	w0, [sp, #160]
  4087ac:	add	w0, w0, #0x1
  4087b0:	str	w0, [sp, #160]
  4087b4:	ldr	x0, [sp, #184]
  4087b8:	add	x0, x0, #0x1
  4087bc:	str	x0, [sp, #184]
  4087c0:	ldr	x0, [sp, #184]
  4087c4:	ldrsb	w0, [x0]
  4087c8:	cmp	w0, #0x30
  4087cc:	b.eq	4087a8 <ferror@plt+0x55d8>  // b.none
  4087d0:	ldr	x0, [sp, #184]
  4087d4:	str	x0, [sp, #104]
  4087d8:	bl	402ee0 <__ctype_b_loc@plt>
  4087dc:	ldr	x1, [x0]
  4087e0:	ldr	x0, [sp, #104]
  4087e4:	ldrsb	w0, [x0]
  4087e8:	sxtb	x0, w0
  4087ec:	lsl	x0, x0, #1
  4087f0:	add	x0, x1, x0
  4087f4:	ldrh	w0, [x0]
  4087f8:	and	w0, w0, #0x800
  4087fc:	cmp	w0, #0x0
  408800:	b.eq	40888c <ferror@plt+0x56bc>  // b.none
  408804:	bl	403100 <__errno_location@plt>
  408808:	str	wzr, [x0]
  40880c:	str	xzr, [sp, #72]
  408810:	add	x0, sp, #0x48
  408814:	mov	w2, #0x0                   	// #0
  408818:	mov	x1, x0
  40881c:	ldr	x0, [sp, #104]
  408820:	bl	402e40 <strtoumax@plt>
  408824:	str	x0, [sp, #176]
  408828:	ldr	x0, [sp, #72]
  40882c:	ldr	x1, [sp, #104]
  408830:	cmp	x1, x0
  408834:	b.eq	408860 <ferror@plt+0x5690>  // b.none
  408838:	bl	403100 <__errno_location@plt>
  40883c:	ldr	w0, [x0]
  408840:	cmp	w0, #0x0
  408844:	b.eq	408894 <ferror@plt+0x56c4>  // b.none
  408848:	ldr	x0, [sp, #176]
  40884c:	cmn	x0, #0x1
  408850:	b.eq	408860 <ferror@plt+0x5690>  // b.none
  408854:	ldr	x0, [sp, #176]
  408858:	cmp	x0, #0x0
  40885c:	b.ne	408894 <ferror@plt+0x56c4>  // b.any
  408860:	bl	403100 <__errno_location@plt>
  408864:	ldr	w0, [x0]
  408868:	cmp	w0, #0x0
  40886c:	b.eq	408880 <ferror@plt+0x56b0>  // b.none
  408870:	bl	403100 <__errno_location@plt>
  408874:	ldr	w0, [x0]
  408878:	neg	w0, w0
  40887c:	b	408884 <ferror@plt+0x56b4>
  408880:	mov	w0, #0xffffffea            	// #-22
  408884:	str	w0, [sp, #168]
  408888:	b	408b24 <ferror@plt+0x5954>
  40888c:	ldr	x0, [sp, #184]
  408890:	str	x0, [sp, #72]
  408894:	ldr	x0, [sp, #176]
  408898:	cmp	x0, #0x0
  40889c:	b.eq	4088c8 <ferror@plt+0x56f8>  // b.none
  4088a0:	ldr	x0, [sp, #72]
  4088a4:	cmp	x0, #0x0
  4088a8:	b.eq	4088bc <ferror@plt+0x56ec>  // b.none
  4088ac:	ldr	x0, [sp, #72]
  4088b0:	ldrsb	w0, [x0]
  4088b4:	cmp	w0, #0x0
  4088b8:	b.ne	4088c8 <ferror@plt+0x56f8>  // b.any
  4088bc:	mov	w0, #0xffffffea            	// #-22
  4088c0:	str	w0, [sp, #168]
  4088c4:	b	408b24 <ferror@plt+0x5954>
  4088c8:	ldr	x0, [sp, #72]
  4088cc:	str	x0, [sp, #184]
  4088d0:	b	40864c <ferror@plt+0x547c>
  4088d4:	mov	w0, #0xffffffea            	// #-22
  4088d8:	str	w0, [sp, #168]
  4088dc:	b	408b24 <ferror@plt+0x5954>
  4088e0:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4088e4:	add	x0, x0, #0x440
  4088e8:	ldr	x2, [x0]
  4088ec:	ldr	x0, [sp, #184]
  4088f0:	ldrsb	w0, [x0]
  4088f4:	mov	w1, w0
  4088f8:	mov	x0, x2
  4088fc:	bl	403000 <strchr@plt>
  408900:	str	x0, [sp, #96]
  408904:	ldr	x0, [sp, #96]
  408908:	cmp	x0, #0x0
  40890c:	b.eq	408930 <ferror@plt+0x5760>  // b.none
  408910:	adrp	x0, 421000 <ferror@plt+0x1de30>
  408914:	add	x0, x0, #0x440
  408918:	ldr	x0, [x0]
  40891c:	ldr	x1, [sp, #96]
  408920:	sub	x0, x1, x0
  408924:	add	w0, w0, #0x1
  408928:	str	w0, [sp, #164]
  40892c:	b	40898c <ferror@plt+0x57bc>
  408930:	adrp	x0, 421000 <ferror@plt+0x1de30>
  408934:	add	x0, x0, #0x448
  408938:	ldr	x2, [x0]
  40893c:	ldr	x0, [sp, #184]
  408940:	ldrsb	w0, [x0]
  408944:	mov	w1, w0
  408948:	mov	x0, x2
  40894c:	bl	403000 <strchr@plt>
  408950:	str	x0, [sp, #96]
  408954:	ldr	x0, [sp, #96]
  408958:	cmp	x0, #0x0
  40895c:	b.eq	408980 <ferror@plt+0x57b0>  // b.none
  408960:	adrp	x0, 421000 <ferror@plt+0x1de30>
  408964:	add	x0, x0, #0x448
  408968:	ldr	x0, [x0]
  40896c:	ldr	x1, [sp, #96]
  408970:	sub	x0, x1, x0
  408974:	add	w0, w0, #0x1
  408978:	str	w0, [sp, #164]
  40897c:	b	40898c <ferror@plt+0x57bc>
  408980:	mov	w0, #0xffffffea            	// #-22
  408984:	str	w0, [sp, #168]
  408988:	b	408b24 <ferror@plt+0x5954>
  40898c:	add	x0, sp, #0x40
  408990:	ldr	w2, [sp, #164]
  408994:	ldr	w1, [sp, #172]
  408998:	bl	408460 <ferror@plt+0x5290>
  40899c:	str	w0, [sp, #168]
  4089a0:	ldr	x0, [sp, #24]
  4089a4:	cmp	x0, #0x0
  4089a8:	b.eq	4089b8 <ferror@plt+0x57e8>  // b.none
  4089ac:	ldr	x0, [sp, #24]
  4089b0:	ldr	w1, [sp, #164]
  4089b4:	str	w1, [x0]
  4089b8:	ldr	x0, [sp, #176]
  4089bc:	cmp	x0, #0x0
  4089c0:	b.eq	408b14 <ferror@plt+0x5944>  // b.none
  4089c4:	ldr	w0, [sp, #164]
  4089c8:	cmp	w0, #0x0
  4089cc:	b.eq	408b14 <ferror@plt+0x5944>  // b.none
  4089d0:	mov	x0, #0xa                   	// #10
  4089d4:	str	x0, [sp, #144]
  4089d8:	mov	x0, #0x1                   	// #1
  4089dc:	str	x0, [sp, #136]
  4089e0:	mov	x0, #0x1                   	// #1
  4089e4:	str	x0, [sp, #56]
  4089e8:	add	x0, sp, #0x38
  4089ec:	ldr	w2, [sp, #164]
  4089f0:	ldr	w1, [sp, #172]
  4089f4:	bl	408460 <ferror@plt+0x5290>
  4089f8:	b	408a14 <ferror@plt+0x5844>
  4089fc:	ldr	x1, [sp, #144]
  408a00:	mov	x0, x1
  408a04:	lsl	x0, x0, #2
  408a08:	add	x0, x0, x1
  408a0c:	lsl	x0, x0, #1
  408a10:	str	x0, [sp, #144]
  408a14:	ldr	x1, [sp, #144]
  408a18:	ldr	x0, [sp, #176]
  408a1c:	cmp	x1, x0
  408a20:	b.cc	4089fc <ferror@plt+0x582c>  // b.lo, b.ul, b.last
  408a24:	str	wzr, [sp, #156]
  408a28:	b	408a50 <ferror@plt+0x5880>
  408a2c:	ldr	x1, [sp, #144]
  408a30:	mov	x0, x1
  408a34:	lsl	x0, x0, #2
  408a38:	add	x0, x0, x1
  408a3c:	lsl	x0, x0, #1
  408a40:	str	x0, [sp, #144]
  408a44:	ldr	w0, [sp, #156]
  408a48:	add	w0, w0, #0x1
  408a4c:	str	w0, [sp, #156]
  408a50:	ldr	w1, [sp, #156]
  408a54:	ldr	w0, [sp, #160]
  408a58:	cmp	w1, w0
  408a5c:	b.lt	408a2c <ferror@plt+0x585c>  // b.tstop
  408a60:	ldr	x2, [sp, #176]
  408a64:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  408a68:	movk	x0, #0xcccd
  408a6c:	umulh	x0, x2, x0
  408a70:	lsr	x1, x0, #3
  408a74:	mov	x0, x1
  408a78:	lsl	x0, x0, #2
  408a7c:	add	x0, x0, x1
  408a80:	lsl	x0, x0, #1
  408a84:	sub	x1, x2, x0
  408a88:	mov	w0, w1
  408a8c:	str	w0, [sp, #92]
  408a90:	ldr	x1, [sp, #144]
  408a94:	ldr	x0, [sp, #136]
  408a98:	udiv	x0, x1, x0
  408a9c:	str	x0, [sp, #80]
  408aa0:	ldr	x1, [sp, #176]
  408aa4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  408aa8:	movk	x0, #0xcccd
  408aac:	umulh	x0, x1, x0
  408ab0:	lsr	x0, x0, #3
  408ab4:	str	x0, [sp, #176]
  408ab8:	ldr	x1, [sp, #136]
  408abc:	mov	x0, x1
  408ac0:	lsl	x0, x0, #2
  408ac4:	add	x0, x0, x1
  408ac8:	lsl	x0, x0, #1
  408acc:	str	x0, [sp, #136]
  408ad0:	ldr	w0, [sp, #92]
  408ad4:	cmp	w0, #0x0
  408ad8:	b.eq	408afc <ferror@plt+0x592c>  // b.none
  408adc:	ldr	x1, [sp, #56]
  408ae0:	ldr	w0, [sp, #92]
  408ae4:	ldr	x2, [sp, #80]
  408ae8:	udiv	x0, x2, x0
  408aec:	udiv	x1, x1, x0
  408af0:	ldr	x0, [sp, #64]
  408af4:	add	x0, x1, x0
  408af8:	str	x0, [sp, #64]
  408afc:	ldr	x0, [sp, #176]
  408b00:	cmp	x0, #0x0
  408b04:	b.ne	408a60 <ferror@plt+0x5890>  // b.any
  408b08:	b	408b18 <ferror@plt+0x5948>
  408b0c:	nop
  408b10:	b	408b18 <ferror@plt+0x5948>
  408b14:	nop
  408b18:	ldr	x1, [sp, #64]
  408b1c:	ldr	x0, [sp, #32]
  408b20:	str	x1, [x0]
  408b24:	ldr	w0, [sp, #168]
  408b28:	cmp	w0, #0x0
  408b2c:	b.ge	408b44 <ferror@plt+0x5974>  // b.tcont
  408b30:	bl	403100 <__errno_location@plt>
  408b34:	mov	x1, x0
  408b38:	ldr	w0, [sp, #168]
  408b3c:	neg	w0, w0
  408b40:	str	w0, [x1]
  408b44:	ldr	w0, [sp, #168]
  408b48:	ldp	x29, x30, [sp], #192
  408b4c:	ret
  408b50:	stp	x29, x30, [sp, #-32]!
  408b54:	mov	x29, sp
  408b58:	str	x0, [sp, #24]
  408b5c:	str	x1, [sp, #16]
  408b60:	mov	x2, #0x0                   	// #0
  408b64:	ldr	x1, [sp, #16]
  408b68:	ldr	x0, [sp, #24]
  408b6c:	bl	4084e0 <ferror@plt+0x5310>
  408b70:	ldp	x29, x30, [sp], #32
  408b74:	ret
  408b78:	stp	x29, x30, [sp, #-48]!
  408b7c:	mov	x29, sp
  408b80:	str	x0, [sp, #24]
  408b84:	str	x1, [sp, #16]
  408b88:	ldr	x0, [sp, #24]
  408b8c:	str	x0, [sp, #40]
  408b90:	b	408ba0 <ferror@plt+0x59d0>
  408b94:	ldr	x0, [sp, #40]
  408b98:	add	x0, x0, #0x1
  408b9c:	str	x0, [sp, #40]
  408ba0:	ldr	x0, [sp, #40]
  408ba4:	cmp	x0, #0x0
  408ba8:	b.eq	408bec <ferror@plt+0x5a1c>  // b.none
  408bac:	ldr	x0, [sp, #40]
  408bb0:	ldrsb	w0, [x0]
  408bb4:	cmp	w0, #0x0
  408bb8:	b.eq	408bec <ferror@plt+0x5a1c>  // b.none
  408bbc:	bl	402ee0 <__ctype_b_loc@plt>
  408bc0:	ldr	x1, [x0]
  408bc4:	ldr	x0, [sp, #40]
  408bc8:	ldrsb	w0, [x0]
  408bcc:	and	w0, w0, #0xff
  408bd0:	and	x0, x0, #0xff
  408bd4:	lsl	x0, x0, #1
  408bd8:	add	x0, x1, x0
  408bdc:	ldrh	w0, [x0]
  408be0:	and	w0, w0, #0x800
  408be4:	cmp	w0, #0x0
  408be8:	b.ne	408b94 <ferror@plt+0x59c4>  // b.any
  408bec:	ldr	x0, [sp, #16]
  408bf0:	cmp	x0, #0x0
  408bf4:	b.eq	408c04 <ferror@plt+0x5a34>  // b.none
  408bf8:	ldr	x0, [sp, #16]
  408bfc:	ldr	x1, [sp, #40]
  408c00:	str	x1, [x0]
  408c04:	ldr	x0, [sp, #40]
  408c08:	cmp	x0, #0x0
  408c0c:	b.eq	408c38 <ferror@plt+0x5a68>  // b.none
  408c10:	ldr	x1, [sp, #40]
  408c14:	ldr	x0, [sp, #24]
  408c18:	cmp	x1, x0
  408c1c:	b.ls	408c38 <ferror@plt+0x5a68>  // b.plast
  408c20:	ldr	x0, [sp, #40]
  408c24:	ldrsb	w0, [x0]
  408c28:	cmp	w0, #0x0
  408c2c:	b.ne	408c38 <ferror@plt+0x5a68>  // b.any
  408c30:	mov	w0, #0x1                   	// #1
  408c34:	b	408c3c <ferror@plt+0x5a6c>
  408c38:	mov	w0, #0x0                   	// #0
  408c3c:	ldp	x29, x30, [sp], #48
  408c40:	ret
  408c44:	stp	x29, x30, [sp, #-48]!
  408c48:	mov	x29, sp
  408c4c:	str	x0, [sp, #24]
  408c50:	str	x1, [sp, #16]
  408c54:	ldr	x0, [sp, #24]
  408c58:	str	x0, [sp, #40]
  408c5c:	b	408c6c <ferror@plt+0x5a9c>
  408c60:	ldr	x0, [sp, #40]
  408c64:	add	x0, x0, #0x1
  408c68:	str	x0, [sp, #40]
  408c6c:	ldr	x0, [sp, #40]
  408c70:	cmp	x0, #0x0
  408c74:	b.eq	408cb8 <ferror@plt+0x5ae8>  // b.none
  408c78:	ldr	x0, [sp, #40]
  408c7c:	ldrsb	w0, [x0]
  408c80:	cmp	w0, #0x0
  408c84:	b.eq	408cb8 <ferror@plt+0x5ae8>  // b.none
  408c88:	bl	402ee0 <__ctype_b_loc@plt>
  408c8c:	ldr	x1, [x0]
  408c90:	ldr	x0, [sp, #40]
  408c94:	ldrsb	w0, [x0]
  408c98:	and	w0, w0, #0xff
  408c9c:	and	x0, x0, #0xff
  408ca0:	lsl	x0, x0, #1
  408ca4:	add	x0, x1, x0
  408ca8:	ldrh	w0, [x0]
  408cac:	and	w0, w0, #0x1000
  408cb0:	cmp	w0, #0x0
  408cb4:	b.ne	408c60 <ferror@plt+0x5a90>  // b.any
  408cb8:	ldr	x0, [sp, #16]
  408cbc:	cmp	x0, #0x0
  408cc0:	b.eq	408cd0 <ferror@plt+0x5b00>  // b.none
  408cc4:	ldr	x0, [sp, #16]
  408cc8:	ldr	x1, [sp, #40]
  408ccc:	str	x1, [x0]
  408cd0:	ldr	x0, [sp, #40]
  408cd4:	cmp	x0, #0x0
  408cd8:	b.eq	408d04 <ferror@plt+0x5b34>  // b.none
  408cdc:	ldr	x1, [sp, #40]
  408ce0:	ldr	x0, [sp, #24]
  408ce4:	cmp	x1, x0
  408ce8:	b.ls	408d04 <ferror@plt+0x5b34>  // b.plast
  408cec:	ldr	x0, [sp, #40]
  408cf0:	ldrsb	w0, [x0]
  408cf4:	cmp	w0, #0x0
  408cf8:	b.ne	408d04 <ferror@plt+0x5b34>  // b.any
  408cfc:	mov	w0, #0x1                   	// #1
  408d00:	b	408d08 <ferror@plt+0x5b38>
  408d04:	mov	w0, #0x0                   	// #0
  408d08:	ldp	x29, x30, [sp], #48
  408d0c:	ret
  408d10:	stp	x29, x30, [sp, #-256]!
  408d14:	mov	x29, sp
  408d18:	str	x0, [sp, #24]
  408d1c:	str	x1, [sp, #16]
  408d20:	str	x2, [sp, #208]
  408d24:	str	x3, [sp, #216]
  408d28:	str	x4, [sp, #224]
  408d2c:	str	x5, [sp, #232]
  408d30:	str	x6, [sp, #240]
  408d34:	str	x7, [sp, #248]
  408d38:	str	q0, [sp, #80]
  408d3c:	str	q1, [sp, #96]
  408d40:	str	q2, [sp, #112]
  408d44:	str	q3, [sp, #128]
  408d48:	str	q4, [sp, #144]
  408d4c:	str	q5, [sp, #160]
  408d50:	str	q6, [sp, #176]
  408d54:	str	q7, [sp, #192]
  408d58:	add	x0, sp, #0x100
  408d5c:	str	x0, [sp, #32]
  408d60:	add	x0, sp, #0x100
  408d64:	str	x0, [sp, #40]
  408d68:	add	x0, sp, #0xd0
  408d6c:	str	x0, [sp, #48]
  408d70:	mov	w0, #0xffffffd0            	// #-48
  408d74:	str	w0, [sp, #56]
  408d78:	mov	w0, #0xffffff80            	// #-128
  408d7c:	str	w0, [sp, #60]
  408d80:	ldr	w1, [sp, #56]
  408d84:	ldr	x0, [sp, #32]
  408d88:	cmp	w1, #0x0
  408d8c:	b.lt	408da0 <ferror@plt+0x5bd0>  // b.tstop
  408d90:	add	x1, x0, #0xf
  408d94:	and	x1, x1, #0xfffffffffffffff8
  408d98:	str	x1, [sp, #32]
  408d9c:	b	408dd0 <ferror@plt+0x5c00>
  408da0:	add	w2, w1, #0x8
  408da4:	str	w2, [sp, #56]
  408da8:	ldr	w2, [sp, #56]
  408dac:	cmp	w2, #0x0
  408db0:	b.le	408dc4 <ferror@plt+0x5bf4>
  408db4:	add	x1, x0, #0xf
  408db8:	and	x1, x1, #0xfffffffffffffff8
  408dbc:	str	x1, [sp, #32]
  408dc0:	b	408dd0 <ferror@plt+0x5c00>
  408dc4:	ldr	x2, [sp, #40]
  408dc8:	sxtw	x0, w1
  408dcc:	add	x0, x2, x0
  408dd0:	ldr	x0, [x0]
  408dd4:	str	x0, [sp, #72]
  408dd8:	ldr	x0, [sp, #72]
  408ddc:	cmp	x0, #0x0
  408de0:	b.eq	408e80 <ferror@plt+0x5cb0>  // b.none
  408de4:	ldr	w1, [sp, #56]
  408de8:	ldr	x0, [sp, #32]
  408dec:	cmp	w1, #0x0
  408df0:	b.lt	408e04 <ferror@plt+0x5c34>  // b.tstop
  408df4:	add	x1, x0, #0xf
  408df8:	and	x1, x1, #0xfffffffffffffff8
  408dfc:	str	x1, [sp, #32]
  408e00:	b	408e34 <ferror@plt+0x5c64>
  408e04:	add	w2, w1, #0x8
  408e08:	str	w2, [sp, #56]
  408e0c:	ldr	w2, [sp, #56]
  408e10:	cmp	w2, #0x0
  408e14:	b.le	408e28 <ferror@plt+0x5c58>
  408e18:	add	x1, x0, #0xf
  408e1c:	and	x1, x1, #0xfffffffffffffff8
  408e20:	str	x1, [sp, #32]
  408e24:	b	408e34 <ferror@plt+0x5c64>
  408e28:	ldr	x2, [sp, #40]
  408e2c:	sxtw	x0, w1
  408e30:	add	x0, x2, x0
  408e34:	ldr	x0, [x0]
  408e38:	str	x0, [sp, #64]
  408e3c:	ldr	x0, [sp, #64]
  408e40:	cmp	x0, #0x0
  408e44:	b.eq	408e88 <ferror@plt+0x5cb8>  // b.none
  408e48:	ldr	x1, [sp, #72]
  408e4c:	ldr	x0, [sp, #24]
  408e50:	bl	402eb0 <strcmp@plt>
  408e54:	cmp	w0, #0x0
  408e58:	b.ne	408e64 <ferror@plt+0x5c94>  // b.any
  408e5c:	mov	w0, #0x1                   	// #1
  408e60:	b	408eb0 <ferror@plt+0x5ce0>
  408e64:	ldr	x1, [sp, #64]
  408e68:	ldr	x0, [sp, #24]
  408e6c:	bl	402eb0 <strcmp@plt>
  408e70:	cmp	w0, #0x0
  408e74:	b.ne	408d80 <ferror@plt+0x5bb0>  // b.any
  408e78:	mov	w0, #0x0                   	// #0
  408e7c:	b	408eb0 <ferror@plt+0x5ce0>
  408e80:	nop
  408e84:	b	408e8c <ferror@plt+0x5cbc>
  408e88:	nop
  408e8c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  408e90:	add	x0, x0, #0x438
  408e94:	ldr	w4, [x0]
  408e98:	ldr	x3, [sp, #24]
  408e9c:	ldr	x2, [sp, #16]
  408ea0:	adrp	x0, 40e000 <ferror@plt+0xae30>
  408ea4:	add	x1, x0, #0xe38
  408ea8:	mov	w0, w4
  408eac:	bl	4030b0 <errx@plt>
  408eb0:	ldp	x29, x30, [sp], #256
  408eb4:	ret
  408eb8:	sub	sp, sp, #0x20
  408ebc:	str	x0, [sp, #24]
  408ec0:	str	x1, [sp, #16]
  408ec4:	str	w2, [sp, #12]
  408ec8:	b	408ef8 <ferror@plt+0x5d28>
  408ecc:	ldr	x0, [sp, #24]
  408ed0:	ldrsb	w1, [x0]
  408ed4:	ldr	w0, [sp, #12]
  408ed8:	sxtb	w0, w0
  408edc:	cmp	w1, w0
  408ee0:	b.ne	408eec <ferror@plt+0x5d1c>  // b.any
  408ee4:	ldr	x0, [sp, #24]
  408ee8:	b	408f20 <ferror@plt+0x5d50>
  408eec:	ldr	x0, [sp, #24]
  408ef0:	add	x0, x0, #0x1
  408ef4:	str	x0, [sp, #24]
  408ef8:	ldr	x0, [sp, #16]
  408efc:	sub	x1, x0, #0x1
  408f00:	str	x1, [sp, #16]
  408f04:	cmp	x0, #0x0
  408f08:	b.eq	408f1c <ferror@plt+0x5d4c>  // b.none
  408f0c:	ldr	x0, [sp, #24]
  408f10:	ldrsb	w0, [x0]
  408f14:	cmp	w0, #0x0
  408f18:	b.ne	408ecc <ferror@plt+0x5cfc>  // b.any
  408f1c:	mov	x0, #0x0                   	// #0
  408f20:	add	sp, sp, #0x20
  408f24:	ret
  408f28:	stp	x29, x30, [sp, #-48]!
  408f2c:	mov	x29, sp
  408f30:	str	x0, [sp, #24]
  408f34:	str	x1, [sp, #16]
  408f38:	ldr	x1, [sp, #16]
  408f3c:	ldr	x0, [sp, #24]
  408f40:	bl	40907c <ferror@plt+0x5eac>
  408f44:	str	w0, [sp, #44]
  408f48:	ldr	w0, [sp, #44]
  408f4c:	cmn	w0, #0x8, lsl #12
  408f50:	b.lt	408f64 <ferror@plt+0x5d94>  // b.tstop
  408f54:	ldr	w1, [sp, #44]
  408f58:	mov	w0, #0x7fff                	// #32767
  408f5c:	cmp	w1, w0
  408f60:	b.le	408f98 <ferror@plt+0x5dc8>
  408f64:	bl	403100 <__errno_location@plt>
  408f68:	mov	x1, x0
  408f6c:	mov	w0, #0x22                  	// #34
  408f70:	str	w0, [x1]
  408f74:	adrp	x0, 421000 <ferror@plt+0x1de30>
  408f78:	add	x0, x0, #0x438
  408f7c:	ldr	w4, [x0]
  408f80:	ldr	x3, [sp, #24]
  408f84:	ldr	x2, [sp, #16]
  408f88:	adrp	x0, 40e000 <ferror@plt+0xae30>
  408f8c:	add	x1, x0, #0xe38
  408f90:	mov	w0, w4
  408f94:	bl	4031a0 <err@plt>
  408f98:	ldr	w0, [sp, #44]
  408f9c:	sxth	w0, w0
  408fa0:	ldp	x29, x30, [sp], #48
  408fa4:	ret
  408fa8:	stp	x29, x30, [sp, #-64]!
  408fac:	mov	x29, sp
  408fb0:	str	x0, [sp, #40]
  408fb4:	str	x1, [sp, #32]
  408fb8:	str	w2, [sp, #28]
  408fbc:	ldr	w2, [sp, #28]
  408fc0:	ldr	x1, [sp, #32]
  408fc4:	ldr	x0, [sp, #40]
  408fc8:	bl	4090fc <ferror@plt+0x5f2c>
  408fcc:	str	w0, [sp, #60]
  408fd0:	ldr	w1, [sp, #60]
  408fd4:	mov	w0, #0xffff                	// #65535
  408fd8:	cmp	w1, w0
  408fdc:	b.ls	409014 <ferror@plt+0x5e44>  // b.plast
  408fe0:	bl	403100 <__errno_location@plt>
  408fe4:	mov	x1, x0
  408fe8:	mov	w0, #0x22                  	// #34
  408fec:	str	w0, [x1]
  408ff0:	adrp	x0, 421000 <ferror@plt+0x1de30>
  408ff4:	add	x0, x0, #0x438
  408ff8:	ldr	w4, [x0]
  408ffc:	ldr	x3, [sp, #40]
  409000:	ldr	x2, [sp, #32]
  409004:	adrp	x0, 40e000 <ferror@plt+0xae30>
  409008:	add	x1, x0, #0xe38
  40900c:	mov	w0, w4
  409010:	bl	4031a0 <err@plt>
  409014:	ldr	w0, [sp, #60]
  409018:	and	w0, w0, #0xffff
  40901c:	ldp	x29, x30, [sp], #64
  409020:	ret
  409024:	stp	x29, x30, [sp, #-32]!
  409028:	mov	x29, sp
  40902c:	str	x0, [sp, #24]
  409030:	str	x1, [sp, #16]
  409034:	mov	w2, #0xa                   	// #10
  409038:	ldr	x1, [sp, #16]
  40903c:	ldr	x0, [sp, #24]
  409040:	bl	408fa8 <ferror@plt+0x5dd8>
  409044:	and	w0, w0, #0xffff
  409048:	ldp	x29, x30, [sp], #32
  40904c:	ret
  409050:	stp	x29, x30, [sp, #-32]!
  409054:	mov	x29, sp
  409058:	str	x0, [sp, #24]
  40905c:	str	x1, [sp, #16]
  409060:	mov	w2, #0x10                  	// #16
  409064:	ldr	x1, [sp, #16]
  409068:	ldr	x0, [sp, #24]
  40906c:	bl	408fa8 <ferror@plt+0x5dd8>
  409070:	and	w0, w0, #0xffff
  409074:	ldp	x29, x30, [sp], #32
  409078:	ret
  40907c:	stp	x29, x30, [sp, #-48]!
  409080:	mov	x29, sp
  409084:	str	x0, [sp, #24]
  409088:	str	x1, [sp, #16]
  40908c:	ldr	x1, [sp, #16]
  409090:	ldr	x0, [sp, #24]
  409094:	bl	4091c4 <ferror@plt+0x5ff4>
  409098:	str	x0, [sp, #40]
  40909c:	ldr	x1, [sp, #40]
  4090a0:	mov	x0, #0xffffffff80000000    	// #-2147483648
  4090a4:	cmp	x1, x0
  4090a8:	b.lt	4090bc <ferror@plt+0x5eec>  // b.tstop
  4090ac:	ldr	x1, [sp, #40]
  4090b0:	mov	x0, #0x7fffffff            	// #2147483647
  4090b4:	cmp	x1, x0
  4090b8:	b.le	4090f0 <ferror@plt+0x5f20>
  4090bc:	bl	403100 <__errno_location@plt>
  4090c0:	mov	x1, x0
  4090c4:	mov	w0, #0x22                  	// #34
  4090c8:	str	w0, [x1]
  4090cc:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4090d0:	add	x0, x0, #0x438
  4090d4:	ldr	w4, [x0]
  4090d8:	ldr	x3, [sp, #24]
  4090dc:	ldr	x2, [sp, #16]
  4090e0:	adrp	x0, 40e000 <ferror@plt+0xae30>
  4090e4:	add	x1, x0, #0xe38
  4090e8:	mov	w0, w4
  4090ec:	bl	4031a0 <err@plt>
  4090f0:	ldr	x0, [sp, #40]
  4090f4:	ldp	x29, x30, [sp], #48
  4090f8:	ret
  4090fc:	stp	x29, x30, [sp, #-64]!
  409100:	mov	x29, sp
  409104:	str	x0, [sp, #40]
  409108:	str	x1, [sp, #32]
  40910c:	str	w2, [sp, #28]
  409110:	ldr	w2, [sp, #28]
  409114:	ldr	x1, [sp, #32]
  409118:	ldr	x0, [sp, #40]
  40911c:	bl	4092c4 <ferror@plt+0x60f4>
  409120:	str	x0, [sp, #56]
  409124:	ldr	x1, [sp, #56]
  409128:	mov	x0, #0xffffffff            	// #4294967295
  40912c:	cmp	x1, x0
  409130:	b.ls	409168 <ferror@plt+0x5f98>  // b.plast
  409134:	bl	403100 <__errno_location@plt>
  409138:	mov	x1, x0
  40913c:	mov	w0, #0x22                  	// #34
  409140:	str	w0, [x1]
  409144:	adrp	x0, 421000 <ferror@plt+0x1de30>
  409148:	add	x0, x0, #0x438
  40914c:	ldr	w4, [x0]
  409150:	ldr	x3, [sp, #40]
  409154:	ldr	x2, [sp, #32]
  409158:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40915c:	add	x1, x0, #0xe38
  409160:	mov	w0, w4
  409164:	bl	4031a0 <err@plt>
  409168:	ldr	x0, [sp, #56]
  40916c:	ldp	x29, x30, [sp], #64
  409170:	ret
  409174:	stp	x29, x30, [sp, #-32]!
  409178:	mov	x29, sp
  40917c:	str	x0, [sp, #24]
  409180:	str	x1, [sp, #16]
  409184:	mov	w2, #0xa                   	// #10
  409188:	ldr	x1, [sp, #16]
  40918c:	ldr	x0, [sp, #24]
  409190:	bl	4090fc <ferror@plt+0x5f2c>
  409194:	ldp	x29, x30, [sp], #32
  409198:	ret
  40919c:	stp	x29, x30, [sp, #-32]!
  4091a0:	mov	x29, sp
  4091a4:	str	x0, [sp, #24]
  4091a8:	str	x1, [sp, #16]
  4091ac:	mov	w2, #0x10                  	// #16
  4091b0:	ldr	x1, [sp, #16]
  4091b4:	ldr	x0, [sp, #24]
  4091b8:	bl	4090fc <ferror@plt+0x5f2c>
  4091bc:	ldp	x29, x30, [sp], #32
  4091c0:	ret
  4091c4:	stp	x29, x30, [sp, #-48]!
  4091c8:	mov	x29, sp
  4091cc:	str	x0, [sp, #24]
  4091d0:	str	x1, [sp, #16]
  4091d4:	str	xzr, [sp, #32]
  4091d8:	bl	403100 <__errno_location@plt>
  4091dc:	str	wzr, [x0]
  4091e0:	ldr	x0, [sp, #24]
  4091e4:	cmp	x0, #0x0
  4091e8:	b.eq	409258 <ferror@plt+0x6088>  // b.none
  4091ec:	ldr	x0, [sp, #24]
  4091f0:	ldrsb	w0, [x0]
  4091f4:	cmp	w0, #0x0
  4091f8:	b.eq	409258 <ferror@plt+0x6088>  // b.none
  4091fc:	add	x0, sp, #0x20
  409200:	mov	w2, #0xa                   	// #10
  409204:	mov	x1, x0
  409208:	ldr	x0, [sp, #24]
  40920c:	bl	402a90 <strtoimax@plt>
  409210:	str	x0, [sp, #40]
  409214:	bl	403100 <__errno_location@plt>
  409218:	ldr	w0, [x0]
  40921c:	cmp	w0, #0x0
  409220:	b.ne	409260 <ferror@plt+0x6090>  // b.any
  409224:	ldr	x0, [sp, #32]
  409228:	ldr	x1, [sp, #24]
  40922c:	cmp	x1, x0
  409230:	b.eq	409260 <ferror@plt+0x6090>  // b.none
  409234:	ldr	x0, [sp, #32]
  409238:	cmp	x0, #0x0
  40923c:	b.eq	409250 <ferror@plt+0x6080>  // b.none
  409240:	ldr	x0, [sp, #32]
  409244:	ldrsb	w0, [x0]
  409248:	cmp	w0, #0x0
  40924c:	b.ne	409260 <ferror@plt+0x6090>  // b.any
  409250:	ldr	x0, [sp, #40]
  409254:	b	4092bc <ferror@plt+0x60ec>
  409258:	nop
  40925c:	b	409264 <ferror@plt+0x6094>
  409260:	nop
  409264:	bl	403100 <__errno_location@plt>
  409268:	ldr	w0, [x0]
  40926c:	cmp	w0, #0x22
  409270:	b.ne	409298 <ferror@plt+0x60c8>  // b.any
  409274:	adrp	x0, 421000 <ferror@plt+0x1de30>
  409278:	add	x0, x0, #0x438
  40927c:	ldr	w4, [x0]
  409280:	ldr	x3, [sp, #24]
  409284:	ldr	x2, [sp, #16]
  409288:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40928c:	add	x1, x0, #0xe38
  409290:	mov	w0, w4
  409294:	bl	4031a0 <err@plt>
  409298:	adrp	x0, 421000 <ferror@plt+0x1de30>
  40929c:	add	x0, x0, #0x438
  4092a0:	ldr	w4, [x0]
  4092a4:	ldr	x3, [sp, #24]
  4092a8:	ldr	x2, [sp, #16]
  4092ac:	adrp	x0, 40e000 <ferror@plt+0xae30>
  4092b0:	add	x1, x0, #0xe38
  4092b4:	mov	w0, w4
  4092b8:	bl	4030b0 <errx@plt>
  4092bc:	ldp	x29, x30, [sp], #48
  4092c0:	ret
  4092c4:	stp	x29, x30, [sp, #-64]!
  4092c8:	mov	x29, sp
  4092cc:	str	x0, [sp, #40]
  4092d0:	str	x1, [sp, #32]
  4092d4:	str	w2, [sp, #28]
  4092d8:	str	xzr, [sp, #48]
  4092dc:	bl	403100 <__errno_location@plt>
  4092e0:	str	wzr, [x0]
  4092e4:	ldr	x0, [sp, #40]
  4092e8:	cmp	x0, #0x0
  4092ec:	b.eq	40935c <ferror@plt+0x618c>  // b.none
  4092f0:	ldr	x0, [sp, #40]
  4092f4:	ldrsb	w0, [x0]
  4092f8:	cmp	w0, #0x0
  4092fc:	b.eq	40935c <ferror@plt+0x618c>  // b.none
  409300:	add	x0, sp, #0x30
  409304:	ldr	w2, [sp, #28]
  409308:	mov	x1, x0
  40930c:	ldr	x0, [sp, #40]
  409310:	bl	402e40 <strtoumax@plt>
  409314:	str	x0, [sp, #56]
  409318:	bl	403100 <__errno_location@plt>
  40931c:	ldr	w0, [x0]
  409320:	cmp	w0, #0x0
  409324:	b.ne	409364 <ferror@plt+0x6194>  // b.any
  409328:	ldr	x0, [sp, #48]
  40932c:	ldr	x1, [sp, #40]
  409330:	cmp	x1, x0
  409334:	b.eq	409364 <ferror@plt+0x6194>  // b.none
  409338:	ldr	x0, [sp, #48]
  40933c:	cmp	x0, #0x0
  409340:	b.eq	409354 <ferror@plt+0x6184>  // b.none
  409344:	ldr	x0, [sp, #48]
  409348:	ldrsb	w0, [x0]
  40934c:	cmp	w0, #0x0
  409350:	b.ne	409364 <ferror@plt+0x6194>  // b.any
  409354:	ldr	x0, [sp, #56]
  409358:	b	4093c0 <ferror@plt+0x61f0>
  40935c:	nop
  409360:	b	409368 <ferror@plt+0x6198>
  409364:	nop
  409368:	bl	403100 <__errno_location@plt>
  40936c:	ldr	w0, [x0]
  409370:	cmp	w0, #0x22
  409374:	b.ne	40939c <ferror@plt+0x61cc>  // b.any
  409378:	adrp	x0, 421000 <ferror@plt+0x1de30>
  40937c:	add	x0, x0, #0x438
  409380:	ldr	w4, [x0]
  409384:	ldr	x3, [sp, #40]
  409388:	ldr	x2, [sp, #32]
  40938c:	adrp	x0, 40e000 <ferror@plt+0xae30>
  409390:	add	x1, x0, #0xe38
  409394:	mov	w0, w4
  409398:	bl	4031a0 <err@plt>
  40939c:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4093a0:	add	x0, x0, #0x438
  4093a4:	ldr	w4, [x0]
  4093a8:	ldr	x3, [sp, #40]
  4093ac:	ldr	x2, [sp, #32]
  4093b0:	adrp	x0, 40e000 <ferror@plt+0xae30>
  4093b4:	add	x1, x0, #0xe38
  4093b8:	mov	w0, w4
  4093bc:	bl	4030b0 <errx@plt>
  4093c0:	ldp	x29, x30, [sp], #64
  4093c4:	ret
  4093c8:	stp	x29, x30, [sp, #-32]!
  4093cc:	mov	x29, sp
  4093d0:	str	x0, [sp, #24]
  4093d4:	str	x1, [sp, #16]
  4093d8:	mov	w2, #0xa                   	// #10
  4093dc:	ldr	x1, [sp, #16]
  4093e0:	ldr	x0, [sp, #24]
  4093e4:	bl	4092c4 <ferror@plt+0x60f4>
  4093e8:	ldp	x29, x30, [sp], #32
  4093ec:	ret
  4093f0:	stp	x29, x30, [sp, #-32]!
  4093f4:	mov	x29, sp
  4093f8:	str	x0, [sp, #24]
  4093fc:	str	x1, [sp, #16]
  409400:	mov	w2, #0x10                  	// #16
  409404:	ldr	x1, [sp, #16]
  409408:	ldr	x0, [sp, #24]
  40940c:	bl	4092c4 <ferror@plt+0x60f4>
  409410:	ldp	x29, x30, [sp], #32
  409414:	ret
  409418:	stp	x29, x30, [sp, #-48]!
  40941c:	mov	x29, sp
  409420:	str	x0, [sp, #24]
  409424:	str	x1, [sp, #16]
  409428:	str	xzr, [sp, #32]
  40942c:	bl	403100 <__errno_location@plt>
  409430:	str	wzr, [x0]
  409434:	ldr	x0, [sp, #24]
  409438:	cmp	x0, #0x0
  40943c:	b.eq	4094a8 <ferror@plt+0x62d8>  // b.none
  409440:	ldr	x0, [sp, #24]
  409444:	ldrsb	w0, [x0]
  409448:	cmp	w0, #0x0
  40944c:	b.eq	4094a8 <ferror@plt+0x62d8>  // b.none
  409450:	add	x0, sp, #0x20
  409454:	mov	x1, x0
  409458:	ldr	x0, [sp, #24]
  40945c:	bl	402ac0 <strtod@plt>
  409460:	str	d0, [sp, #40]
  409464:	bl	403100 <__errno_location@plt>
  409468:	ldr	w0, [x0]
  40946c:	cmp	w0, #0x0
  409470:	b.ne	4094b0 <ferror@plt+0x62e0>  // b.any
  409474:	ldr	x0, [sp, #32]
  409478:	ldr	x1, [sp, #24]
  40947c:	cmp	x1, x0
  409480:	b.eq	4094b0 <ferror@plt+0x62e0>  // b.none
  409484:	ldr	x0, [sp, #32]
  409488:	cmp	x0, #0x0
  40948c:	b.eq	4094a0 <ferror@plt+0x62d0>  // b.none
  409490:	ldr	x0, [sp, #32]
  409494:	ldrsb	w0, [x0]
  409498:	cmp	w0, #0x0
  40949c:	b.ne	4094b0 <ferror@plt+0x62e0>  // b.any
  4094a0:	ldr	d0, [sp, #40]
  4094a4:	b	40950c <ferror@plt+0x633c>
  4094a8:	nop
  4094ac:	b	4094b4 <ferror@plt+0x62e4>
  4094b0:	nop
  4094b4:	bl	403100 <__errno_location@plt>
  4094b8:	ldr	w0, [x0]
  4094bc:	cmp	w0, #0x22
  4094c0:	b.ne	4094e8 <ferror@plt+0x6318>  // b.any
  4094c4:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4094c8:	add	x0, x0, #0x438
  4094cc:	ldr	w4, [x0]
  4094d0:	ldr	x3, [sp, #24]
  4094d4:	ldr	x2, [sp, #16]
  4094d8:	adrp	x0, 40e000 <ferror@plt+0xae30>
  4094dc:	add	x1, x0, #0xe38
  4094e0:	mov	w0, w4
  4094e4:	bl	4031a0 <err@plt>
  4094e8:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4094ec:	add	x0, x0, #0x438
  4094f0:	ldr	w4, [x0]
  4094f4:	ldr	x3, [sp, #24]
  4094f8:	ldr	x2, [sp, #16]
  4094fc:	adrp	x0, 40e000 <ferror@plt+0xae30>
  409500:	add	x1, x0, #0xe38
  409504:	mov	w0, w4
  409508:	bl	4030b0 <errx@plt>
  40950c:	ldp	x29, x30, [sp], #48
  409510:	ret
  409514:	stp	x29, x30, [sp, #-48]!
  409518:	mov	x29, sp
  40951c:	str	x0, [sp, #24]
  409520:	str	x1, [sp, #16]
  409524:	str	xzr, [sp, #32]
  409528:	bl	403100 <__errno_location@plt>
  40952c:	str	wzr, [x0]
  409530:	ldr	x0, [sp, #24]
  409534:	cmp	x0, #0x0
  409538:	b.eq	4095a8 <ferror@plt+0x63d8>  // b.none
  40953c:	ldr	x0, [sp, #24]
  409540:	ldrsb	w0, [x0]
  409544:	cmp	w0, #0x0
  409548:	b.eq	4095a8 <ferror@plt+0x63d8>  // b.none
  40954c:	add	x0, sp, #0x20
  409550:	mov	w2, #0xa                   	// #10
  409554:	mov	x1, x0
  409558:	ldr	x0, [sp, #24]
  40955c:	bl	402f00 <strtol@plt>
  409560:	str	x0, [sp, #40]
  409564:	bl	403100 <__errno_location@plt>
  409568:	ldr	w0, [x0]
  40956c:	cmp	w0, #0x0
  409570:	b.ne	4095b0 <ferror@plt+0x63e0>  // b.any
  409574:	ldr	x0, [sp, #32]
  409578:	ldr	x1, [sp, #24]
  40957c:	cmp	x1, x0
  409580:	b.eq	4095b0 <ferror@plt+0x63e0>  // b.none
  409584:	ldr	x0, [sp, #32]
  409588:	cmp	x0, #0x0
  40958c:	b.eq	4095a0 <ferror@plt+0x63d0>  // b.none
  409590:	ldr	x0, [sp, #32]
  409594:	ldrsb	w0, [x0]
  409598:	cmp	w0, #0x0
  40959c:	b.ne	4095b0 <ferror@plt+0x63e0>  // b.any
  4095a0:	ldr	x0, [sp, #40]
  4095a4:	b	40960c <ferror@plt+0x643c>
  4095a8:	nop
  4095ac:	b	4095b4 <ferror@plt+0x63e4>
  4095b0:	nop
  4095b4:	bl	403100 <__errno_location@plt>
  4095b8:	ldr	w0, [x0]
  4095bc:	cmp	w0, #0x22
  4095c0:	b.ne	4095e8 <ferror@plt+0x6418>  // b.any
  4095c4:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4095c8:	add	x0, x0, #0x438
  4095cc:	ldr	w4, [x0]
  4095d0:	ldr	x3, [sp, #24]
  4095d4:	ldr	x2, [sp, #16]
  4095d8:	adrp	x0, 40e000 <ferror@plt+0xae30>
  4095dc:	add	x1, x0, #0xe38
  4095e0:	mov	w0, w4
  4095e4:	bl	4031a0 <err@plt>
  4095e8:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4095ec:	add	x0, x0, #0x438
  4095f0:	ldr	w4, [x0]
  4095f4:	ldr	x3, [sp, #24]
  4095f8:	ldr	x2, [sp, #16]
  4095fc:	adrp	x0, 40e000 <ferror@plt+0xae30>
  409600:	add	x1, x0, #0xe38
  409604:	mov	w0, w4
  409608:	bl	4030b0 <errx@plt>
  40960c:	ldp	x29, x30, [sp], #48
  409610:	ret
  409614:	stp	x29, x30, [sp, #-48]!
  409618:	mov	x29, sp
  40961c:	str	x0, [sp, #24]
  409620:	str	x1, [sp, #16]
  409624:	str	xzr, [sp, #32]
  409628:	bl	403100 <__errno_location@plt>
  40962c:	str	wzr, [x0]
  409630:	ldr	x0, [sp, #24]
  409634:	cmp	x0, #0x0
  409638:	b.eq	4096a8 <ferror@plt+0x64d8>  // b.none
  40963c:	ldr	x0, [sp, #24]
  409640:	ldrsb	w0, [x0]
  409644:	cmp	w0, #0x0
  409648:	b.eq	4096a8 <ferror@plt+0x64d8>  // b.none
  40964c:	add	x0, sp, #0x20
  409650:	mov	w2, #0xa                   	// #10
  409654:	mov	x1, x0
  409658:	ldr	x0, [sp, #24]
  40965c:	bl	4029f0 <strtoul@plt>
  409660:	str	x0, [sp, #40]
  409664:	bl	403100 <__errno_location@plt>
  409668:	ldr	w0, [x0]
  40966c:	cmp	w0, #0x0
  409670:	b.ne	4096b0 <ferror@plt+0x64e0>  // b.any
  409674:	ldr	x0, [sp, #32]
  409678:	ldr	x1, [sp, #24]
  40967c:	cmp	x1, x0
  409680:	b.eq	4096b0 <ferror@plt+0x64e0>  // b.none
  409684:	ldr	x0, [sp, #32]
  409688:	cmp	x0, #0x0
  40968c:	b.eq	4096a0 <ferror@plt+0x64d0>  // b.none
  409690:	ldr	x0, [sp, #32]
  409694:	ldrsb	w0, [x0]
  409698:	cmp	w0, #0x0
  40969c:	b.ne	4096b0 <ferror@plt+0x64e0>  // b.any
  4096a0:	ldr	x0, [sp, #40]
  4096a4:	b	40970c <ferror@plt+0x653c>
  4096a8:	nop
  4096ac:	b	4096b4 <ferror@plt+0x64e4>
  4096b0:	nop
  4096b4:	bl	403100 <__errno_location@plt>
  4096b8:	ldr	w0, [x0]
  4096bc:	cmp	w0, #0x22
  4096c0:	b.ne	4096e8 <ferror@plt+0x6518>  // b.any
  4096c4:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4096c8:	add	x0, x0, #0x438
  4096cc:	ldr	w4, [x0]
  4096d0:	ldr	x3, [sp, #24]
  4096d4:	ldr	x2, [sp, #16]
  4096d8:	adrp	x0, 40e000 <ferror@plt+0xae30>
  4096dc:	add	x1, x0, #0xe38
  4096e0:	mov	w0, w4
  4096e4:	bl	4031a0 <err@plt>
  4096e8:	adrp	x0, 421000 <ferror@plt+0x1de30>
  4096ec:	add	x0, x0, #0x438
  4096f0:	ldr	w4, [x0]
  4096f4:	ldr	x3, [sp, #24]
  4096f8:	ldr	x2, [sp, #16]
  4096fc:	adrp	x0, 40e000 <ferror@plt+0xae30>
  409700:	add	x1, x0, #0xe38
  409704:	mov	w0, w4
  409708:	bl	4030b0 <errx@plt>
  40970c:	ldp	x29, x30, [sp], #48
  409710:	ret
  409714:	stp	x29, x30, [sp, #-48]!
  409718:	mov	x29, sp
  40971c:	str	x0, [sp, #24]
  409720:	str	x1, [sp, #16]
  409724:	add	x0, sp, #0x28
  409728:	mov	x1, x0
  40972c:	ldr	x0, [sp, #24]
  409730:	bl	408b50 <ferror@plt+0x5980>
  409734:	cmp	w0, #0x0
  409738:	b.ne	409744 <ferror@plt+0x6574>  // b.any
  40973c:	ldr	x0, [sp, #40]
  409740:	b	40979c <ferror@plt+0x65cc>
  409744:	bl	403100 <__errno_location@plt>
  409748:	ldr	w0, [x0]
  40974c:	cmp	w0, #0x0
  409750:	b.eq	409778 <ferror@plt+0x65a8>  // b.none
  409754:	adrp	x0, 421000 <ferror@plt+0x1de30>
  409758:	add	x0, x0, #0x438
  40975c:	ldr	w4, [x0]
  409760:	ldr	x3, [sp, #24]
  409764:	ldr	x2, [sp, #16]
  409768:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40976c:	add	x1, x0, #0xe38
  409770:	mov	w0, w4
  409774:	bl	4031a0 <err@plt>
  409778:	adrp	x0, 421000 <ferror@plt+0x1de30>
  40977c:	add	x0, x0, #0x438
  409780:	ldr	w4, [x0]
  409784:	ldr	x3, [sp, #24]
  409788:	ldr	x2, [sp, #16]
  40978c:	adrp	x0, 40e000 <ferror@plt+0xae30>
  409790:	add	x1, x0, #0xe38
  409794:	mov	w0, w4
  409798:	bl	4030b0 <errx@plt>
  40979c:	ldp	x29, x30, [sp], #48
  4097a0:	ret
  4097a4:	stp	x29, x30, [sp, #-64]!
  4097a8:	mov	x29, sp
  4097ac:	str	x0, [sp, #40]
  4097b0:	str	x1, [sp, #32]
  4097b4:	str	x2, [sp, #24]
  4097b8:	ldr	x1, [sp, #24]
  4097bc:	ldr	x0, [sp, #40]
  4097c0:	bl	409418 <ferror@plt+0x6248>
  4097c4:	str	d0, [sp, #56]
  4097c8:	ldr	d0, [sp, #56]
  4097cc:	fcvtzs	d0, d0
  4097d0:	ldr	x0, [sp, #32]
  4097d4:	str	d0, [x0]
  4097d8:	ldr	x0, [sp, #32]
  4097dc:	ldr	d0, [x0]
  4097e0:	scvtf	d0, d0
  4097e4:	ldr	d1, [sp, #56]
  4097e8:	fsub	d0, d1, d0
  4097ec:	mov	x0, #0x848000000000        	// #145685290680320
  4097f0:	movk	x0, #0x412e, lsl #48
  4097f4:	fmov	d1, x0
  4097f8:	fmul	d0, d0, d1
  4097fc:	fcvtzs	d0, d0
  409800:	ldr	x0, [sp, #32]
  409804:	str	d0, [x0, #8]
  409808:	nop
  40980c:	ldp	x29, x30, [sp], #64
  409810:	ret
  409814:	sub	sp, sp, #0x20
  409818:	str	w0, [sp, #12]
  40981c:	str	x1, [sp]
  409820:	strh	wzr, [sp, #30]
  409824:	ldr	w0, [sp, #12]
  409828:	and	w0, w0, #0xf000
  40982c:	cmp	w0, #0x4, lsl #12
  409830:	b.ne	409858 <ferror@plt+0x6688>  // b.any
  409834:	ldrh	w0, [sp, #30]
  409838:	add	w1, w0, #0x1
  40983c:	strh	w1, [sp, #30]
  409840:	and	x0, x0, #0xffff
  409844:	ldr	x1, [sp]
  409848:	add	x0, x1, x0
  40984c:	mov	w1, #0x64                  	// #100
  409850:	strb	w1, [x0]
  409854:	b	40998c <ferror@plt+0x67bc>
  409858:	ldr	w0, [sp, #12]
  40985c:	and	w0, w0, #0xf000
  409860:	cmp	w0, #0xa, lsl #12
  409864:	b.ne	40988c <ferror@plt+0x66bc>  // b.any
  409868:	ldrh	w0, [sp, #30]
  40986c:	add	w1, w0, #0x1
  409870:	strh	w1, [sp, #30]
  409874:	and	x0, x0, #0xffff
  409878:	ldr	x1, [sp]
  40987c:	add	x0, x1, x0
  409880:	mov	w1, #0x6c                  	// #108
  409884:	strb	w1, [x0]
  409888:	b	40998c <ferror@plt+0x67bc>
  40988c:	ldr	w0, [sp, #12]
  409890:	and	w0, w0, #0xf000
  409894:	cmp	w0, #0x2, lsl #12
  409898:	b.ne	4098c0 <ferror@plt+0x66f0>  // b.any
  40989c:	ldrh	w0, [sp, #30]
  4098a0:	add	w1, w0, #0x1
  4098a4:	strh	w1, [sp, #30]
  4098a8:	and	x0, x0, #0xffff
  4098ac:	ldr	x1, [sp]
  4098b0:	add	x0, x1, x0
  4098b4:	mov	w1, #0x63                  	// #99
  4098b8:	strb	w1, [x0]
  4098bc:	b	40998c <ferror@plt+0x67bc>
  4098c0:	ldr	w0, [sp, #12]
  4098c4:	and	w0, w0, #0xf000
  4098c8:	cmp	w0, #0x6, lsl #12
  4098cc:	b.ne	4098f4 <ferror@plt+0x6724>  // b.any
  4098d0:	ldrh	w0, [sp, #30]
  4098d4:	add	w1, w0, #0x1
  4098d8:	strh	w1, [sp, #30]
  4098dc:	and	x0, x0, #0xffff
  4098e0:	ldr	x1, [sp]
  4098e4:	add	x0, x1, x0
  4098e8:	mov	w1, #0x62                  	// #98
  4098ec:	strb	w1, [x0]
  4098f0:	b	40998c <ferror@plt+0x67bc>
  4098f4:	ldr	w0, [sp, #12]
  4098f8:	and	w0, w0, #0xf000
  4098fc:	cmp	w0, #0xc, lsl #12
  409900:	b.ne	409928 <ferror@plt+0x6758>  // b.any
  409904:	ldrh	w0, [sp, #30]
  409908:	add	w1, w0, #0x1
  40990c:	strh	w1, [sp, #30]
  409910:	and	x0, x0, #0xffff
  409914:	ldr	x1, [sp]
  409918:	add	x0, x1, x0
  40991c:	mov	w1, #0x73                  	// #115
  409920:	strb	w1, [x0]
  409924:	b	40998c <ferror@plt+0x67bc>
  409928:	ldr	w0, [sp, #12]
  40992c:	and	w0, w0, #0xf000
  409930:	cmp	w0, #0x1, lsl #12
  409934:	b.ne	40995c <ferror@plt+0x678c>  // b.any
  409938:	ldrh	w0, [sp, #30]
  40993c:	add	w1, w0, #0x1
  409940:	strh	w1, [sp, #30]
  409944:	and	x0, x0, #0xffff
  409948:	ldr	x1, [sp]
  40994c:	add	x0, x1, x0
  409950:	mov	w1, #0x70                  	// #112
  409954:	strb	w1, [x0]
  409958:	b	40998c <ferror@plt+0x67bc>
  40995c:	ldr	w0, [sp, #12]
  409960:	and	w0, w0, #0xf000
  409964:	cmp	w0, #0x8, lsl #12
  409968:	b.ne	40998c <ferror@plt+0x67bc>  // b.any
  40996c:	ldrh	w0, [sp, #30]
  409970:	add	w1, w0, #0x1
  409974:	strh	w1, [sp, #30]
  409978:	and	x0, x0, #0xffff
  40997c:	ldr	x1, [sp]
  409980:	add	x0, x1, x0
  409984:	mov	w1, #0x2d                  	// #45
  409988:	strb	w1, [x0]
  40998c:	ldr	w0, [sp, #12]
  409990:	and	w0, w0, #0x100
  409994:	cmp	w0, #0x0
  409998:	b.eq	4099a4 <ferror@plt+0x67d4>  // b.none
  40999c:	mov	w0, #0x72                  	// #114
  4099a0:	b	4099a8 <ferror@plt+0x67d8>
  4099a4:	mov	w0, #0x2d                  	// #45
  4099a8:	ldrh	w1, [sp, #30]
  4099ac:	add	w2, w1, #0x1
  4099b0:	strh	w2, [sp, #30]
  4099b4:	and	x1, x1, #0xffff
  4099b8:	ldr	x2, [sp]
  4099bc:	add	x1, x2, x1
  4099c0:	strb	w0, [x1]
  4099c4:	ldr	w0, [sp, #12]
  4099c8:	and	w0, w0, #0x80
  4099cc:	cmp	w0, #0x0
  4099d0:	b.eq	4099dc <ferror@plt+0x680c>  // b.none
  4099d4:	mov	w0, #0x77                  	// #119
  4099d8:	b	4099e0 <ferror@plt+0x6810>
  4099dc:	mov	w0, #0x2d                  	// #45
  4099e0:	ldrh	w1, [sp, #30]
  4099e4:	add	w2, w1, #0x1
  4099e8:	strh	w2, [sp, #30]
  4099ec:	and	x1, x1, #0xffff
  4099f0:	ldr	x2, [sp]
  4099f4:	add	x1, x2, x1
  4099f8:	strb	w0, [x1]
  4099fc:	ldr	w0, [sp, #12]
  409a00:	and	w0, w0, #0x800
  409a04:	cmp	w0, #0x0
  409a08:	b.eq	409a2c <ferror@plt+0x685c>  // b.none
  409a0c:	ldr	w0, [sp, #12]
  409a10:	and	w0, w0, #0x40
  409a14:	cmp	w0, #0x0
  409a18:	b.eq	409a24 <ferror@plt+0x6854>  // b.none
  409a1c:	mov	w0, #0x73                  	// #115
  409a20:	b	409a48 <ferror@plt+0x6878>
  409a24:	mov	w0, #0x53                  	// #83
  409a28:	b	409a48 <ferror@plt+0x6878>
  409a2c:	ldr	w0, [sp, #12]
  409a30:	and	w0, w0, #0x40
  409a34:	cmp	w0, #0x0
  409a38:	b.eq	409a44 <ferror@plt+0x6874>  // b.none
  409a3c:	mov	w0, #0x78                  	// #120
  409a40:	b	409a48 <ferror@plt+0x6878>
  409a44:	mov	w0, #0x2d                  	// #45
  409a48:	ldrh	w1, [sp, #30]
  409a4c:	add	w2, w1, #0x1
  409a50:	strh	w2, [sp, #30]
  409a54:	and	x1, x1, #0xffff
  409a58:	ldr	x2, [sp]
  409a5c:	add	x1, x2, x1
  409a60:	strb	w0, [x1]
  409a64:	ldr	w0, [sp, #12]
  409a68:	and	w0, w0, #0x20
  409a6c:	cmp	w0, #0x0
  409a70:	b.eq	409a7c <ferror@plt+0x68ac>  // b.none
  409a74:	mov	w0, #0x72                  	// #114
  409a78:	b	409a80 <ferror@plt+0x68b0>
  409a7c:	mov	w0, #0x2d                  	// #45
  409a80:	ldrh	w1, [sp, #30]
  409a84:	add	w2, w1, #0x1
  409a88:	strh	w2, [sp, #30]
  409a8c:	and	x1, x1, #0xffff
  409a90:	ldr	x2, [sp]
  409a94:	add	x1, x2, x1
  409a98:	strb	w0, [x1]
  409a9c:	ldr	w0, [sp, #12]
  409aa0:	and	w0, w0, #0x10
  409aa4:	cmp	w0, #0x0
  409aa8:	b.eq	409ab4 <ferror@plt+0x68e4>  // b.none
  409aac:	mov	w0, #0x77                  	// #119
  409ab0:	b	409ab8 <ferror@plt+0x68e8>
  409ab4:	mov	w0, #0x2d                  	// #45
  409ab8:	ldrh	w1, [sp, #30]
  409abc:	add	w2, w1, #0x1
  409ac0:	strh	w2, [sp, #30]
  409ac4:	and	x1, x1, #0xffff
  409ac8:	ldr	x2, [sp]
  409acc:	add	x1, x2, x1
  409ad0:	strb	w0, [x1]
  409ad4:	ldr	w0, [sp, #12]
  409ad8:	and	w0, w0, #0x400
  409adc:	cmp	w0, #0x0
  409ae0:	b.eq	409b04 <ferror@plt+0x6934>  // b.none
  409ae4:	ldr	w0, [sp, #12]
  409ae8:	and	w0, w0, #0x8
  409aec:	cmp	w0, #0x0
  409af0:	b.eq	409afc <ferror@plt+0x692c>  // b.none
  409af4:	mov	w0, #0x73                  	// #115
  409af8:	b	409b20 <ferror@plt+0x6950>
  409afc:	mov	w0, #0x53                  	// #83
  409b00:	b	409b20 <ferror@plt+0x6950>
  409b04:	ldr	w0, [sp, #12]
  409b08:	and	w0, w0, #0x8
  409b0c:	cmp	w0, #0x0
  409b10:	b.eq	409b1c <ferror@plt+0x694c>  // b.none
  409b14:	mov	w0, #0x78                  	// #120
  409b18:	b	409b20 <ferror@plt+0x6950>
  409b1c:	mov	w0, #0x2d                  	// #45
  409b20:	ldrh	w1, [sp, #30]
  409b24:	add	w2, w1, #0x1
  409b28:	strh	w2, [sp, #30]
  409b2c:	and	x1, x1, #0xffff
  409b30:	ldr	x2, [sp]
  409b34:	add	x1, x2, x1
  409b38:	strb	w0, [x1]
  409b3c:	ldr	w0, [sp, #12]
  409b40:	and	w0, w0, #0x4
  409b44:	cmp	w0, #0x0
  409b48:	b.eq	409b54 <ferror@plt+0x6984>  // b.none
  409b4c:	mov	w0, #0x72                  	// #114
  409b50:	b	409b58 <ferror@plt+0x6988>
  409b54:	mov	w0, #0x2d                  	// #45
  409b58:	ldrh	w1, [sp, #30]
  409b5c:	add	w2, w1, #0x1
  409b60:	strh	w2, [sp, #30]
  409b64:	and	x1, x1, #0xffff
  409b68:	ldr	x2, [sp]
  409b6c:	add	x1, x2, x1
  409b70:	strb	w0, [x1]
  409b74:	ldr	w0, [sp, #12]
  409b78:	and	w0, w0, #0x2
  409b7c:	cmp	w0, #0x0
  409b80:	b.eq	409b8c <ferror@plt+0x69bc>  // b.none
  409b84:	mov	w0, #0x77                  	// #119
  409b88:	b	409b90 <ferror@plt+0x69c0>
  409b8c:	mov	w0, #0x2d                  	// #45
  409b90:	ldrh	w1, [sp, #30]
  409b94:	add	w2, w1, #0x1
  409b98:	strh	w2, [sp, #30]
  409b9c:	and	x1, x1, #0xffff
  409ba0:	ldr	x2, [sp]
  409ba4:	add	x1, x2, x1
  409ba8:	strb	w0, [x1]
  409bac:	ldr	w0, [sp, #12]
  409bb0:	and	w0, w0, #0x200
  409bb4:	cmp	w0, #0x0
  409bb8:	b.eq	409bdc <ferror@plt+0x6a0c>  // b.none
  409bbc:	ldr	w0, [sp, #12]
  409bc0:	and	w0, w0, #0x1
  409bc4:	cmp	w0, #0x0
  409bc8:	b.eq	409bd4 <ferror@plt+0x6a04>  // b.none
  409bcc:	mov	w0, #0x74                  	// #116
  409bd0:	b	409bf8 <ferror@plt+0x6a28>
  409bd4:	mov	w0, #0x54                  	// #84
  409bd8:	b	409bf8 <ferror@plt+0x6a28>
  409bdc:	ldr	w0, [sp, #12]
  409be0:	and	w0, w0, #0x1
  409be4:	cmp	w0, #0x0
  409be8:	b.eq	409bf4 <ferror@plt+0x6a24>  // b.none
  409bec:	mov	w0, #0x78                  	// #120
  409bf0:	b	409bf8 <ferror@plt+0x6a28>
  409bf4:	mov	w0, #0x2d                  	// #45
  409bf8:	ldrh	w1, [sp, #30]
  409bfc:	add	w2, w1, #0x1
  409c00:	strh	w2, [sp, #30]
  409c04:	and	x1, x1, #0xffff
  409c08:	ldr	x2, [sp]
  409c0c:	add	x1, x2, x1
  409c10:	strb	w0, [x1]
  409c14:	ldrh	w0, [sp, #30]
  409c18:	ldr	x1, [sp]
  409c1c:	add	x0, x1, x0
  409c20:	strb	wzr, [x0]
  409c24:	ldr	x0, [sp]
  409c28:	add	sp, sp, #0x20
  409c2c:	ret
  409c30:	sub	sp, sp, #0x20
  409c34:	str	x0, [sp, #8]
  409c38:	mov	w0, #0xa                   	// #10
  409c3c:	str	w0, [sp, #28]
  409c40:	b	409c68 <ferror@plt+0x6a98>
  409c44:	ldr	w0, [sp, #28]
  409c48:	mov	x1, #0x1                   	// #1
  409c4c:	lsl	x0, x1, x0
  409c50:	ldr	x1, [sp, #8]
  409c54:	cmp	x1, x0
  409c58:	b.cc	409c78 <ferror@plt+0x6aa8>  // b.lo, b.ul, b.last
  409c5c:	ldr	w0, [sp, #28]
  409c60:	add	w0, w0, #0xa
  409c64:	str	w0, [sp, #28]
  409c68:	ldr	w0, [sp, #28]
  409c6c:	cmp	w0, #0x3c
  409c70:	b.le	409c44 <ferror@plt+0x6a74>
  409c74:	b	409c7c <ferror@plt+0x6aac>
  409c78:	nop
  409c7c:	ldr	w0, [sp, #28]
  409c80:	sub	w0, w0, #0xa
  409c84:	add	sp, sp, #0x20
  409c88:	ret
  409c8c:	stp	x29, x30, [sp, #-128]!
  409c90:	mov	x29, sp
  409c94:	str	w0, [sp, #28]
  409c98:	str	x1, [sp, #16]
  409c9c:	adrp	x0, 40e000 <ferror@plt+0xae30>
  409ca0:	add	x0, x0, #0xe48
  409ca4:	str	x0, [sp, #88]
  409ca8:	add	x0, sp, #0x20
  409cac:	str	x0, [sp, #104]
  409cb0:	ldr	w0, [sp, #28]
  409cb4:	and	w0, w0, #0x2
  409cb8:	cmp	w0, #0x0
  409cbc:	b.eq	409cd4 <ferror@plt+0x6b04>  // b.none
  409cc0:	ldr	x0, [sp, #104]
  409cc4:	add	x1, x0, #0x1
  409cc8:	str	x1, [sp, #104]
  409ccc:	mov	w1, #0x20                  	// #32
  409cd0:	strb	w1, [x0]
  409cd4:	ldr	x0, [sp, #16]
  409cd8:	bl	409c30 <ferror@plt+0x6a60>
  409cdc:	str	w0, [sp, #84]
  409ce0:	ldr	w0, [sp, #84]
  409ce4:	cmp	w0, #0x0
  409ce8:	b.eq	409d14 <ferror@plt+0x6b44>  // b.none
  409cec:	ldr	w0, [sp, #84]
  409cf0:	mov	w1, #0x6667                	// #26215
  409cf4:	movk	w1, #0x6666, lsl #16
  409cf8:	smull	x1, w0, w1
  409cfc:	lsr	x1, x1, #32
  409d00:	asr	w1, w1, #2
  409d04:	asr	w0, w0, #31
  409d08:	sub	w0, w1, w0
  409d0c:	sxtw	x0, w0
  409d10:	b	409d18 <ferror@plt+0x6b48>
  409d14:	mov	x0, #0x0                   	// #0
  409d18:	ldr	x1, [sp, #88]
  409d1c:	add	x0, x1, x0
  409d20:	ldrb	w0, [x0]
  409d24:	strb	w0, [sp, #83]
  409d28:	ldr	w0, [sp, #84]
  409d2c:	cmp	w0, #0x0
  409d30:	b.eq	409d44 <ferror@plt+0x6b74>  // b.none
  409d34:	ldr	w0, [sp, #84]
  409d38:	ldr	x1, [sp, #16]
  409d3c:	lsr	x0, x1, x0
  409d40:	b	409d48 <ferror@plt+0x6b78>
  409d44:	ldr	x0, [sp, #16]
  409d48:	str	w0, [sp, #124]
  409d4c:	ldr	w0, [sp, #84]
  409d50:	cmp	w0, #0x0
  409d54:	b.eq	409d74 <ferror@plt+0x6ba4>  // b.none
  409d58:	ldr	w0, [sp, #84]
  409d5c:	mov	x1, #0xffffffffffffffff    	// #-1
  409d60:	lsl	x0, x1, x0
  409d64:	mvn	x1, x0
  409d68:	ldr	x0, [sp, #16]
  409d6c:	and	x0, x1, x0
  409d70:	b	409d78 <ferror@plt+0x6ba8>
  409d74:	mov	x0, #0x0                   	// #0
  409d78:	str	x0, [sp, #112]
  409d7c:	ldr	x0, [sp, #104]
  409d80:	add	x1, x0, #0x1
  409d84:	str	x1, [sp, #104]
  409d88:	ldrb	w1, [sp, #83]
  409d8c:	strb	w1, [x0]
  409d90:	ldr	w0, [sp, #28]
  409d94:	and	w0, w0, #0x1
  409d98:	cmp	w0, #0x0
  409d9c:	b.eq	409dd4 <ferror@plt+0x6c04>  // b.none
  409da0:	ldrsb	w0, [sp, #83]
  409da4:	cmp	w0, #0x42
  409da8:	b.eq	409dd4 <ferror@plt+0x6c04>  // b.none
  409dac:	ldr	x0, [sp, #104]
  409db0:	add	x1, x0, #0x1
  409db4:	str	x1, [sp, #104]
  409db8:	mov	w1, #0x69                  	// #105
  409dbc:	strb	w1, [x0]
  409dc0:	ldr	x0, [sp, #104]
  409dc4:	add	x1, x0, #0x1
  409dc8:	str	x1, [sp, #104]
  409dcc:	mov	w1, #0x42                  	// #66
  409dd0:	strb	w1, [x0]
  409dd4:	ldr	x0, [sp, #104]
  409dd8:	strb	wzr, [x0]
  409ddc:	ldr	x0, [sp, #112]
  409de0:	cmp	x0, #0x0
  409de4:	b.eq	409ebc <ferror@plt+0x6cec>  // b.none
  409de8:	ldr	w0, [sp, #28]
  409dec:	and	w0, w0, #0x4
  409df0:	cmp	w0, #0x0
  409df4:	b.eq	409e6c <ferror@plt+0x6c9c>  // b.none
  409df8:	ldr	w0, [sp, #84]
  409dfc:	sub	w0, w0, #0xa
  409e00:	ldr	x1, [sp, #112]
  409e04:	lsr	x0, x1, x0
  409e08:	add	x1, x0, #0x5
  409e0c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  409e10:	movk	x0, #0xcccd
  409e14:	umulh	x0, x1, x0
  409e18:	lsr	x0, x0, #3
  409e1c:	str	x0, [sp, #112]
  409e20:	ldr	x2, [sp, #112]
  409e24:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  409e28:	movk	x0, #0xcccd
  409e2c:	umulh	x0, x2, x0
  409e30:	lsr	x1, x0, #3
  409e34:	mov	x0, x1
  409e38:	lsl	x0, x0, #2
  409e3c:	add	x0, x0, x1
  409e40:	lsl	x0, x0, #1
  409e44:	sub	x1, x2, x0
  409e48:	cmp	x1, #0x0
  409e4c:	b.ne	409ebc <ferror@plt+0x6cec>  // b.any
  409e50:	ldr	x1, [sp, #112]
  409e54:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  409e58:	movk	x0, #0xcccd
  409e5c:	umulh	x0, x1, x0
  409e60:	lsr	x0, x0, #3
  409e64:	str	x0, [sp, #112]
  409e68:	b	409ebc <ferror@plt+0x6cec>
  409e6c:	ldr	w0, [sp, #84]
  409e70:	sub	w0, w0, #0xa
  409e74:	ldr	x1, [sp, #112]
  409e78:	lsr	x0, x1, x0
  409e7c:	add	x0, x0, #0x32
  409e80:	lsr	x1, x0, #2
  409e84:	mov	x0, #0xf5c3                	// #62915
  409e88:	movk	x0, #0x5c28, lsl #16
  409e8c:	movk	x0, #0xc28f, lsl #32
  409e90:	movk	x0, #0x28f5, lsl #48
  409e94:	umulh	x0, x1, x0
  409e98:	lsr	x0, x0, #2
  409e9c:	str	x0, [sp, #112]
  409ea0:	ldr	x0, [sp, #112]
  409ea4:	cmp	x0, #0xa
  409ea8:	b.ne	409ebc <ferror@plt+0x6cec>  // b.any
  409eac:	ldr	w0, [sp, #124]
  409eb0:	add	w0, w0, #0x1
  409eb4:	str	w0, [sp, #124]
  409eb8:	str	xzr, [sp, #112]
  409ebc:	ldr	x0, [sp, #112]
  409ec0:	cmp	x0, #0x0
  409ec4:	b.eq	409f48 <ferror@plt+0x6d78>  // b.none
  409ec8:	bl	402c00 <localeconv@plt>
  409ecc:	str	x0, [sp, #72]
  409ed0:	ldr	x0, [sp, #72]
  409ed4:	cmp	x0, #0x0
  409ed8:	b.eq	409ee8 <ferror@plt+0x6d18>  // b.none
  409edc:	ldr	x0, [sp, #72]
  409ee0:	ldr	x0, [x0]
  409ee4:	b	409eec <ferror@plt+0x6d1c>
  409ee8:	mov	x0, #0x0                   	// #0
  409eec:	str	x0, [sp, #96]
  409ef0:	ldr	x0, [sp, #96]
  409ef4:	cmp	x0, #0x0
  409ef8:	b.eq	409f0c <ferror@plt+0x6d3c>  // b.none
  409efc:	ldr	x0, [sp, #96]
  409f00:	ldrsb	w0, [x0]
  409f04:	cmp	w0, #0x0
  409f08:	b.ne	409f18 <ferror@plt+0x6d48>  // b.any
  409f0c:	adrp	x0, 40e000 <ferror@plt+0xae30>
  409f10:	add	x0, x0, #0xe50
  409f14:	str	x0, [sp, #96]
  409f18:	add	x0, sp, #0x20
  409f1c:	add	x7, sp, #0x28
  409f20:	mov	x6, x0
  409f24:	ldr	x5, [sp, #112]
  409f28:	ldr	x4, [sp, #96]
  409f2c:	ldr	w3, [sp, #124]
  409f30:	adrp	x0, 40e000 <ferror@plt+0xae30>
  409f34:	add	x2, x0, #0xe58
  409f38:	mov	x1, #0x20                  	// #32
  409f3c:	mov	x0, x7
  409f40:	bl	402bf0 <snprintf@plt>
  409f44:	b	409f6c <ferror@plt+0x6d9c>
  409f48:	add	x0, sp, #0x20
  409f4c:	add	x5, sp, #0x28
  409f50:	mov	x4, x0
  409f54:	ldr	w3, [sp, #124]
  409f58:	adrp	x0, 40e000 <ferror@plt+0xae30>
  409f5c:	add	x2, x0, #0xe68
  409f60:	mov	x1, #0x20                  	// #32
  409f64:	mov	x0, x5
  409f68:	bl	402bf0 <snprintf@plt>
  409f6c:	add	x0, sp, #0x28
  409f70:	bl	402dd0 <strdup@plt>
  409f74:	ldp	x29, x30, [sp], #128
  409f78:	ret
  409f7c:	stp	x29, x30, [sp, #-96]!
  409f80:	mov	x29, sp
  409f84:	str	x0, [sp, #40]
  409f88:	str	x1, [sp, #32]
  409f8c:	str	x2, [sp, #24]
  409f90:	str	x3, [sp, #16]
  409f94:	str	xzr, [sp, #88]
  409f98:	str	xzr, [sp, #72]
  409f9c:	ldr	x0, [sp, #40]
  409fa0:	cmp	x0, #0x0
  409fa4:	b.eq	409fdc <ferror@plt+0x6e0c>  // b.none
  409fa8:	ldr	x0, [sp, #40]
  409fac:	ldrsb	w0, [x0]
  409fb0:	cmp	w0, #0x0
  409fb4:	b.eq	409fdc <ferror@plt+0x6e0c>  // b.none
  409fb8:	ldr	x0, [sp, #32]
  409fbc:	cmp	x0, #0x0
  409fc0:	b.eq	409fdc <ferror@plt+0x6e0c>  // b.none
  409fc4:	ldr	x0, [sp, #24]
  409fc8:	cmp	x0, #0x0
  409fcc:	b.eq	409fdc <ferror@plt+0x6e0c>  // b.none
  409fd0:	ldr	x0, [sp, #16]
  409fd4:	cmp	x0, #0x0
  409fd8:	b.ne	409fe4 <ferror@plt+0x6e14>  // b.any
  409fdc:	mov	w0, #0xffffffff            	// #-1
  409fe0:	b	40a138 <ferror@plt+0x6f68>
  409fe4:	ldr	x0, [sp, #40]
  409fe8:	str	x0, [sp, #80]
  409fec:	b	40a110 <ferror@plt+0x6f40>
  409ff0:	str	xzr, [sp, #64]
  409ff4:	ldr	x1, [sp, #72]
  409ff8:	ldr	x0, [sp, #24]
  409ffc:	cmp	x1, x0
  40a000:	b.cc	40a00c <ferror@plt+0x6e3c>  // b.lo, b.ul, b.last
  40a004:	mov	w0, #0xfffffffe            	// #-2
  40a008:	b	40a138 <ferror@plt+0x6f68>
  40a00c:	ldr	x0, [sp, #88]
  40a010:	cmp	x0, #0x0
  40a014:	b.ne	40a020 <ferror@plt+0x6e50>  // b.any
  40a018:	ldr	x0, [sp, #80]
  40a01c:	str	x0, [sp, #88]
  40a020:	ldr	x0, [sp, #80]
  40a024:	ldrsb	w0, [x0]
  40a028:	cmp	w0, #0x2c
  40a02c:	b.ne	40a038 <ferror@plt+0x6e68>  // b.any
  40a030:	ldr	x0, [sp, #80]
  40a034:	str	x0, [sp, #64]
  40a038:	ldr	x0, [sp, #80]
  40a03c:	add	x0, x0, #0x1
  40a040:	ldrsb	w0, [x0]
  40a044:	cmp	w0, #0x0
  40a048:	b.ne	40a058 <ferror@plt+0x6e88>  // b.any
  40a04c:	ldr	x0, [sp, #80]
  40a050:	add	x0, x0, #0x1
  40a054:	str	x0, [sp, #64]
  40a058:	ldr	x0, [sp, #88]
  40a05c:	cmp	x0, #0x0
  40a060:	b.eq	40a100 <ferror@plt+0x6f30>  // b.none
  40a064:	ldr	x0, [sp, #64]
  40a068:	cmp	x0, #0x0
  40a06c:	b.eq	40a100 <ferror@plt+0x6f30>  // b.none
  40a070:	ldr	x1, [sp, #64]
  40a074:	ldr	x0, [sp, #88]
  40a078:	cmp	x1, x0
  40a07c:	b.hi	40a088 <ferror@plt+0x6eb8>  // b.pmore
  40a080:	mov	w0, #0xffffffff            	// #-1
  40a084:	b	40a138 <ferror@plt+0x6f68>
  40a088:	ldr	x1, [sp, #64]
  40a08c:	ldr	x0, [sp, #88]
  40a090:	sub	x0, x1, x0
  40a094:	ldr	x2, [sp, #16]
  40a098:	mov	x1, x0
  40a09c:	ldr	x0, [sp, #88]
  40a0a0:	blr	x2
  40a0a4:	str	w0, [sp, #60]
  40a0a8:	ldr	w0, [sp, #60]
  40a0ac:	cmn	w0, #0x1
  40a0b0:	b.ne	40a0bc <ferror@plt+0x6eec>  // b.any
  40a0b4:	mov	w0, #0xffffffff            	// #-1
  40a0b8:	b	40a138 <ferror@plt+0x6f68>
  40a0bc:	ldr	x0, [sp, #72]
  40a0c0:	add	x1, x0, #0x1
  40a0c4:	str	x1, [sp, #72]
  40a0c8:	lsl	x0, x0, #2
  40a0cc:	ldr	x1, [sp, #32]
  40a0d0:	add	x0, x1, x0
  40a0d4:	ldr	w1, [sp, #60]
  40a0d8:	str	w1, [x0]
  40a0dc:	str	xzr, [sp, #88]
  40a0e0:	ldr	x0, [sp, #64]
  40a0e4:	cmp	x0, #0x0
  40a0e8:	b.eq	40a104 <ferror@plt+0x6f34>  // b.none
  40a0ec:	ldr	x0, [sp, #64]
  40a0f0:	ldrsb	w0, [x0]
  40a0f4:	cmp	w0, #0x0
  40a0f8:	b.eq	40a130 <ferror@plt+0x6f60>  // b.none
  40a0fc:	b	40a104 <ferror@plt+0x6f34>
  40a100:	nop
  40a104:	ldr	x0, [sp, #80]
  40a108:	add	x0, x0, #0x1
  40a10c:	str	x0, [sp, #80]
  40a110:	ldr	x0, [sp, #80]
  40a114:	cmp	x0, #0x0
  40a118:	b.eq	40a134 <ferror@plt+0x6f64>  // b.none
  40a11c:	ldr	x0, [sp, #80]
  40a120:	ldrsb	w0, [x0]
  40a124:	cmp	w0, #0x0
  40a128:	b.ne	409ff0 <ferror@plt+0x6e20>  // b.any
  40a12c:	b	40a134 <ferror@plt+0x6f64>
  40a130:	nop
  40a134:	ldr	x0, [sp, #72]
  40a138:	ldp	x29, x30, [sp], #96
  40a13c:	ret
  40a140:	stp	x29, x30, [sp, #-80]!
  40a144:	mov	x29, sp
  40a148:	str	x0, [sp, #56]
  40a14c:	str	x1, [sp, #48]
  40a150:	str	x2, [sp, #40]
  40a154:	str	x3, [sp, #32]
  40a158:	str	x4, [sp, #24]
  40a15c:	ldr	x0, [sp, #56]
  40a160:	cmp	x0, #0x0
  40a164:	b.eq	40a198 <ferror@plt+0x6fc8>  // b.none
  40a168:	ldr	x0, [sp, #56]
  40a16c:	ldrsb	w0, [x0]
  40a170:	cmp	w0, #0x0
  40a174:	b.eq	40a198 <ferror@plt+0x6fc8>  // b.none
  40a178:	ldr	x0, [sp, #32]
  40a17c:	cmp	x0, #0x0
  40a180:	b.eq	40a198 <ferror@plt+0x6fc8>  // b.none
  40a184:	ldr	x0, [sp, #32]
  40a188:	ldr	x0, [x0]
  40a18c:	ldr	x1, [sp, #40]
  40a190:	cmp	x1, x0
  40a194:	b.cs	40a1a0 <ferror@plt+0x6fd0>  // b.hs, b.nlast
  40a198:	mov	w0, #0xffffffff            	// #-1
  40a19c:	b	40a234 <ferror@plt+0x7064>
  40a1a0:	ldr	x0, [sp, #56]
  40a1a4:	ldrsb	w0, [x0]
  40a1a8:	cmp	w0, #0x2b
  40a1ac:	b.ne	40a1c0 <ferror@plt+0x6ff0>  // b.any
  40a1b0:	ldr	x0, [sp, #56]
  40a1b4:	add	x0, x0, #0x1
  40a1b8:	str	x0, [sp, #72]
  40a1bc:	b	40a1d0 <ferror@plt+0x7000>
  40a1c0:	ldr	x0, [sp, #56]
  40a1c4:	str	x0, [sp, #72]
  40a1c8:	ldr	x0, [sp, #32]
  40a1cc:	str	xzr, [x0]
  40a1d0:	ldr	x0, [sp, #32]
  40a1d4:	ldr	x0, [x0]
  40a1d8:	lsl	x0, x0, #2
  40a1dc:	ldr	x1, [sp, #48]
  40a1e0:	add	x4, x1, x0
  40a1e4:	ldr	x0, [sp, #32]
  40a1e8:	ldr	x0, [x0]
  40a1ec:	ldr	x1, [sp, #40]
  40a1f0:	sub	x0, x1, x0
  40a1f4:	ldr	x3, [sp, #24]
  40a1f8:	mov	x2, x0
  40a1fc:	mov	x1, x4
  40a200:	ldr	x0, [sp, #72]
  40a204:	bl	409f7c <ferror@plt+0x6dac>
  40a208:	str	w0, [sp, #68]
  40a20c:	ldr	w0, [sp, #68]
  40a210:	cmp	w0, #0x0
  40a214:	b.le	40a230 <ferror@plt+0x7060>
  40a218:	ldr	x0, [sp, #32]
  40a21c:	ldr	x1, [x0]
  40a220:	ldrsw	x0, [sp, #68]
  40a224:	add	x1, x1, x0
  40a228:	ldr	x0, [sp, #32]
  40a22c:	str	x1, [x0]
  40a230:	ldr	w0, [sp, #68]
  40a234:	ldp	x29, x30, [sp], #80
  40a238:	ret
  40a23c:	stp	x29, x30, [sp, #-80]!
  40a240:	mov	x29, sp
  40a244:	str	x0, [sp, #40]
  40a248:	str	x1, [sp, #32]
  40a24c:	str	x2, [sp, #24]
  40a250:	str	xzr, [sp, #72]
  40a254:	ldr	x0, [sp, #40]
  40a258:	cmp	x0, #0x0
  40a25c:	b.eq	40a278 <ferror@plt+0x70a8>  // b.none
  40a260:	ldr	x0, [sp, #24]
  40a264:	cmp	x0, #0x0
  40a268:	b.eq	40a278 <ferror@plt+0x70a8>  // b.none
  40a26c:	ldr	x0, [sp, #32]
  40a270:	cmp	x0, #0x0
  40a274:	b.ne	40a280 <ferror@plt+0x70b0>  // b.any
  40a278:	mov	w0, #0xffffffea            	// #-22
  40a27c:	b	40a3fc <ferror@plt+0x722c>
  40a280:	ldr	x0, [sp, #40]
  40a284:	str	x0, [sp, #64]
  40a288:	b	40a3d4 <ferror@plt+0x7204>
  40a28c:	str	xzr, [sp, #56]
  40a290:	ldr	x0, [sp, #72]
  40a294:	cmp	x0, #0x0
  40a298:	b.ne	40a2a4 <ferror@plt+0x70d4>  // b.any
  40a29c:	ldr	x0, [sp, #64]
  40a2a0:	str	x0, [sp, #72]
  40a2a4:	ldr	x0, [sp, #64]
  40a2a8:	ldrsb	w0, [x0]
  40a2ac:	cmp	w0, #0x2c
  40a2b0:	b.ne	40a2bc <ferror@plt+0x70ec>  // b.any
  40a2b4:	ldr	x0, [sp, #64]
  40a2b8:	str	x0, [sp, #56]
  40a2bc:	ldr	x0, [sp, #64]
  40a2c0:	add	x0, x0, #0x1
  40a2c4:	ldrsb	w0, [x0]
  40a2c8:	cmp	w0, #0x0
  40a2cc:	b.ne	40a2dc <ferror@plt+0x710c>  // b.any
  40a2d0:	ldr	x0, [sp, #64]
  40a2d4:	add	x0, x0, #0x1
  40a2d8:	str	x0, [sp, #56]
  40a2dc:	ldr	x0, [sp, #72]
  40a2e0:	cmp	x0, #0x0
  40a2e4:	b.eq	40a3c4 <ferror@plt+0x71f4>  // b.none
  40a2e8:	ldr	x0, [sp, #56]
  40a2ec:	cmp	x0, #0x0
  40a2f0:	b.eq	40a3c4 <ferror@plt+0x71f4>  // b.none
  40a2f4:	ldr	x1, [sp, #56]
  40a2f8:	ldr	x0, [sp, #72]
  40a2fc:	cmp	x1, x0
  40a300:	b.hi	40a30c <ferror@plt+0x713c>  // b.pmore
  40a304:	mov	w0, #0xffffffff            	// #-1
  40a308:	b	40a3fc <ferror@plt+0x722c>
  40a30c:	ldr	x1, [sp, #56]
  40a310:	ldr	x0, [sp, #72]
  40a314:	sub	x0, x1, x0
  40a318:	ldr	x2, [sp, #24]
  40a31c:	mov	x1, x0
  40a320:	ldr	x0, [sp, #72]
  40a324:	blr	x2
  40a328:	str	w0, [sp, #52]
  40a32c:	ldr	w0, [sp, #52]
  40a330:	cmp	w0, #0x0
  40a334:	b.ge	40a340 <ferror@plt+0x7170>  // b.tcont
  40a338:	ldr	w0, [sp, #52]
  40a33c:	b	40a3fc <ferror@plt+0x722c>
  40a340:	ldr	w0, [sp, #52]
  40a344:	add	w1, w0, #0x7
  40a348:	cmp	w0, #0x0
  40a34c:	csel	w0, w1, w0, lt  // lt = tstop
  40a350:	asr	w0, w0, #3
  40a354:	mov	w3, w0
  40a358:	sxtw	x0, w3
  40a35c:	ldr	x1, [sp, #32]
  40a360:	add	x0, x1, x0
  40a364:	ldrsb	w2, [x0]
  40a368:	ldr	w0, [sp, #52]
  40a36c:	negs	w1, w0
  40a370:	and	w0, w0, #0x7
  40a374:	and	w1, w1, #0x7
  40a378:	csneg	w0, w0, w1, mi  // mi = first
  40a37c:	mov	w1, #0x1                   	// #1
  40a380:	lsl	w0, w1, w0
  40a384:	sxtb	w1, w0
  40a388:	sxtw	x0, w3
  40a38c:	ldr	x3, [sp, #32]
  40a390:	add	x0, x3, x0
  40a394:	orr	w1, w2, w1
  40a398:	sxtb	w1, w1
  40a39c:	strb	w1, [x0]
  40a3a0:	str	xzr, [sp, #72]
  40a3a4:	ldr	x0, [sp, #56]
  40a3a8:	cmp	x0, #0x0
  40a3ac:	b.eq	40a3c8 <ferror@plt+0x71f8>  // b.none
  40a3b0:	ldr	x0, [sp, #56]
  40a3b4:	ldrsb	w0, [x0]
  40a3b8:	cmp	w0, #0x0
  40a3bc:	b.eq	40a3f4 <ferror@plt+0x7224>  // b.none
  40a3c0:	b	40a3c8 <ferror@plt+0x71f8>
  40a3c4:	nop
  40a3c8:	ldr	x0, [sp, #64]
  40a3cc:	add	x0, x0, #0x1
  40a3d0:	str	x0, [sp, #64]
  40a3d4:	ldr	x0, [sp, #64]
  40a3d8:	cmp	x0, #0x0
  40a3dc:	b.eq	40a3f8 <ferror@plt+0x7228>  // b.none
  40a3e0:	ldr	x0, [sp, #64]
  40a3e4:	ldrsb	w0, [x0]
  40a3e8:	cmp	w0, #0x0
  40a3ec:	b.ne	40a28c <ferror@plt+0x70bc>  // b.any
  40a3f0:	b	40a3f8 <ferror@plt+0x7228>
  40a3f4:	nop
  40a3f8:	mov	w0, #0x0                   	// #0
  40a3fc:	ldp	x29, x30, [sp], #80
  40a400:	ret
  40a404:	stp	x29, x30, [sp, #-80]!
  40a408:	mov	x29, sp
  40a40c:	str	x0, [sp, #40]
  40a410:	str	x1, [sp, #32]
  40a414:	str	x2, [sp, #24]
  40a418:	str	xzr, [sp, #72]
  40a41c:	ldr	x0, [sp, #40]
  40a420:	cmp	x0, #0x0
  40a424:	b.eq	40a440 <ferror@plt+0x7270>  // b.none
  40a428:	ldr	x0, [sp, #24]
  40a42c:	cmp	x0, #0x0
  40a430:	b.eq	40a440 <ferror@plt+0x7270>  // b.none
  40a434:	ldr	x0, [sp, #32]
  40a438:	cmp	x0, #0x0
  40a43c:	b.ne	40a448 <ferror@plt+0x7278>  // b.any
  40a440:	mov	w0, #0xffffffea            	// #-22
  40a444:	b	40a57c <ferror@plt+0x73ac>
  40a448:	ldr	x0, [sp, #40]
  40a44c:	str	x0, [sp, #64]
  40a450:	b	40a554 <ferror@plt+0x7384>
  40a454:	str	xzr, [sp, #56]
  40a458:	ldr	x0, [sp, #72]
  40a45c:	cmp	x0, #0x0
  40a460:	b.ne	40a46c <ferror@plt+0x729c>  // b.any
  40a464:	ldr	x0, [sp, #64]
  40a468:	str	x0, [sp, #72]
  40a46c:	ldr	x0, [sp, #64]
  40a470:	ldrsb	w0, [x0]
  40a474:	cmp	w0, #0x2c
  40a478:	b.ne	40a484 <ferror@plt+0x72b4>  // b.any
  40a47c:	ldr	x0, [sp, #64]
  40a480:	str	x0, [sp, #56]
  40a484:	ldr	x0, [sp, #64]
  40a488:	add	x0, x0, #0x1
  40a48c:	ldrsb	w0, [x0]
  40a490:	cmp	w0, #0x0
  40a494:	b.ne	40a4a4 <ferror@plt+0x72d4>  // b.any
  40a498:	ldr	x0, [sp, #64]
  40a49c:	add	x0, x0, #0x1
  40a4a0:	str	x0, [sp, #56]
  40a4a4:	ldr	x0, [sp, #72]
  40a4a8:	cmp	x0, #0x0
  40a4ac:	b.eq	40a544 <ferror@plt+0x7374>  // b.none
  40a4b0:	ldr	x0, [sp, #56]
  40a4b4:	cmp	x0, #0x0
  40a4b8:	b.eq	40a544 <ferror@plt+0x7374>  // b.none
  40a4bc:	ldr	x1, [sp, #56]
  40a4c0:	ldr	x0, [sp, #72]
  40a4c4:	cmp	x1, x0
  40a4c8:	b.hi	40a4d4 <ferror@plt+0x7304>  // b.pmore
  40a4cc:	mov	w0, #0xffffffff            	// #-1
  40a4d0:	b	40a57c <ferror@plt+0x73ac>
  40a4d4:	ldr	x1, [sp, #56]
  40a4d8:	ldr	x0, [sp, #72]
  40a4dc:	sub	x0, x1, x0
  40a4e0:	ldr	x2, [sp, #24]
  40a4e4:	mov	x1, x0
  40a4e8:	ldr	x0, [sp, #72]
  40a4ec:	blr	x2
  40a4f0:	str	x0, [sp, #48]
  40a4f4:	ldr	x0, [sp, #48]
  40a4f8:	cmp	x0, #0x0
  40a4fc:	b.ge	40a508 <ferror@plt+0x7338>  // b.tcont
  40a500:	ldr	x0, [sp, #48]
  40a504:	b	40a57c <ferror@plt+0x73ac>
  40a508:	ldr	x0, [sp, #32]
  40a50c:	ldr	x1, [x0]
  40a510:	ldr	x0, [sp, #48]
  40a514:	orr	x1, x1, x0
  40a518:	ldr	x0, [sp, #32]
  40a51c:	str	x1, [x0]
  40a520:	str	xzr, [sp, #72]
  40a524:	ldr	x0, [sp, #56]
  40a528:	cmp	x0, #0x0
  40a52c:	b.eq	40a548 <ferror@plt+0x7378>  // b.none
  40a530:	ldr	x0, [sp, #56]
  40a534:	ldrsb	w0, [x0]
  40a538:	cmp	w0, #0x0
  40a53c:	b.eq	40a574 <ferror@plt+0x73a4>  // b.none
  40a540:	b	40a548 <ferror@plt+0x7378>
  40a544:	nop
  40a548:	ldr	x0, [sp, #64]
  40a54c:	add	x0, x0, #0x1
  40a550:	str	x0, [sp, #64]
  40a554:	ldr	x0, [sp, #64]
  40a558:	cmp	x0, #0x0
  40a55c:	b.eq	40a578 <ferror@plt+0x73a8>  // b.none
  40a560:	ldr	x0, [sp, #64]
  40a564:	ldrsb	w0, [x0]
  40a568:	cmp	w0, #0x0
  40a56c:	b.ne	40a454 <ferror@plt+0x7284>  // b.any
  40a570:	b	40a578 <ferror@plt+0x73a8>
  40a574:	nop
  40a578:	mov	w0, #0x0                   	// #0
  40a57c:	ldp	x29, x30, [sp], #80
  40a580:	ret
  40a584:	stp	x29, x30, [sp, #-64]!
  40a588:	mov	x29, sp
  40a58c:	str	x0, [sp, #40]
  40a590:	str	x1, [sp, #32]
  40a594:	str	x2, [sp, #24]
  40a598:	str	w3, [sp, #20]
  40a59c:	str	xzr, [sp, #56]
  40a5a0:	ldr	x0, [sp, #40]
  40a5a4:	cmp	x0, #0x0
  40a5a8:	b.ne	40a5b4 <ferror@plt+0x73e4>  // b.any
  40a5ac:	mov	w0, #0x0                   	// #0
  40a5b0:	b	40a790 <ferror@plt+0x75c0>
  40a5b4:	ldr	x0, [sp, #32]
  40a5b8:	ldr	w1, [sp, #20]
  40a5bc:	str	w1, [x0]
  40a5c0:	ldr	x0, [sp, #32]
  40a5c4:	ldr	w1, [x0]
  40a5c8:	ldr	x0, [sp, #24]
  40a5cc:	str	w1, [x0]
  40a5d0:	bl	403100 <__errno_location@plt>
  40a5d4:	str	wzr, [x0]
  40a5d8:	ldr	x0, [sp, #40]
  40a5dc:	ldrsb	w0, [x0]
  40a5e0:	cmp	w0, #0x3a
  40a5e4:	b.ne	40a658 <ferror@plt+0x7488>  // b.any
  40a5e8:	ldr	x0, [sp, #40]
  40a5ec:	add	x0, x0, #0x1
  40a5f0:	str	x0, [sp, #40]
  40a5f4:	add	x0, sp, #0x38
  40a5f8:	mov	w2, #0xa                   	// #10
  40a5fc:	mov	x1, x0
  40a600:	ldr	x0, [sp, #40]
  40a604:	bl	402f00 <strtol@plt>
  40a608:	mov	w1, w0
  40a60c:	ldr	x0, [sp, #24]
  40a610:	str	w1, [x0]
  40a614:	bl	403100 <__errno_location@plt>
  40a618:	ldr	w0, [x0]
  40a61c:	cmp	w0, #0x0
  40a620:	b.ne	40a650 <ferror@plt+0x7480>  // b.any
  40a624:	ldr	x0, [sp, #56]
  40a628:	cmp	x0, #0x0
  40a62c:	b.eq	40a650 <ferror@plt+0x7480>  // b.none
  40a630:	ldr	x0, [sp, #56]
  40a634:	ldrsb	w0, [x0]
  40a638:	cmp	w0, #0x0
  40a63c:	b.ne	40a650 <ferror@plt+0x7480>  // b.any
  40a640:	ldr	x0, [sp, #56]
  40a644:	ldr	x1, [sp, #40]
  40a648:	cmp	x1, x0
  40a64c:	b.ne	40a78c <ferror@plt+0x75bc>  // b.any
  40a650:	mov	w0, #0xffffffff            	// #-1
  40a654:	b	40a790 <ferror@plt+0x75c0>
  40a658:	add	x0, sp, #0x38
  40a65c:	mov	w2, #0xa                   	// #10
  40a660:	mov	x1, x0
  40a664:	ldr	x0, [sp, #40]
  40a668:	bl	402f00 <strtol@plt>
  40a66c:	mov	w1, w0
  40a670:	ldr	x0, [sp, #32]
  40a674:	str	w1, [x0]
  40a678:	ldr	x0, [sp, #32]
  40a67c:	ldr	w1, [x0]
  40a680:	ldr	x0, [sp, #24]
  40a684:	str	w1, [x0]
  40a688:	bl	403100 <__errno_location@plt>
  40a68c:	ldr	w0, [x0]
  40a690:	cmp	w0, #0x0
  40a694:	b.ne	40a6b4 <ferror@plt+0x74e4>  // b.any
  40a698:	ldr	x0, [sp, #56]
  40a69c:	cmp	x0, #0x0
  40a6a0:	b.eq	40a6b4 <ferror@plt+0x74e4>  // b.none
  40a6a4:	ldr	x0, [sp, #56]
  40a6a8:	ldr	x1, [sp, #40]
  40a6ac:	cmp	x1, x0
  40a6b0:	b.ne	40a6bc <ferror@plt+0x74ec>  // b.any
  40a6b4:	mov	w0, #0xffffffff            	// #-1
  40a6b8:	b	40a790 <ferror@plt+0x75c0>
  40a6bc:	ldr	x0, [sp, #56]
  40a6c0:	ldrsb	w0, [x0]
  40a6c4:	cmp	w0, #0x3a
  40a6c8:	b.ne	40a6f0 <ferror@plt+0x7520>  // b.any
  40a6cc:	ldr	x0, [sp, #56]
  40a6d0:	add	x0, x0, #0x1
  40a6d4:	ldrsb	w0, [x0]
  40a6d8:	cmp	w0, #0x0
  40a6dc:	b.ne	40a6f0 <ferror@plt+0x7520>  // b.any
  40a6e0:	ldr	x0, [sp, #24]
  40a6e4:	ldr	w1, [sp, #20]
  40a6e8:	str	w1, [x0]
  40a6ec:	b	40a78c <ferror@plt+0x75bc>
  40a6f0:	ldr	x0, [sp, #56]
  40a6f4:	ldrsb	w0, [x0]
  40a6f8:	cmp	w0, #0x2d
  40a6fc:	b.eq	40a710 <ferror@plt+0x7540>  // b.none
  40a700:	ldr	x0, [sp, #56]
  40a704:	ldrsb	w0, [x0]
  40a708:	cmp	w0, #0x3a
  40a70c:	b.ne	40a78c <ferror@plt+0x75bc>  // b.any
  40a710:	ldr	x0, [sp, #56]
  40a714:	add	x0, x0, #0x1
  40a718:	str	x0, [sp, #40]
  40a71c:	str	xzr, [sp, #56]
  40a720:	bl	403100 <__errno_location@plt>
  40a724:	str	wzr, [x0]
  40a728:	add	x0, sp, #0x38
  40a72c:	mov	w2, #0xa                   	// #10
  40a730:	mov	x1, x0
  40a734:	ldr	x0, [sp, #40]
  40a738:	bl	402f00 <strtol@plt>
  40a73c:	mov	w1, w0
  40a740:	ldr	x0, [sp, #24]
  40a744:	str	w1, [x0]
  40a748:	bl	403100 <__errno_location@plt>
  40a74c:	ldr	w0, [x0]
  40a750:	cmp	w0, #0x0
  40a754:	b.ne	40a784 <ferror@plt+0x75b4>  // b.any
  40a758:	ldr	x0, [sp, #56]
  40a75c:	cmp	x0, #0x0
  40a760:	b.eq	40a784 <ferror@plt+0x75b4>  // b.none
  40a764:	ldr	x0, [sp, #56]
  40a768:	ldrsb	w0, [x0]
  40a76c:	cmp	w0, #0x0
  40a770:	b.ne	40a784 <ferror@plt+0x75b4>  // b.any
  40a774:	ldr	x0, [sp, #56]
  40a778:	ldr	x1, [sp, #40]
  40a77c:	cmp	x1, x0
  40a780:	b.ne	40a78c <ferror@plt+0x75bc>  // b.any
  40a784:	mov	w0, #0xffffffff            	// #-1
  40a788:	b	40a790 <ferror@plt+0x75c0>
  40a78c:	mov	w0, #0x0                   	// #0
  40a790:	ldp	x29, x30, [sp], #64
  40a794:	ret
  40a798:	sub	sp, sp, #0x20
  40a79c:	str	x0, [sp, #8]
  40a7a0:	str	x1, [sp]
  40a7a4:	ldr	x0, [sp, #8]
  40a7a8:	str	x0, [sp, #24]
  40a7ac:	ldr	x0, [sp]
  40a7b0:	str	xzr, [x0]
  40a7b4:	b	40a7c4 <ferror@plt+0x75f4>
  40a7b8:	ldr	x0, [sp, #24]
  40a7bc:	add	x0, x0, #0x1
  40a7c0:	str	x0, [sp, #24]
  40a7c4:	ldr	x0, [sp, #24]
  40a7c8:	cmp	x0, #0x0
  40a7cc:	b.eq	40a7f4 <ferror@plt+0x7624>  // b.none
  40a7d0:	ldr	x0, [sp, #24]
  40a7d4:	ldrsb	w0, [x0]
  40a7d8:	cmp	w0, #0x2f
  40a7dc:	b.ne	40a7f4 <ferror@plt+0x7624>  // b.any
  40a7e0:	ldr	x0, [sp, #24]
  40a7e4:	add	x0, x0, #0x1
  40a7e8:	ldrsb	w0, [x0]
  40a7ec:	cmp	w0, #0x2f
  40a7f0:	b.eq	40a7b8 <ferror@plt+0x75e8>  // b.none
  40a7f4:	ldr	x0, [sp, #24]
  40a7f8:	cmp	x0, #0x0
  40a7fc:	b.eq	40a810 <ferror@plt+0x7640>  // b.none
  40a800:	ldr	x0, [sp, #24]
  40a804:	ldrsb	w0, [x0]
  40a808:	cmp	w0, #0x0
  40a80c:	b.ne	40a818 <ferror@plt+0x7648>  // b.any
  40a810:	mov	x0, #0x0                   	// #0
  40a814:	b	40a878 <ferror@plt+0x76a8>
  40a818:	ldr	x0, [sp]
  40a81c:	mov	x1, #0x1                   	// #1
  40a820:	str	x1, [x0]
  40a824:	ldr	x0, [sp, #24]
  40a828:	add	x0, x0, #0x1
  40a82c:	str	x0, [sp, #16]
  40a830:	b	40a854 <ferror@plt+0x7684>
  40a834:	ldr	x0, [sp]
  40a838:	ldr	x0, [x0]
  40a83c:	add	x1, x0, #0x1
  40a840:	ldr	x0, [sp]
  40a844:	str	x1, [x0]
  40a848:	ldr	x0, [sp, #16]
  40a84c:	add	x0, x0, #0x1
  40a850:	str	x0, [sp, #16]
  40a854:	ldr	x0, [sp, #16]
  40a858:	ldrsb	w0, [x0]
  40a85c:	cmp	w0, #0x0
  40a860:	b.eq	40a874 <ferror@plt+0x76a4>  // b.none
  40a864:	ldr	x0, [sp, #16]
  40a868:	ldrsb	w0, [x0]
  40a86c:	cmp	w0, #0x2f
  40a870:	b.ne	40a834 <ferror@plt+0x7664>  // b.any
  40a874:	ldr	x0, [sp, #24]
  40a878:	add	sp, sp, #0x20
  40a87c:	ret
  40a880:	stp	x29, x30, [sp, #-64]!
  40a884:	mov	x29, sp
  40a888:	str	x0, [sp, #24]
  40a88c:	str	x1, [sp, #16]
  40a890:	b	40a990 <ferror@plt+0x77c0>
  40a894:	add	x0, sp, #0x28
  40a898:	mov	x1, x0
  40a89c:	ldr	x0, [sp, #24]
  40a8a0:	bl	40a798 <ferror@plt+0x75c8>
  40a8a4:	str	x0, [sp, #56]
  40a8a8:	add	x0, sp, #0x20
  40a8ac:	mov	x1, x0
  40a8b0:	ldr	x0, [sp, #16]
  40a8b4:	bl	40a798 <ferror@plt+0x75c8>
  40a8b8:	str	x0, [sp, #48]
  40a8bc:	ldr	x1, [sp, #40]
  40a8c0:	ldr	x0, [sp, #32]
  40a8c4:	add	x0, x1, x0
  40a8c8:	cmp	x0, #0x0
  40a8cc:	b.ne	40a8d8 <ferror@plt+0x7708>  // b.any
  40a8d0:	mov	w0, #0x1                   	// #1
  40a8d4:	b	40a9ac <ferror@plt+0x77dc>
  40a8d8:	ldr	x1, [sp, #40]
  40a8dc:	ldr	x0, [sp, #32]
  40a8e0:	add	x0, x1, x0
  40a8e4:	cmp	x0, #0x1
  40a8e8:	b.ne	40a92c <ferror@plt+0x775c>  // b.any
  40a8ec:	ldr	x0, [sp, #56]
  40a8f0:	cmp	x0, #0x0
  40a8f4:	b.eq	40a908 <ferror@plt+0x7738>  // b.none
  40a8f8:	ldr	x0, [sp, #56]
  40a8fc:	ldrsb	w0, [x0]
  40a900:	cmp	w0, #0x2f
  40a904:	b.eq	40a924 <ferror@plt+0x7754>  // b.none
  40a908:	ldr	x0, [sp, #48]
  40a90c:	cmp	x0, #0x0
  40a910:	b.eq	40a92c <ferror@plt+0x775c>  // b.none
  40a914:	ldr	x0, [sp, #48]
  40a918:	ldrsb	w0, [x0]
  40a91c:	cmp	w0, #0x2f
  40a920:	b.ne	40a92c <ferror@plt+0x775c>  // b.any
  40a924:	mov	w0, #0x1                   	// #1
  40a928:	b	40a9ac <ferror@plt+0x77dc>
  40a92c:	ldr	x0, [sp, #56]
  40a930:	cmp	x0, #0x0
  40a934:	b.eq	40a9a8 <ferror@plt+0x77d8>  // b.none
  40a938:	ldr	x0, [sp, #48]
  40a93c:	cmp	x0, #0x0
  40a940:	b.eq	40a9a8 <ferror@plt+0x77d8>  // b.none
  40a944:	ldr	x1, [sp, #40]
  40a948:	ldr	x0, [sp, #32]
  40a94c:	cmp	x1, x0
  40a950:	b.ne	40a9a8 <ferror@plt+0x77d8>  // b.any
  40a954:	ldr	x0, [sp, #40]
  40a958:	mov	x2, x0
  40a95c:	ldr	x1, [sp, #48]
  40a960:	ldr	x0, [sp, #56]
  40a964:	bl	402c90 <strncmp@plt>
  40a968:	cmp	w0, #0x0
  40a96c:	b.ne	40a9a8 <ferror@plt+0x77d8>  // b.any
  40a970:	ldr	x0, [sp, #40]
  40a974:	ldr	x1, [sp, #56]
  40a978:	add	x0, x1, x0
  40a97c:	str	x0, [sp, #24]
  40a980:	ldr	x0, [sp, #32]
  40a984:	ldr	x1, [sp, #48]
  40a988:	add	x0, x1, x0
  40a98c:	str	x0, [sp, #16]
  40a990:	ldr	x0, [sp, #24]
  40a994:	cmp	x0, #0x0
  40a998:	b.eq	40a9a8 <ferror@plt+0x77d8>  // b.none
  40a99c:	ldr	x0, [sp, #16]
  40a9a0:	cmp	x0, #0x0
  40a9a4:	b.ne	40a894 <ferror@plt+0x76c4>  // b.any
  40a9a8:	mov	w0, #0x0                   	// #0
  40a9ac:	ldp	x29, x30, [sp], #64
  40a9b0:	ret
  40a9b4:	stp	x29, x30, [sp, #-64]!
  40a9b8:	mov	x29, sp
  40a9bc:	str	x0, [sp, #40]
  40a9c0:	str	x1, [sp, #32]
  40a9c4:	str	x2, [sp, #24]
  40a9c8:	ldr	x0, [sp, #40]
  40a9cc:	cmp	x0, #0x0
  40a9d0:	b.ne	40a9f0 <ferror@plt+0x7820>  // b.any
  40a9d4:	ldr	x0, [sp, #32]
  40a9d8:	cmp	x0, #0x0
  40a9dc:	b.ne	40a9f0 <ferror@plt+0x7820>  // b.any
  40a9e0:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40a9e4:	add	x0, x0, #0xe70
  40a9e8:	bl	402dd0 <strdup@plt>
  40a9ec:	b	40ab14 <ferror@plt+0x7944>
  40a9f0:	ldr	x0, [sp, #40]
  40a9f4:	cmp	x0, #0x0
  40a9f8:	b.ne	40aa0c <ferror@plt+0x783c>  // b.any
  40a9fc:	ldr	x1, [sp, #24]
  40aa00:	ldr	x0, [sp, #32]
  40aa04:	bl	402fe0 <strndup@plt>
  40aa08:	b	40ab14 <ferror@plt+0x7944>
  40aa0c:	ldr	x0, [sp, #32]
  40aa10:	cmp	x0, #0x0
  40aa14:	b.ne	40aa24 <ferror@plt+0x7854>  // b.any
  40aa18:	ldr	x0, [sp, #40]
  40aa1c:	bl	402dd0 <strdup@plt>
  40aa20:	b	40ab14 <ferror@plt+0x7944>
  40aa24:	ldr	x0, [sp, #40]
  40aa28:	cmp	x0, #0x0
  40aa2c:	b.ne	40aa50 <ferror@plt+0x7880>  // b.any
  40aa30:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40aa34:	add	x3, x0, #0xed0
  40aa38:	mov	w2, #0x383                 	// #899
  40aa3c:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40aa40:	add	x1, x0, #0xe78
  40aa44:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40aa48:	add	x0, x0, #0xe88
  40aa4c:	bl	4030f0 <__assert_fail@plt>
  40aa50:	ldr	x0, [sp, #32]
  40aa54:	cmp	x0, #0x0
  40aa58:	b.ne	40aa7c <ferror@plt+0x78ac>  // b.any
  40aa5c:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40aa60:	add	x3, x0, #0xed0
  40aa64:	mov	w2, #0x384                 	// #900
  40aa68:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40aa6c:	add	x1, x0, #0xe78
  40aa70:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40aa74:	add	x0, x0, #0xe90
  40aa78:	bl	4030f0 <__assert_fail@plt>
  40aa7c:	ldr	x0, [sp, #40]
  40aa80:	bl	402a00 <strlen@plt>
  40aa84:	str	x0, [sp, #56]
  40aa88:	ldr	x0, [sp, #56]
  40aa8c:	mvn	x0, x0
  40aa90:	ldr	x1, [sp, #24]
  40aa94:	cmp	x1, x0
  40aa98:	b.ls	40aaa4 <ferror@plt+0x78d4>  // b.plast
  40aa9c:	mov	x0, #0x0                   	// #0
  40aaa0:	b	40ab14 <ferror@plt+0x7944>
  40aaa4:	ldr	x1, [sp, #56]
  40aaa8:	ldr	x0, [sp, #24]
  40aaac:	add	x0, x1, x0
  40aab0:	add	x0, x0, #0x1
  40aab4:	bl	402c70 <malloc@plt>
  40aab8:	str	x0, [sp, #48]
  40aabc:	ldr	x0, [sp, #48]
  40aac0:	cmp	x0, #0x0
  40aac4:	b.ne	40aad0 <ferror@plt+0x7900>  // b.any
  40aac8:	mov	x0, #0x0                   	// #0
  40aacc:	b	40ab14 <ferror@plt+0x7944>
  40aad0:	ldr	x2, [sp, #56]
  40aad4:	ldr	x1, [sp, #40]
  40aad8:	ldr	x0, [sp, #48]
  40aadc:	bl	402990 <memcpy@plt>
  40aae0:	ldr	x1, [sp, #48]
  40aae4:	ldr	x0, [sp, #56]
  40aae8:	add	x0, x1, x0
  40aaec:	ldr	x2, [sp, #24]
  40aaf0:	ldr	x1, [sp, #32]
  40aaf4:	bl	402990 <memcpy@plt>
  40aaf8:	ldr	x1, [sp, #56]
  40aafc:	ldr	x0, [sp, #24]
  40ab00:	add	x0, x1, x0
  40ab04:	ldr	x1, [sp, #48]
  40ab08:	add	x0, x1, x0
  40ab0c:	strb	wzr, [x0]
  40ab10:	ldr	x0, [sp, #48]
  40ab14:	ldp	x29, x30, [sp], #64
  40ab18:	ret
  40ab1c:	stp	x29, x30, [sp, #-32]!
  40ab20:	mov	x29, sp
  40ab24:	str	x0, [sp, #24]
  40ab28:	str	x1, [sp, #16]
  40ab2c:	ldr	x0, [sp, #16]
  40ab30:	cmp	x0, #0x0
  40ab34:	b.eq	40ab44 <ferror@plt+0x7974>  // b.none
  40ab38:	ldr	x0, [sp, #16]
  40ab3c:	bl	402a00 <strlen@plt>
  40ab40:	b	40ab48 <ferror@plt+0x7978>
  40ab44:	mov	x0, #0x0                   	// #0
  40ab48:	mov	x2, x0
  40ab4c:	ldr	x1, [sp, #16]
  40ab50:	ldr	x0, [sp, #24]
  40ab54:	bl	40a9b4 <ferror@plt+0x77e4>
  40ab58:	ldp	x29, x30, [sp], #32
  40ab5c:	ret
  40ab60:	stp	x29, x30, [sp, #-304]!
  40ab64:	mov	x29, sp
  40ab68:	str	x0, [sp, #56]
  40ab6c:	str	x1, [sp, #48]
  40ab70:	str	x2, [sp, #256]
  40ab74:	str	x3, [sp, #264]
  40ab78:	str	x4, [sp, #272]
  40ab7c:	str	x5, [sp, #280]
  40ab80:	str	x6, [sp, #288]
  40ab84:	str	x7, [sp, #296]
  40ab88:	str	q0, [sp, #128]
  40ab8c:	str	q1, [sp, #144]
  40ab90:	str	q2, [sp, #160]
  40ab94:	str	q3, [sp, #176]
  40ab98:	str	q4, [sp, #192]
  40ab9c:	str	q5, [sp, #208]
  40aba0:	str	q6, [sp, #224]
  40aba4:	str	q7, [sp, #240]
  40aba8:	add	x0, sp, #0x130
  40abac:	str	x0, [sp, #80]
  40abb0:	add	x0, sp, #0x130
  40abb4:	str	x0, [sp, #88]
  40abb8:	add	x0, sp, #0x100
  40abbc:	str	x0, [sp, #96]
  40abc0:	mov	w0, #0xffffffd0            	// #-48
  40abc4:	str	w0, [sp, #104]
  40abc8:	mov	w0, #0xffffff80            	// #-128
  40abcc:	str	w0, [sp, #108]
  40abd0:	add	x2, sp, #0x10
  40abd4:	add	x3, sp, #0x50
  40abd8:	ldp	x0, x1, [x3]
  40abdc:	stp	x0, x1, [x2]
  40abe0:	ldp	x0, x1, [x3, #16]
  40abe4:	stp	x0, x1, [x2, #16]
  40abe8:	add	x1, sp, #0x10
  40abec:	add	x0, sp, #0x48
  40abf0:	mov	x2, x1
  40abf4:	ldr	x1, [sp, #48]
  40abf8:	bl	402fc0 <vasprintf@plt>
  40abfc:	str	w0, [sp, #124]
  40ac00:	ldr	w0, [sp, #124]
  40ac04:	cmp	w0, #0x0
  40ac08:	b.ge	40ac14 <ferror@plt+0x7a44>  // b.tcont
  40ac0c:	mov	x0, #0x0                   	// #0
  40ac10:	b	40ac3c <ferror@plt+0x7a6c>
  40ac14:	ldr	x0, [sp, #72]
  40ac18:	ldrsw	x1, [sp, #124]
  40ac1c:	mov	x2, x1
  40ac20:	mov	x1, x0
  40ac24:	ldr	x0, [sp, #56]
  40ac28:	bl	40a9b4 <ferror@plt+0x77e4>
  40ac2c:	str	x0, [sp, #112]
  40ac30:	ldr	x0, [sp, #72]
  40ac34:	bl	402f50 <free@plt>
  40ac38:	ldr	x0, [sp, #112]
  40ac3c:	ldp	x29, x30, [sp], #304
  40ac40:	ret
  40ac44:	stp	x29, x30, [sp, #-48]!
  40ac48:	mov	x29, sp
  40ac4c:	str	x0, [sp, #24]
  40ac50:	str	x1, [sp, #16]
  40ac54:	str	wzr, [sp, #44]
  40ac58:	str	wzr, [sp, #40]
  40ac5c:	b	40acc8 <ferror@plt+0x7af8>
  40ac60:	ldr	w0, [sp, #44]
  40ac64:	cmp	w0, #0x0
  40ac68:	b.eq	40ac74 <ferror@plt+0x7aa4>  // b.none
  40ac6c:	str	wzr, [sp, #44]
  40ac70:	b	40acbc <ferror@plt+0x7aec>
  40ac74:	ldrsw	x0, [sp, #40]
  40ac78:	ldr	x1, [sp, #24]
  40ac7c:	add	x0, x1, x0
  40ac80:	ldrsb	w0, [x0]
  40ac84:	cmp	w0, #0x5c
  40ac88:	b.ne	40ac98 <ferror@plt+0x7ac8>  // b.any
  40ac8c:	mov	w0, #0x1                   	// #1
  40ac90:	str	w0, [sp, #44]
  40ac94:	b	40acbc <ferror@plt+0x7aec>
  40ac98:	ldrsw	x0, [sp, #40]
  40ac9c:	ldr	x1, [sp, #24]
  40aca0:	add	x0, x1, x0
  40aca4:	ldrsb	w0, [x0]
  40aca8:	mov	w1, w0
  40acac:	ldr	x0, [sp, #16]
  40acb0:	bl	403000 <strchr@plt>
  40acb4:	cmp	x0, #0x0
  40acb8:	b.ne	40ace4 <ferror@plt+0x7b14>  // b.any
  40acbc:	ldr	w0, [sp, #40]
  40acc0:	add	w0, w0, #0x1
  40acc4:	str	w0, [sp, #40]
  40acc8:	ldrsw	x0, [sp, #40]
  40accc:	ldr	x1, [sp, #24]
  40acd0:	add	x0, x1, x0
  40acd4:	ldrsb	w0, [x0]
  40acd8:	cmp	w0, #0x0
  40acdc:	b.ne	40ac60 <ferror@plt+0x7a90>  // b.any
  40ace0:	b	40ace8 <ferror@plt+0x7b18>
  40ace4:	nop
  40ace8:	ldr	w1, [sp, #40]
  40acec:	ldr	w0, [sp, #44]
  40acf0:	sub	w0, w1, w0
  40acf4:	sxtw	x0, w0
  40acf8:	ldp	x29, x30, [sp], #48
  40acfc:	ret
  40ad00:	stp	x29, x30, [sp, #-64]!
  40ad04:	mov	x29, sp
  40ad08:	str	x0, [sp, #40]
  40ad0c:	str	x1, [sp, #32]
  40ad10:	str	x2, [sp, #24]
  40ad14:	str	w3, [sp, #20]
  40ad18:	ldr	x0, [sp, #40]
  40ad1c:	ldr	x0, [x0]
  40ad20:	str	x0, [sp, #56]
  40ad24:	ldr	x0, [sp, #56]
  40ad28:	ldrsb	w0, [x0]
  40ad2c:	cmp	w0, #0x0
  40ad30:	b.ne	40ad70 <ferror@plt+0x7ba0>  // b.any
  40ad34:	ldr	x0, [sp, #40]
  40ad38:	ldr	x0, [x0]
  40ad3c:	ldrsb	w0, [x0]
  40ad40:	cmp	w0, #0x0
  40ad44:	b.eq	40ad68 <ferror@plt+0x7b98>  // b.none
  40ad48:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40ad4c:	add	x3, x0, #0xee0
  40ad50:	mov	w2, #0x3c6                 	// #966
  40ad54:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40ad58:	add	x1, x0, #0xe78
  40ad5c:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40ad60:	add	x0, x0, #0xe98
  40ad64:	bl	4030f0 <__assert_fail@plt>
  40ad68:	mov	x0, #0x0                   	// #0
  40ad6c:	b	40afa0 <ferror@plt+0x7dd0>
  40ad70:	ldr	x1, [sp, #24]
  40ad74:	ldr	x0, [sp, #56]
  40ad78:	bl	402ff0 <strspn@plt>
  40ad7c:	mov	x1, x0
  40ad80:	ldr	x0, [sp, #56]
  40ad84:	add	x0, x0, x1
  40ad88:	str	x0, [sp, #56]
  40ad8c:	ldr	x0, [sp, #56]
  40ad90:	ldrsb	w0, [x0]
  40ad94:	cmp	w0, #0x0
  40ad98:	b.ne	40adb0 <ferror@plt+0x7be0>  // b.any
  40ad9c:	ldr	x0, [sp, #40]
  40ada0:	ldr	x1, [sp, #56]
  40ada4:	str	x1, [x0]
  40ada8:	mov	x0, #0x0                   	// #0
  40adac:	b	40afa0 <ferror@plt+0x7dd0>
  40adb0:	ldr	w0, [sp, #20]
  40adb4:	cmp	w0, #0x0
  40adb8:	b.eq	40aed4 <ferror@plt+0x7d04>  // b.none
  40adbc:	ldr	x0, [sp, #56]
  40adc0:	ldrsb	w0, [x0]
  40adc4:	mov	w1, w0
  40adc8:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40adcc:	add	x0, x0, #0xea8
  40add0:	bl	403000 <strchr@plt>
  40add4:	cmp	x0, #0x0
  40add8:	b.eq	40aed4 <ferror@plt+0x7d04>  // b.none
  40addc:	ldr	x0, [sp, #56]
  40ade0:	ldrsb	w0, [x0]
  40ade4:	strb	w0, [sp, #48]
  40ade8:	strb	wzr, [sp, #49]
  40adec:	ldr	x0, [sp, #56]
  40adf0:	add	x0, x0, #0x1
  40adf4:	add	x1, sp, #0x30
  40adf8:	bl	40ac44 <ferror@plt+0x7a74>
  40adfc:	mov	x1, x0
  40ae00:	ldr	x0, [sp, #32]
  40ae04:	str	x1, [x0]
  40ae08:	ldr	x0, [sp, #32]
  40ae0c:	ldr	x0, [x0]
  40ae10:	add	x0, x0, #0x1
  40ae14:	ldr	x1, [sp, #56]
  40ae18:	add	x0, x1, x0
  40ae1c:	ldrsb	w0, [x0]
  40ae20:	cmp	w0, #0x0
  40ae24:	b.eq	40ae98 <ferror@plt+0x7cc8>  // b.none
  40ae28:	ldr	x0, [sp, #32]
  40ae2c:	ldr	x0, [x0]
  40ae30:	add	x0, x0, #0x1
  40ae34:	ldr	x1, [sp, #56]
  40ae38:	add	x0, x1, x0
  40ae3c:	ldrsb	w1, [x0]
  40ae40:	ldrsb	w0, [sp, #48]
  40ae44:	cmp	w1, w0
  40ae48:	b.ne	40ae98 <ferror@plt+0x7cc8>  // b.any
  40ae4c:	ldr	x0, [sp, #32]
  40ae50:	ldr	x0, [x0]
  40ae54:	add	x0, x0, #0x2
  40ae58:	ldr	x1, [sp, #56]
  40ae5c:	add	x0, x1, x0
  40ae60:	ldrsb	w0, [x0]
  40ae64:	cmp	w0, #0x0
  40ae68:	b.eq	40aeac <ferror@plt+0x7cdc>  // b.none
  40ae6c:	ldr	x0, [sp, #32]
  40ae70:	ldr	x0, [x0]
  40ae74:	add	x0, x0, #0x2
  40ae78:	ldr	x1, [sp, #56]
  40ae7c:	add	x0, x1, x0
  40ae80:	ldrsb	w0, [x0]
  40ae84:	mov	w1, w0
  40ae88:	ldr	x0, [sp, #24]
  40ae8c:	bl	403000 <strchr@plt>
  40ae90:	cmp	x0, #0x0
  40ae94:	b.ne	40aeac <ferror@plt+0x7cdc>  // b.any
  40ae98:	ldr	x0, [sp, #40]
  40ae9c:	ldr	x1, [sp, #56]
  40aea0:	str	x1, [x0]
  40aea4:	mov	x0, #0x0                   	// #0
  40aea8:	b	40afa0 <ferror@plt+0x7dd0>
  40aeac:	ldr	x0, [sp, #56]
  40aeb0:	add	x1, x0, #0x1
  40aeb4:	str	x1, [sp, #56]
  40aeb8:	ldr	x1, [sp, #32]
  40aebc:	ldr	x1, [x1]
  40aec0:	add	x1, x1, #0x2
  40aec4:	add	x1, x0, x1
  40aec8:	ldr	x0, [sp, #40]
  40aecc:	str	x1, [x0]
  40aed0:	b	40af9c <ferror@plt+0x7dcc>
  40aed4:	ldr	w0, [sp, #20]
  40aed8:	cmp	w0, #0x0
  40aedc:	b.eq	40af6c <ferror@plt+0x7d9c>  // b.none
  40aee0:	ldr	x1, [sp, #24]
  40aee4:	ldr	x0, [sp, #56]
  40aee8:	bl	40ac44 <ferror@plt+0x7a74>
  40aeec:	mov	x1, x0
  40aef0:	ldr	x0, [sp, #32]
  40aef4:	str	x1, [x0]
  40aef8:	ldr	x0, [sp, #32]
  40aefc:	ldr	x0, [x0]
  40af00:	ldr	x1, [sp, #56]
  40af04:	add	x0, x1, x0
  40af08:	ldrsb	w0, [x0]
  40af0c:	cmp	w0, #0x0
  40af10:	b.eq	40af50 <ferror@plt+0x7d80>  // b.none
  40af14:	ldr	x0, [sp, #32]
  40af18:	ldr	x0, [x0]
  40af1c:	ldr	x1, [sp, #56]
  40af20:	add	x0, x1, x0
  40af24:	ldrsb	w0, [x0]
  40af28:	mov	w1, w0
  40af2c:	ldr	x0, [sp, #24]
  40af30:	bl	403000 <strchr@plt>
  40af34:	cmp	x0, #0x0
  40af38:	b.ne	40af50 <ferror@plt+0x7d80>  // b.any
  40af3c:	ldr	x0, [sp, #40]
  40af40:	ldr	x1, [sp, #56]
  40af44:	str	x1, [x0]
  40af48:	mov	x0, #0x0                   	// #0
  40af4c:	b	40afa0 <ferror@plt+0x7dd0>
  40af50:	ldr	x0, [sp, #32]
  40af54:	ldr	x0, [x0]
  40af58:	ldr	x1, [sp, #56]
  40af5c:	add	x1, x1, x0
  40af60:	ldr	x0, [sp, #40]
  40af64:	str	x1, [x0]
  40af68:	b	40af9c <ferror@plt+0x7dcc>
  40af6c:	ldr	x1, [sp, #24]
  40af70:	ldr	x0, [sp, #56]
  40af74:	bl	4030c0 <strcspn@plt>
  40af78:	mov	x1, x0
  40af7c:	ldr	x0, [sp, #32]
  40af80:	str	x1, [x0]
  40af84:	ldr	x0, [sp, #32]
  40af88:	ldr	x0, [x0]
  40af8c:	ldr	x1, [sp, #56]
  40af90:	add	x1, x1, x0
  40af94:	ldr	x0, [sp, #40]
  40af98:	str	x1, [x0]
  40af9c:	ldr	x0, [sp, #56]
  40afa0:	ldp	x29, x30, [sp], #64
  40afa4:	ret
  40afa8:	stp	x29, x30, [sp, #-48]!
  40afac:	mov	x29, sp
  40afb0:	str	x0, [sp, #24]
  40afb4:	ldr	x0, [sp, #24]
  40afb8:	bl	402cc0 <fgetc@plt>
  40afbc:	str	w0, [sp, #44]
  40afc0:	ldr	w0, [sp, #44]
  40afc4:	cmn	w0, #0x1
  40afc8:	b.ne	40afd4 <ferror@plt+0x7e04>  // b.any
  40afcc:	mov	w0, #0x1                   	// #1
  40afd0:	b	40afe4 <ferror@plt+0x7e14>
  40afd4:	ldr	w0, [sp, #44]
  40afd8:	cmp	w0, #0xa
  40afdc:	b.ne	40afb4 <ferror@plt+0x7de4>  // b.any
  40afe0:	mov	w0, #0x0                   	// #0
  40afe4:	ldp	x29, x30, [sp], #48
  40afe8:	ret
  40afec:	stp	x29, x30, [sp, #-48]!
  40aff0:	mov	x29, sp
  40aff4:	str	x0, [sp, #24]
  40aff8:	str	x1, [sp, #16]
  40affc:	ldr	x0, [sp, #16]
  40b000:	cmp	x0, #0x0
  40b004:	b.eq	40b014 <ferror@plt+0x7e44>  // b.none
  40b008:	ldr	x0, [sp, #16]
  40b00c:	bl	402a00 <strlen@plt>
  40b010:	b	40b018 <ferror@plt+0x7e48>
  40b014:	mov	x0, #0x0                   	// #0
  40b018:	str	x0, [sp, #40]
  40b01c:	ldr	x0, [sp, #24]
  40b020:	cmp	x0, #0x0
  40b024:	b.eq	40b05c <ferror@plt+0x7e8c>  // b.none
  40b028:	ldr	x0, [sp, #40]
  40b02c:	cmp	x0, #0x0
  40b030:	b.eq	40b05c <ferror@plt+0x7e8c>  // b.none
  40b034:	ldr	x2, [sp, #40]
  40b038:	ldr	x1, [sp, #16]
  40b03c:	ldr	x0, [sp, #24]
  40b040:	bl	402c90 <strncmp@plt>
  40b044:	cmp	w0, #0x0
  40b048:	b.ne	40b05c <ferror@plt+0x7e8c>  // b.any
  40b04c:	ldr	x1, [sp, #24]
  40b050:	ldr	x0, [sp, #40]
  40b054:	add	x0, x1, x0
  40b058:	b	40b060 <ferror@plt+0x7e90>
  40b05c:	mov	x0, #0x0                   	// #0
  40b060:	ldp	x29, x30, [sp], #48
  40b064:	ret
  40b068:	stp	x29, x30, [sp, #-48]!
  40b06c:	mov	x29, sp
  40b070:	str	x0, [sp, #24]
  40b074:	str	x1, [sp, #16]
  40b078:	ldr	x0, [sp, #16]
  40b07c:	cmp	x0, #0x0
  40b080:	b.eq	40b090 <ferror@plt+0x7ec0>  // b.none
  40b084:	ldr	x0, [sp, #16]
  40b088:	bl	402a00 <strlen@plt>
  40b08c:	b	40b094 <ferror@plt+0x7ec4>
  40b090:	mov	x0, #0x0                   	// #0
  40b094:	str	x0, [sp, #40]
  40b098:	ldr	x0, [sp, #24]
  40b09c:	cmp	x0, #0x0
  40b0a0:	b.eq	40b0d8 <ferror@plt+0x7f08>  // b.none
  40b0a4:	ldr	x0, [sp, #40]
  40b0a8:	cmp	x0, #0x0
  40b0ac:	b.eq	40b0d8 <ferror@plt+0x7f08>  // b.none
  40b0b0:	ldr	x2, [sp, #40]
  40b0b4:	ldr	x1, [sp, #16]
  40b0b8:	ldr	x0, [sp, #24]
  40b0bc:	bl	402fa0 <strncasecmp@plt>
  40b0c0:	cmp	w0, #0x0
  40b0c4:	b.ne	40b0d8 <ferror@plt+0x7f08>  // b.any
  40b0c8:	ldr	x1, [sp, #24]
  40b0cc:	ldr	x0, [sp, #40]
  40b0d0:	add	x0, x1, x0
  40b0d4:	b	40b0dc <ferror@plt+0x7f0c>
  40b0d8:	mov	x0, #0x0                   	// #0
  40b0dc:	ldp	x29, x30, [sp], #48
  40b0e0:	ret
  40b0e4:	stp	x29, x30, [sp, #-48]!
  40b0e8:	mov	x29, sp
  40b0ec:	str	x0, [sp, #24]
  40b0f0:	str	x1, [sp, #16]
  40b0f4:	ldr	x0, [sp, #24]
  40b0f8:	cmp	x0, #0x0
  40b0fc:	b.eq	40b10c <ferror@plt+0x7f3c>  // b.none
  40b100:	ldr	x0, [sp, #24]
  40b104:	bl	402a00 <strlen@plt>
  40b108:	b	40b110 <ferror@plt+0x7f40>
  40b10c:	mov	x0, #0x0                   	// #0
  40b110:	str	x0, [sp, #40]
  40b114:	ldr	x0, [sp, #16]
  40b118:	cmp	x0, #0x0
  40b11c:	b.eq	40b12c <ferror@plt+0x7f5c>  // b.none
  40b120:	ldr	x0, [sp, #16]
  40b124:	bl	402a00 <strlen@plt>
  40b128:	b	40b130 <ferror@plt+0x7f60>
  40b12c:	mov	x0, #0x0                   	// #0
  40b130:	str	x0, [sp, #32]
  40b134:	ldr	x0, [sp, #32]
  40b138:	cmp	x0, #0x0
  40b13c:	b.ne	40b150 <ferror@plt+0x7f80>  // b.any
  40b140:	ldr	x1, [sp, #24]
  40b144:	ldr	x0, [sp, #40]
  40b148:	add	x0, x1, x0
  40b14c:	b	40b1ac <ferror@plt+0x7fdc>
  40b150:	ldr	x1, [sp, #40]
  40b154:	ldr	x0, [sp, #32]
  40b158:	cmp	x1, x0
  40b15c:	b.cs	40b168 <ferror@plt+0x7f98>  // b.hs, b.nlast
  40b160:	mov	x0, #0x0                   	// #0
  40b164:	b	40b1ac <ferror@plt+0x7fdc>
  40b168:	ldr	x1, [sp, #40]
  40b16c:	ldr	x0, [sp, #32]
  40b170:	sub	x0, x1, x0
  40b174:	ldr	x1, [sp, #24]
  40b178:	add	x0, x1, x0
  40b17c:	ldr	x2, [sp, #32]
  40b180:	ldr	x1, [sp, #16]
  40b184:	bl	402e80 <memcmp@plt>
  40b188:	cmp	w0, #0x0
  40b18c:	b.eq	40b198 <ferror@plt+0x7fc8>  // b.none
  40b190:	mov	x0, #0x0                   	// #0
  40b194:	b	40b1ac <ferror@plt+0x7fdc>
  40b198:	ldr	x1, [sp, #40]
  40b19c:	ldr	x0, [sp, #32]
  40b1a0:	sub	x0, x1, x0
  40b1a4:	ldr	x1, [sp, #24]
  40b1a8:	add	x0, x1, x0
  40b1ac:	ldp	x29, x30, [sp], #48
  40b1b0:	ret
  40b1b4:	stp	x29, x30, [sp, #-128]!
  40b1b8:	mov	x29, sp
  40b1bc:	str	x19, [sp, #16]
  40b1c0:	str	x0, [sp, #40]
  40b1c4:	str	x1, [sp, #32]
  40b1c8:	str	xzr, [sp, #112]
  40b1cc:	str	wzr, [sp, #108]
  40b1d0:	ldr	x0, [sp, #40]
  40b1d4:	cmp	x0, #0x0
  40b1d8:	b.ne	40b1fc <ferror@plt+0x802c>  // b.any
  40b1dc:	adrp	x0, 40f000 <ferror@plt+0xbe30>
  40b1e0:	add	x3, x0, #0xb0
  40b1e4:	mov	w2, #0x4d                  	// #77
  40b1e8:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40b1ec:	add	x1, x0, #0xee8
  40b1f0:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40b1f4:	add	x0, x0, #0xef8
  40b1f8:	bl	4030f0 <__assert_fail@plt>
  40b1fc:	ldr	x0, [sp, #32]
  40b200:	cmp	x0, #0x0
  40b204:	b.ne	40b228 <ferror@plt+0x8058>  // b.any
  40b208:	adrp	x0, 40f000 <ferror@plt+0xbe30>
  40b20c:	add	x3, x0, #0xb0
  40b210:	mov	w2, #0x4e                  	// #78
  40b214:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40b218:	add	x1, x0, #0xee8
  40b21c:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40b220:	add	x0, x0, #0xf00
  40b224:	bl	4030f0 <__assert_fail@plt>
  40b228:	ldr	x0, [sp, #40]
  40b22c:	str	x0, [sp, #120]
  40b230:	str	xzr, [sp, #96]
  40b234:	str	wzr, [sp, #88]
  40b238:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40b23c:	add	x1, x0, #0xf08
  40b240:	ldr	x0, [sp, #120]
  40b244:	bl	402ff0 <strspn@plt>
  40b248:	mov	x1, x0
  40b24c:	ldr	x0, [sp, #120]
  40b250:	add	x0, x0, x1
  40b254:	str	x0, [sp, #120]
  40b258:	ldr	x0, [sp, #120]
  40b25c:	ldrsb	w0, [x0]
  40b260:	cmp	w0, #0x0
  40b264:	b.ne	40b290 <ferror@plt+0x80c0>  // b.any
  40b268:	ldr	w0, [sp, #108]
  40b26c:	cmp	w0, #0x0
  40b270:	b.ne	40b27c <ferror@plt+0x80ac>  // b.any
  40b274:	mov	w0, #0xffffffea            	// #-22
  40b278:	b	40b4d8 <ferror@plt+0x8308>
  40b27c:	ldr	x0, [sp, #32]
  40b280:	ldr	x1, [sp, #112]
  40b284:	str	x1, [x0]
  40b288:	mov	w0, #0x0                   	// #0
  40b28c:	b	40b4d8 <ferror@plt+0x8308>
  40b290:	bl	403100 <__errno_location@plt>
  40b294:	str	wzr, [x0]
  40b298:	add	x0, sp, #0x38
  40b29c:	mov	w2, #0xa                   	// #10
  40b2a0:	mov	x1, x0
  40b2a4:	ldr	x0, [sp, #120]
  40b2a8:	bl	402ab0 <strtoll@plt>
  40b2ac:	str	x0, [sp, #72]
  40b2b0:	bl	403100 <__errno_location@plt>
  40b2b4:	ldr	w0, [x0]
  40b2b8:	cmp	w0, #0x0
  40b2bc:	b.le	40b2d0 <ferror@plt+0x8100>
  40b2c0:	bl	403100 <__errno_location@plt>
  40b2c4:	ldr	w0, [x0]
  40b2c8:	neg	w0, w0
  40b2cc:	b	40b4d8 <ferror@plt+0x8308>
  40b2d0:	ldr	x0, [sp, #72]
  40b2d4:	cmp	x0, #0x0
  40b2d8:	b.ge	40b2e4 <ferror@plt+0x8114>  // b.tcont
  40b2dc:	mov	w0, #0xffffffde            	// #-34
  40b2e0:	b	40b4d8 <ferror@plt+0x8308>
  40b2e4:	ldr	x0, [sp, #56]
  40b2e8:	ldrsb	w0, [x0]
  40b2ec:	cmp	w0, #0x2e
  40b2f0:	b.ne	40b380 <ferror@plt+0x81b0>  // b.any
  40b2f4:	ldr	x0, [sp, #56]
  40b2f8:	add	x0, x0, #0x1
  40b2fc:	str	x0, [sp, #64]
  40b300:	bl	403100 <__errno_location@plt>
  40b304:	str	wzr, [x0]
  40b308:	add	x0, sp, #0x38
  40b30c:	mov	w2, #0xa                   	// #10
  40b310:	mov	x1, x0
  40b314:	ldr	x0, [sp, #64]
  40b318:	bl	402ab0 <strtoll@plt>
  40b31c:	str	x0, [sp, #96]
  40b320:	bl	403100 <__errno_location@plt>
  40b324:	ldr	w0, [x0]
  40b328:	cmp	w0, #0x0
  40b32c:	b.le	40b340 <ferror@plt+0x8170>
  40b330:	bl	403100 <__errno_location@plt>
  40b334:	ldr	w0, [x0]
  40b338:	neg	w0, w0
  40b33c:	b	40b4d8 <ferror@plt+0x8308>
  40b340:	ldr	x0, [sp, #96]
  40b344:	cmp	x0, #0x0
  40b348:	b.ge	40b354 <ferror@plt+0x8184>  // b.tcont
  40b34c:	mov	w0, #0xffffffde            	// #-34
  40b350:	b	40b4d8 <ferror@plt+0x8308>
  40b354:	ldr	x0, [sp, #56]
  40b358:	ldr	x1, [sp, #64]
  40b35c:	cmp	x1, x0
  40b360:	b.ne	40b36c <ferror@plt+0x819c>  // b.any
  40b364:	mov	w0, #0xffffffea            	// #-22
  40b368:	b	40b4d8 <ferror@plt+0x8308>
  40b36c:	ldr	x1, [sp, #56]
  40b370:	ldr	x0, [sp, #64]
  40b374:	sub	x0, x1, x0
  40b378:	str	w0, [sp, #88]
  40b37c:	b	40b398 <ferror@plt+0x81c8>
  40b380:	ldr	x0, [sp, #56]
  40b384:	ldr	x1, [sp, #120]
  40b388:	cmp	x1, x0
  40b38c:	b.ne	40b398 <ferror@plt+0x81c8>  // b.any
  40b390:	mov	w0, #0xffffffea            	// #-22
  40b394:	b	40b4d8 <ferror@plt+0x8308>
  40b398:	ldr	x19, [sp, #56]
  40b39c:	ldr	x2, [sp, #56]
  40b3a0:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40b3a4:	add	x1, x0, #0xf08
  40b3a8:	mov	x0, x2
  40b3ac:	bl	402ff0 <strspn@plt>
  40b3b0:	add	x0, x19, x0
  40b3b4:	str	x0, [sp, #56]
  40b3b8:	str	wzr, [sp, #92]
  40b3bc:	b	40b4bc <ferror@plt+0x82ec>
  40b3c0:	ldr	x2, [sp, #56]
  40b3c4:	adrp	x0, 420000 <ferror@plt+0x1ce30>
  40b3c8:	add	x1, x0, #0xb38
  40b3cc:	ldr	w0, [sp, #92]
  40b3d0:	lsl	x0, x0, #4
  40b3d4:	add	x0, x1, x0
  40b3d8:	ldr	x0, [x0]
  40b3dc:	mov	x1, x0
  40b3e0:	mov	x0, x2
  40b3e4:	bl	40afec <ferror@plt+0x7e1c>
  40b3e8:	cmp	x0, #0x0
  40b3ec:	b.eq	40b4b0 <ferror@plt+0x82e0>  // b.none
  40b3f0:	adrp	x0, 420000 <ferror@plt+0x1ce30>
  40b3f4:	add	x1, x0, #0xb38
  40b3f8:	ldr	w0, [sp, #92]
  40b3fc:	lsl	x0, x0, #4
  40b400:	add	x0, x1, x0
  40b404:	ldr	x1, [x0, #8]
  40b408:	ldr	x0, [sp, #96]
  40b40c:	mul	x0, x1, x0
  40b410:	str	x0, [sp, #80]
  40b414:	b	40b43c <ferror@plt+0x826c>
  40b418:	ldr	x1, [sp, #80]
  40b41c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40b420:	movk	x0, #0xcccd
  40b424:	umulh	x0, x1, x0
  40b428:	lsr	x0, x0, #3
  40b42c:	str	x0, [sp, #80]
  40b430:	ldr	w0, [sp, #88]
  40b434:	sub	w0, w0, #0x1
  40b438:	str	w0, [sp, #88]
  40b43c:	ldr	w0, [sp, #88]
  40b440:	cmp	w0, #0x0
  40b444:	b.ne	40b418 <ferror@plt+0x8248>  // b.any
  40b448:	adrp	x0, 420000 <ferror@plt+0x1ce30>
  40b44c:	add	x1, x0, #0xb38
  40b450:	ldr	w0, [sp, #92]
  40b454:	lsl	x0, x0, #4
  40b458:	add	x0, x1, x0
  40b45c:	ldr	x1, [x0, #8]
  40b460:	ldr	x0, [sp, #72]
  40b464:	mul	x1, x1, x0
  40b468:	ldr	x0, [sp, #80]
  40b46c:	add	x0, x1, x0
  40b470:	ldr	x1, [sp, #112]
  40b474:	add	x0, x1, x0
  40b478:	str	x0, [sp, #112]
  40b47c:	ldr	x19, [sp, #56]
  40b480:	adrp	x0, 420000 <ferror@plt+0x1ce30>
  40b484:	add	x1, x0, #0xb38
  40b488:	ldr	w0, [sp, #92]
  40b48c:	lsl	x0, x0, #4
  40b490:	add	x0, x1, x0
  40b494:	ldr	x0, [x0]
  40b498:	bl	402a00 <strlen@plt>
  40b49c:	add	x0, x19, x0
  40b4a0:	str	x0, [sp, #120]
  40b4a4:	mov	w0, #0x1                   	// #1
  40b4a8:	str	w0, [sp, #108]
  40b4ac:	b	40b4c8 <ferror@plt+0x82f8>
  40b4b0:	ldr	w0, [sp, #92]
  40b4b4:	add	w0, w0, #0x1
  40b4b8:	str	w0, [sp, #92]
  40b4bc:	ldr	w0, [sp, #92]
  40b4c0:	cmp	w0, #0x1b
  40b4c4:	b.ls	40b3c0 <ferror@plt+0x81f0>  // b.plast
  40b4c8:	ldr	w0, [sp, #92]
  40b4cc:	cmp	w0, #0x1b
  40b4d0:	b.ls	40b230 <ferror@plt+0x8060>  // b.plast
  40b4d4:	mov	w0, #0xffffffea            	// #-22
  40b4d8:	ldr	x19, [sp, #16]
  40b4dc:	ldp	x29, x30, [sp], #128
  40b4e0:	ret
  40b4e4:	stp	x29, x30, [sp, #-224]!
  40b4e8:	mov	x29, sp
  40b4ec:	str	x0, [sp, #24]
  40b4f0:	str	x1, [sp, #16]
  40b4f4:	str	xzr, [sp, #48]
  40b4f8:	str	xzr, [sp, #40]
  40b4fc:	mov	w0, #0xffffffff            	// #-1
  40b500:	str	w0, [sp, #212]
  40b504:	ldr	x0, [sp, #24]
  40b508:	cmp	x0, #0x0
  40b50c:	b.ne	40b530 <ferror@plt+0x8360>  // b.any
  40b510:	adrp	x0, 40f000 <ferror@plt+0xbe30>
  40b514:	add	x3, x0, #0x198
  40b518:	mov	w2, #0xc4                  	// #196
  40b51c:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40b520:	add	x1, x0, #0xee8
  40b524:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40b528:	add	x0, x0, #0xef8
  40b52c:	bl	4030f0 <__assert_fail@plt>
  40b530:	ldr	x0, [sp, #16]
  40b534:	cmp	x0, #0x0
  40b538:	b.ne	40b55c <ferror@plt+0x838c>  // b.any
  40b53c:	adrp	x0, 40f000 <ferror@plt+0xbe30>
  40b540:	add	x3, x0, #0x198
  40b544:	mov	w2, #0xc5                  	// #197
  40b548:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40b54c:	add	x1, x0, #0xee8
  40b550:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40b554:	add	x0, x0, #0xf00
  40b558:	bl	4030f0 <__assert_fail@plt>
  40b55c:	mov	x0, #0x0                   	// #0
  40b560:	bl	402c60 <time@plt>
  40b564:	str	x0, [sp, #56]
  40b568:	add	x1, sp, #0x78
  40b56c:	add	x0, sp, #0x38
  40b570:	bl	402b10 <localtime_r@plt>
  40b574:	mov	w0, #0xffffffff            	// #-1
  40b578:	str	w0, [sp, #152]
  40b57c:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40b580:	add	x1, x0, #0xf10
  40b584:	ldr	x0, [sp, #24]
  40b588:	bl	402eb0 <strcmp@plt>
  40b58c:	cmp	w0, #0x0
  40b590:	b.eq	40bc00 <ferror@plt+0x8a30>  // b.none
  40b594:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40b598:	add	x1, x0, #0xf18
  40b59c:	ldr	x0, [sp, #24]
  40b5a0:	bl	402eb0 <strcmp@plt>
  40b5a4:	cmp	w0, #0x0
  40b5a8:	b.ne	40b5c4 <ferror@plt+0x83f4>  // b.any
  40b5ac:	str	wzr, [sp, #128]
  40b5b0:	ldr	w0, [sp, #128]
  40b5b4:	str	w0, [sp, #124]
  40b5b8:	ldr	w0, [sp, #124]
  40b5bc:	str	w0, [sp, #120]
  40b5c0:	b	40bc3c <ferror@plt+0x8a6c>
  40b5c4:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40b5c8:	add	x1, x0, #0xf20
  40b5cc:	ldr	x0, [sp, #24]
  40b5d0:	bl	402eb0 <strcmp@plt>
  40b5d4:	cmp	w0, #0x0
  40b5d8:	b.ne	40b600 <ferror@plt+0x8430>  // b.any
  40b5dc:	ldr	w0, [sp, #132]
  40b5e0:	sub	w0, w0, #0x1
  40b5e4:	str	w0, [sp, #132]
  40b5e8:	str	wzr, [sp, #128]
  40b5ec:	ldr	w0, [sp, #128]
  40b5f0:	str	w0, [sp, #124]
  40b5f4:	ldr	w0, [sp, #124]
  40b5f8:	str	w0, [sp, #120]
  40b5fc:	b	40bc3c <ferror@plt+0x8a6c>
  40b600:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40b604:	add	x1, x0, #0xf30
  40b608:	ldr	x0, [sp, #24]
  40b60c:	bl	402eb0 <strcmp@plt>
  40b610:	cmp	w0, #0x0
  40b614:	b.ne	40b63c <ferror@plt+0x846c>  // b.any
  40b618:	ldr	w0, [sp, #132]
  40b61c:	add	w0, w0, #0x1
  40b620:	str	w0, [sp, #132]
  40b624:	str	wzr, [sp, #128]
  40b628:	ldr	w0, [sp, #128]
  40b62c:	str	w0, [sp, #124]
  40b630:	ldr	w0, [sp, #124]
  40b634:	str	w0, [sp, #120]
  40b638:	b	40bc3c <ferror@plt+0x8a6c>
  40b63c:	ldr	x0, [sp, #24]
  40b640:	ldrsb	w0, [x0]
  40b644:	cmp	w0, #0x2b
  40b648:	b.ne	40b674 <ferror@plt+0x84a4>  // b.any
  40b64c:	ldr	x0, [sp, #24]
  40b650:	add	x0, x0, #0x1
  40b654:	add	x1, sp, #0x30
  40b658:	bl	40b1b4 <ferror@plt+0x7fe4>
  40b65c:	str	w0, [sp, #180]
  40b660:	ldr	w0, [sp, #180]
  40b664:	cmp	w0, #0x0
  40b668:	b.ge	40bc08 <ferror@plt+0x8a38>  // b.tcont
  40b66c:	ldr	w0, [sp, #180]
  40b670:	b	40bce0 <ferror@plt+0x8b10>
  40b674:	ldr	x0, [sp, #24]
  40b678:	ldrsb	w0, [x0]
  40b67c:	cmp	w0, #0x2d
  40b680:	b.ne	40b6ac <ferror@plt+0x84dc>  // b.any
  40b684:	ldr	x0, [sp, #24]
  40b688:	add	x0, x0, #0x1
  40b68c:	add	x1, sp, #0x28
  40b690:	bl	40b1b4 <ferror@plt+0x7fe4>
  40b694:	str	w0, [sp, #180]
  40b698:	ldr	w0, [sp, #180]
  40b69c:	cmp	w0, #0x0
  40b6a0:	b.ge	40bc10 <ferror@plt+0x8a40>  // b.tcont
  40b6a4:	ldr	w0, [sp, #180]
  40b6a8:	b	40bce0 <ferror@plt+0x8b10>
  40b6ac:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40b6b0:	add	x1, x0, #0xf40
  40b6b4:	ldr	x0, [sp, #24]
  40b6b8:	bl	40b0e4 <ferror@plt+0x7f14>
  40b6bc:	cmp	x0, #0x0
  40b6c0:	b.eq	40b724 <ferror@plt+0x8554>  // b.none
  40b6c4:	ldr	x0, [sp, #24]
  40b6c8:	bl	402a00 <strlen@plt>
  40b6cc:	sub	x0, x0, #0x4
  40b6d0:	mov	x1, x0
  40b6d4:	ldr	x0, [sp, #24]
  40b6d8:	bl	402fe0 <strndup@plt>
  40b6dc:	str	x0, [sp, #184]
  40b6e0:	ldr	x0, [sp, #184]
  40b6e4:	cmp	x0, #0x0
  40b6e8:	b.ne	40b6f4 <ferror@plt+0x8524>  // b.any
  40b6ec:	mov	w0, #0xfffffff4            	// #-12
  40b6f0:	b	40bce0 <ferror@plt+0x8b10>
  40b6f4:	add	x0, sp, #0x28
  40b6f8:	mov	x1, x0
  40b6fc:	ldr	x0, [sp, #184]
  40b700:	bl	40b1b4 <ferror@plt+0x7fe4>
  40b704:	str	w0, [sp, #180]
  40b708:	ldr	x0, [sp, #184]
  40b70c:	bl	402f50 <free@plt>
  40b710:	ldr	w0, [sp, #180]
  40b714:	cmp	w0, #0x0
  40b718:	b.ge	40bc18 <ferror@plt+0x8a48>  // b.tcont
  40b71c:	ldr	w0, [sp, #180]
  40b720:	b	40bce0 <ferror@plt+0x8b10>
  40b724:	str	wzr, [sp, #208]
  40b728:	b	40b7dc <ferror@plt+0x860c>
  40b72c:	adrp	x0, 420000 <ferror@plt+0x1ce30>
  40b730:	add	x1, x0, #0xcf8
  40b734:	ldr	w0, [sp, #208]
  40b738:	lsl	x0, x0, #4
  40b73c:	add	x0, x1, x0
  40b740:	ldr	x0, [x0]
  40b744:	mov	x1, x0
  40b748:	ldr	x0, [sp, #24]
  40b74c:	bl	40b068 <ferror@plt+0x7e98>
  40b750:	cmp	x0, #0x0
  40b754:	b.eq	40b7c4 <ferror@plt+0x85f4>  // b.none
  40b758:	adrp	x0, 420000 <ferror@plt+0x1ce30>
  40b75c:	add	x1, x0, #0xcf8
  40b760:	ldr	w0, [sp, #208]
  40b764:	lsl	x0, x0, #4
  40b768:	add	x0, x1, x0
  40b76c:	ldr	x0, [x0]
  40b770:	bl	402a00 <strlen@plt>
  40b774:	str	x0, [sp, #200]
  40b778:	ldr	x1, [sp, #24]
  40b77c:	ldr	x0, [sp, #200]
  40b780:	add	x0, x1, x0
  40b784:	ldrsb	w0, [x0]
  40b788:	cmp	w0, #0x20
  40b78c:	b.ne	40b7cc <ferror@plt+0x85fc>  // b.any
  40b790:	adrp	x0, 420000 <ferror@plt+0x1ce30>
  40b794:	add	x1, x0, #0xcf8
  40b798:	ldr	w0, [sp, #208]
  40b79c:	lsl	x0, x0, #4
  40b7a0:	add	x0, x1, x0
  40b7a4:	ldr	w0, [x0, #8]
  40b7a8:	str	w0, [sp, #212]
  40b7ac:	ldr	x0, [sp, #200]
  40b7b0:	add	x0, x0, #0x1
  40b7b4:	ldr	x1, [sp, #24]
  40b7b8:	add	x0, x1, x0
  40b7bc:	str	x0, [sp, #24]
  40b7c0:	b	40b7e8 <ferror@plt+0x8618>
  40b7c4:	nop
  40b7c8:	b	40b7d0 <ferror@plt+0x8600>
  40b7cc:	nop
  40b7d0:	ldr	w0, [sp, #208]
  40b7d4:	add	w0, w0, #0x1
  40b7d8:	str	w0, [sp, #208]
  40b7dc:	ldr	w0, [sp, #208]
  40b7e0:	cmp	w0, #0xd
  40b7e4:	b.ls	40b72c <ferror@plt+0x855c>  // b.plast
  40b7e8:	add	x0, sp, #0x40
  40b7ec:	add	x1, sp, #0x78
  40b7f0:	ldp	x2, x3, [x1]
  40b7f4:	stp	x2, x3, [x0]
  40b7f8:	ldp	x2, x3, [x1, #16]
  40b7fc:	stp	x2, x3, [x0, #16]
  40b800:	ldp	x2, x3, [x1, #32]
  40b804:	stp	x2, x3, [x0, #32]
  40b808:	ldr	x1, [x1, #48]
  40b80c:	str	x1, [x0, #48]
  40b810:	add	x0, sp, #0x78
  40b814:	mov	x2, x0
  40b818:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40b81c:	add	x1, x0, #0xf48
  40b820:	ldr	x0, [sp, #24]
  40b824:	bl	402be0 <strptime@plt>
  40b828:	str	x0, [sp, #192]
  40b82c:	ldr	x0, [sp, #192]
  40b830:	cmp	x0, #0x0
  40b834:	b.eq	40b848 <ferror@plt+0x8678>  // b.none
  40b838:	ldr	x0, [sp, #192]
  40b83c:	ldrsb	w0, [x0]
  40b840:	cmp	w0, #0x0
  40b844:	b.eq	40bc20 <ferror@plt+0x8a50>  // b.none
  40b848:	add	x0, sp, #0x78
  40b84c:	add	x1, sp, #0x40
  40b850:	ldp	x2, x3, [x1]
  40b854:	stp	x2, x3, [x0]
  40b858:	ldp	x2, x3, [x1, #16]
  40b85c:	stp	x2, x3, [x0, #16]
  40b860:	ldp	x2, x3, [x1, #32]
  40b864:	stp	x2, x3, [x0, #32]
  40b868:	ldr	x1, [x1, #48]
  40b86c:	str	x1, [x0, #48]
  40b870:	add	x0, sp, #0x78
  40b874:	mov	x2, x0
  40b878:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40b87c:	add	x1, x0, #0xf60
  40b880:	ldr	x0, [sp, #24]
  40b884:	bl	402be0 <strptime@plt>
  40b888:	str	x0, [sp, #192]
  40b88c:	ldr	x0, [sp, #192]
  40b890:	cmp	x0, #0x0
  40b894:	b.eq	40b8a8 <ferror@plt+0x86d8>  // b.none
  40b898:	ldr	x0, [sp, #192]
  40b89c:	ldrsb	w0, [x0]
  40b8a0:	cmp	w0, #0x0
  40b8a4:	b.eq	40bc28 <ferror@plt+0x8a58>  // b.none
  40b8a8:	add	x0, sp, #0x78
  40b8ac:	add	x1, sp, #0x40
  40b8b0:	ldp	x2, x3, [x1]
  40b8b4:	stp	x2, x3, [x0]
  40b8b8:	ldp	x2, x3, [x1, #16]
  40b8bc:	stp	x2, x3, [x0, #16]
  40b8c0:	ldp	x2, x3, [x1, #32]
  40b8c4:	stp	x2, x3, [x0, #32]
  40b8c8:	ldr	x1, [x1, #48]
  40b8cc:	str	x1, [x0, #48]
  40b8d0:	add	x0, sp, #0x78
  40b8d4:	mov	x2, x0
  40b8d8:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40b8dc:	add	x1, x0, #0xf78
  40b8e0:	ldr	x0, [sp, #24]
  40b8e4:	bl	402be0 <strptime@plt>
  40b8e8:	str	x0, [sp, #192]
  40b8ec:	ldr	x0, [sp, #192]
  40b8f0:	cmp	x0, #0x0
  40b8f4:	b.eq	40b908 <ferror@plt+0x8738>  // b.none
  40b8f8:	ldr	x0, [sp, #192]
  40b8fc:	ldrsb	w0, [x0]
  40b900:	cmp	w0, #0x0
  40b904:	b.eq	40bc30 <ferror@plt+0x8a60>  // b.none
  40b908:	add	x0, sp, #0x78
  40b90c:	add	x1, sp, #0x40
  40b910:	ldp	x2, x3, [x1]
  40b914:	stp	x2, x3, [x0]
  40b918:	ldp	x2, x3, [x1, #16]
  40b91c:	stp	x2, x3, [x0, #16]
  40b920:	ldp	x2, x3, [x1, #32]
  40b924:	stp	x2, x3, [x0, #32]
  40b928:	ldr	x1, [x1, #48]
  40b92c:	str	x1, [x0, #48]
  40b930:	add	x0, sp, #0x78
  40b934:	mov	x2, x0
  40b938:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40b93c:	add	x1, x0, #0xf90
  40b940:	ldr	x0, [sp, #24]
  40b944:	bl	402be0 <strptime@plt>
  40b948:	str	x0, [sp, #192]
  40b94c:	ldr	x0, [sp, #192]
  40b950:	cmp	x0, #0x0
  40b954:	b.eq	40b970 <ferror@plt+0x87a0>  // b.none
  40b958:	ldr	x0, [sp, #192]
  40b95c:	ldrsb	w0, [x0]
  40b960:	cmp	w0, #0x0
  40b964:	b.ne	40b970 <ferror@plt+0x87a0>  // b.any
  40b968:	str	wzr, [sp, #120]
  40b96c:	b	40bc3c <ferror@plt+0x8a6c>
  40b970:	add	x0, sp, #0x78
  40b974:	add	x1, sp, #0x40
  40b978:	ldp	x2, x3, [x1]
  40b97c:	stp	x2, x3, [x0]
  40b980:	ldp	x2, x3, [x1, #16]
  40b984:	stp	x2, x3, [x0, #16]
  40b988:	ldp	x2, x3, [x1, #32]
  40b98c:	stp	x2, x3, [x0, #32]
  40b990:	ldr	x1, [x1, #48]
  40b994:	str	x1, [x0, #48]
  40b998:	add	x0, sp, #0x78
  40b99c:	mov	x2, x0
  40b9a0:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40b9a4:	add	x1, x0, #0xfa0
  40b9a8:	ldr	x0, [sp, #24]
  40b9ac:	bl	402be0 <strptime@plt>
  40b9b0:	str	x0, [sp, #192]
  40b9b4:	ldr	x0, [sp, #192]
  40b9b8:	cmp	x0, #0x0
  40b9bc:	b.eq	40b9d8 <ferror@plt+0x8808>  // b.none
  40b9c0:	ldr	x0, [sp, #192]
  40b9c4:	ldrsb	w0, [x0]
  40b9c8:	cmp	w0, #0x0
  40b9cc:	b.ne	40b9d8 <ferror@plt+0x8808>  // b.any
  40b9d0:	str	wzr, [sp, #120]
  40b9d4:	b	40bc3c <ferror@plt+0x8a6c>
  40b9d8:	add	x0, sp, #0x78
  40b9dc:	add	x1, sp, #0x40
  40b9e0:	ldp	x2, x3, [x1]
  40b9e4:	stp	x2, x3, [x0]
  40b9e8:	ldp	x2, x3, [x1, #16]
  40b9ec:	stp	x2, x3, [x0, #16]
  40b9f0:	ldp	x2, x3, [x1, #32]
  40b9f4:	stp	x2, x3, [x0, #32]
  40b9f8:	ldr	x1, [x1, #48]
  40b9fc:	str	x1, [x0, #48]
  40ba00:	add	x0, sp, #0x78
  40ba04:	mov	x2, x0
  40ba08:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40ba0c:	add	x1, x0, #0xfb0
  40ba10:	ldr	x0, [sp, #24]
  40ba14:	bl	402be0 <strptime@plt>
  40ba18:	str	x0, [sp, #192]
  40ba1c:	ldr	x0, [sp, #192]
  40ba20:	cmp	x0, #0x0
  40ba24:	b.eq	40ba50 <ferror@plt+0x8880>  // b.none
  40ba28:	ldr	x0, [sp, #192]
  40ba2c:	ldrsb	w0, [x0]
  40ba30:	cmp	w0, #0x0
  40ba34:	b.ne	40ba50 <ferror@plt+0x8880>  // b.any
  40ba38:	str	wzr, [sp, #128]
  40ba3c:	ldr	w0, [sp, #128]
  40ba40:	str	w0, [sp, #124]
  40ba44:	ldr	w0, [sp, #124]
  40ba48:	str	w0, [sp, #120]
  40ba4c:	b	40bc3c <ferror@plt+0x8a6c>
  40ba50:	add	x0, sp, #0x78
  40ba54:	add	x1, sp, #0x40
  40ba58:	ldp	x2, x3, [x1]
  40ba5c:	stp	x2, x3, [x0]
  40ba60:	ldp	x2, x3, [x1, #16]
  40ba64:	stp	x2, x3, [x0, #16]
  40ba68:	ldp	x2, x3, [x1, #32]
  40ba6c:	stp	x2, x3, [x0, #32]
  40ba70:	ldr	x1, [x1, #48]
  40ba74:	str	x1, [x0, #48]
  40ba78:	add	x0, sp, #0x78
  40ba7c:	mov	x2, x0
  40ba80:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40ba84:	add	x1, x0, #0xfc0
  40ba88:	ldr	x0, [sp, #24]
  40ba8c:	bl	402be0 <strptime@plt>
  40ba90:	str	x0, [sp, #192]
  40ba94:	ldr	x0, [sp, #192]
  40ba98:	cmp	x0, #0x0
  40ba9c:	b.eq	40bac8 <ferror@plt+0x88f8>  // b.none
  40baa0:	ldr	x0, [sp, #192]
  40baa4:	ldrsb	w0, [x0]
  40baa8:	cmp	w0, #0x0
  40baac:	b.ne	40bac8 <ferror@plt+0x88f8>  // b.any
  40bab0:	str	wzr, [sp, #128]
  40bab4:	ldr	w0, [sp, #128]
  40bab8:	str	w0, [sp, #124]
  40babc:	ldr	w0, [sp, #124]
  40bac0:	str	w0, [sp, #120]
  40bac4:	b	40bc3c <ferror@plt+0x8a6c>
  40bac8:	add	x0, sp, #0x78
  40bacc:	add	x1, sp, #0x40
  40bad0:	ldp	x2, x3, [x1]
  40bad4:	stp	x2, x3, [x0]
  40bad8:	ldp	x2, x3, [x1, #16]
  40badc:	stp	x2, x3, [x0, #16]
  40bae0:	ldp	x2, x3, [x1, #32]
  40bae4:	stp	x2, x3, [x0, #32]
  40bae8:	ldr	x1, [x1, #48]
  40baec:	str	x1, [x0, #48]
  40baf0:	add	x0, sp, #0x78
  40baf4:	mov	x2, x0
  40baf8:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40bafc:	add	x1, x0, #0xfd0
  40bb00:	ldr	x0, [sp, #24]
  40bb04:	bl	402be0 <strptime@plt>
  40bb08:	str	x0, [sp, #192]
  40bb0c:	ldr	x0, [sp, #192]
  40bb10:	cmp	x0, #0x0
  40bb14:	b.eq	40bb28 <ferror@plt+0x8958>  // b.none
  40bb18:	ldr	x0, [sp, #192]
  40bb1c:	ldrsb	w0, [x0]
  40bb20:	cmp	w0, #0x0
  40bb24:	b.eq	40bc38 <ferror@plt+0x8a68>  // b.none
  40bb28:	add	x0, sp, #0x78
  40bb2c:	add	x1, sp, #0x40
  40bb30:	ldp	x2, x3, [x1]
  40bb34:	stp	x2, x3, [x0]
  40bb38:	ldp	x2, x3, [x1, #16]
  40bb3c:	stp	x2, x3, [x0, #16]
  40bb40:	ldp	x2, x3, [x1, #32]
  40bb44:	stp	x2, x3, [x0, #32]
  40bb48:	ldr	x1, [x1, #48]
  40bb4c:	str	x1, [x0, #48]
  40bb50:	add	x0, sp, #0x78
  40bb54:	mov	x2, x0
  40bb58:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40bb5c:	add	x1, x0, #0xfe0
  40bb60:	ldr	x0, [sp, #24]
  40bb64:	bl	402be0 <strptime@plt>
  40bb68:	str	x0, [sp, #192]
  40bb6c:	ldr	x0, [sp, #192]
  40bb70:	cmp	x0, #0x0
  40bb74:	b.eq	40bb90 <ferror@plt+0x89c0>  // b.none
  40bb78:	ldr	x0, [sp, #192]
  40bb7c:	ldrsb	w0, [x0]
  40bb80:	cmp	w0, #0x0
  40bb84:	b.ne	40bb90 <ferror@plt+0x89c0>  // b.any
  40bb88:	str	wzr, [sp, #120]
  40bb8c:	b	40bc3c <ferror@plt+0x8a6c>
  40bb90:	add	x0, sp, #0x78
  40bb94:	add	x1, sp, #0x40
  40bb98:	ldp	x2, x3, [x1]
  40bb9c:	stp	x2, x3, [x0]
  40bba0:	ldp	x2, x3, [x1, #16]
  40bba4:	stp	x2, x3, [x0, #16]
  40bba8:	ldp	x2, x3, [x1, #32]
  40bbac:	stp	x2, x3, [x0, #32]
  40bbb0:	ldr	x1, [x1, #48]
  40bbb4:	str	x1, [x0, #48]
  40bbb8:	add	x0, sp, #0x78
  40bbbc:	mov	x2, x0
  40bbc0:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40bbc4:	add	x1, x0, #0xfe8
  40bbc8:	ldr	x0, [sp, #24]
  40bbcc:	bl	402be0 <strptime@plt>
  40bbd0:	str	x0, [sp, #192]
  40bbd4:	ldr	x0, [sp, #192]
  40bbd8:	cmp	x0, #0x0
  40bbdc:	b.eq	40bbf8 <ferror@plt+0x8a28>  // b.none
  40bbe0:	ldr	x0, [sp, #192]
  40bbe4:	ldrsb	w0, [x0]
  40bbe8:	cmp	w0, #0x0
  40bbec:	b.ne	40bbf8 <ferror@plt+0x8a28>  // b.any
  40bbf0:	str	wzr, [sp, #120]
  40bbf4:	b	40bc3c <ferror@plt+0x8a6c>
  40bbf8:	mov	w0, #0xffffffea            	// #-22
  40bbfc:	b	40bce0 <ferror@plt+0x8b10>
  40bc00:	nop
  40bc04:	b	40bc3c <ferror@plt+0x8a6c>
  40bc08:	nop
  40bc0c:	b	40bc3c <ferror@plt+0x8a6c>
  40bc10:	nop
  40bc14:	b	40bc3c <ferror@plt+0x8a6c>
  40bc18:	nop
  40bc1c:	b	40bc3c <ferror@plt+0x8a6c>
  40bc20:	nop
  40bc24:	b	40bc3c <ferror@plt+0x8a6c>
  40bc28:	nop
  40bc2c:	b	40bc3c <ferror@plt+0x8a6c>
  40bc30:	nop
  40bc34:	b	40bc3c <ferror@plt+0x8a6c>
  40bc38:	nop
  40bc3c:	add	x0, sp, #0x78
  40bc40:	bl	402e30 <mktime@plt>
  40bc44:	str	x0, [sp, #56]
  40bc48:	ldr	x0, [sp, #56]
  40bc4c:	cmn	x0, #0x1
  40bc50:	b.ne	40bc5c <ferror@plt+0x8a8c>  // b.any
  40bc54:	mov	w0, #0xffffffea            	// #-22
  40bc58:	b	40bce0 <ferror@plt+0x8b10>
  40bc5c:	ldr	w0, [sp, #212]
  40bc60:	cmp	w0, #0x0
  40bc64:	b.lt	40bc80 <ferror@plt+0x8ab0>  // b.tstop
  40bc68:	ldr	w0, [sp, #144]
  40bc6c:	ldr	w1, [sp, #212]
  40bc70:	cmp	w1, w0
  40bc74:	b.eq	40bc80 <ferror@plt+0x8ab0>  // b.none
  40bc78:	mov	w0, #0xffffffea            	// #-22
  40bc7c:	b	40bce0 <ferror@plt+0x8b10>
  40bc80:	ldr	x0, [sp, #56]
  40bc84:	mov	x1, x0
  40bc88:	mov	x0, #0x4240                	// #16960
  40bc8c:	movk	x0, #0xf, lsl #16
  40bc90:	mul	x0, x1, x0
  40bc94:	str	x0, [sp, #216]
  40bc98:	ldr	x0, [sp, #48]
  40bc9c:	ldr	x1, [sp, #216]
  40bca0:	add	x0, x1, x0
  40bca4:	str	x0, [sp, #216]
  40bca8:	ldr	x0, [sp, #40]
  40bcac:	ldr	x1, [sp, #216]
  40bcb0:	cmp	x1, x0
  40bcb4:	b.ls	40bccc <ferror@plt+0x8afc>  // b.plast
  40bcb8:	ldr	x0, [sp, #40]
  40bcbc:	ldr	x1, [sp, #216]
  40bcc0:	sub	x0, x1, x0
  40bcc4:	str	x0, [sp, #216]
  40bcc8:	b	40bcd0 <ferror@plt+0x8b00>
  40bccc:	str	xzr, [sp, #216]
  40bcd0:	ldr	x0, [sp, #16]
  40bcd4:	ldr	x1, [sp, #216]
  40bcd8:	str	x1, [x0]
  40bcdc:	mov	w0, #0x0                   	// #0
  40bce0:	ldp	x29, x30, [sp], #224
  40bce4:	ret
  40bce8:	sub	sp, sp, #0x10
  40bcec:	str	x0, [sp, #8]
  40bcf0:	ldr	x0, [sp, #8]
  40bcf4:	ldr	w0, [x0, #32]
  40bcf8:	cmp	w0, #0x0
  40bcfc:	b.ge	40bd08 <ferror@plt+0x8b38>  // b.tcont
  40bd00:	mov	w0, #0x0                   	// #0
  40bd04:	b	40bd10 <ferror@plt+0x8b40>
  40bd08:	ldr	x0, [sp, #8]
  40bd0c:	ldr	x0, [x0, #40]
  40bd10:	add	sp, sp, #0x10
  40bd14:	ret
  40bd18:	stp	x29, x30, [sp, #-96]!
  40bd1c:	mov	x29, sp
  40bd20:	str	x0, [sp, #56]
  40bd24:	str	x1, [sp, #48]
  40bd28:	str	w2, [sp, #44]
  40bd2c:	str	x3, [sp, #32]
  40bd30:	str	x4, [sp, #24]
  40bd34:	ldr	x0, [sp, #32]
  40bd38:	str	x0, [sp, #88]
  40bd3c:	ldr	w0, [sp, #44]
  40bd40:	and	w0, w0, #0x1
  40bd44:	cmp	w0, #0x0
  40bd48:	b.eq	40bdd0 <ferror@plt+0x8c00>  // b.none
  40bd4c:	ldr	x0, [sp, #56]
  40bd50:	ldr	w0, [x0, #20]
  40bd54:	sxtw	x0, w0
  40bd58:	add	x1, x0, #0x76c
  40bd5c:	ldr	x0, [sp, #56]
  40bd60:	ldr	w0, [x0, #16]
  40bd64:	add	w2, w0, #0x1
  40bd68:	ldr	x0, [sp, #56]
  40bd6c:	ldr	w0, [x0, #12]
  40bd70:	mov	w5, w0
  40bd74:	mov	w4, w2
  40bd78:	mov	x3, x1
  40bd7c:	adrp	x0, 40e000 <ferror@plt+0xae30>
  40bd80:	add	x2, x0, #0xff8
  40bd84:	ldr	x1, [sp, #24]
  40bd88:	ldr	x0, [sp, #88]
  40bd8c:	bl	402bf0 <snprintf@plt>
  40bd90:	str	w0, [sp, #84]
  40bd94:	ldr	w0, [sp, #84]
  40bd98:	cmp	w0, #0x0
  40bd9c:	b.lt	40c07c <ferror@plt+0x8eac>  // b.tstop
  40bda0:	ldrsw	x0, [sp, #84]
  40bda4:	ldr	x1, [sp, #24]
  40bda8:	cmp	x1, x0
  40bdac:	b.cc	40c07c <ferror@plt+0x8eac>  // b.lo, b.ul, b.last
  40bdb0:	ldrsw	x0, [sp, #84]
  40bdb4:	ldr	x1, [sp, #24]
  40bdb8:	sub	x0, x1, x0
  40bdbc:	str	x0, [sp, #24]
  40bdc0:	ldrsw	x0, [sp, #84]
  40bdc4:	ldr	x1, [sp, #88]
  40bdc8:	add	x0, x1, x0
  40bdcc:	str	x0, [sp, #88]
  40bdd0:	ldr	w0, [sp, #44]
  40bdd4:	and	w0, w0, #0x1
  40bdd8:	cmp	w0, #0x0
  40bddc:	b.eq	40be34 <ferror@plt+0x8c64>  // b.none
  40bde0:	ldr	w0, [sp, #44]
  40bde4:	and	w0, w0, #0x2
  40bde8:	cmp	w0, #0x0
  40bdec:	b.eq	40be34 <ferror@plt+0x8c64>  // b.none
  40bdf0:	ldr	x0, [sp, #24]
  40bdf4:	cmp	x0, #0x0
  40bdf8:	b.eq	40c084 <ferror@plt+0x8eb4>  // b.none
  40bdfc:	ldr	w0, [sp, #44]
  40be00:	and	w0, w0, #0x20
  40be04:	cmp	w0, #0x0
  40be08:	b.eq	40be14 <ferror@plt+0x8c44>  // b.none
  40be0c:	mov	w1, #0x54                  	// #84
  40be10:	b	40be18 <ferror@plt+0x8c48>
  40be14:	mov	w1, #0x20                  	// #32
  40be18:	ldr	x0, [sp, #88]
  40be1c:	add	x2, x0, #0x1
  40be20:	str	x2, [sp, #88]
  40be24:	strb	w1, [x0]
  40be28:	ldr	x0, [sp, #24]
  40be2c:	sub	x0, x0, #0x1
  40be30:	str	x0, [sp, #24]
  40be34:	ldr	w0, [sp, #44]
  40be38:	and	w0, w0, #0x2
  40be3c:	cmp	w0, #0x0
  40be40:	b.eq	40bebc <ferror@plt+0x8cec>  // b.none
  40be44:	ldr	x0, [sp, #56]
  40be48:	ldr	w1, [x0, #8]
  40be4c:	ldr	x0, [sp, #56]
  40be50:	ldr	w2, [x0, #4]
  40be54:	ldr	x0, [sp, #56]
  40be58:	ldr	w0, [x0]
  40be5c:	mov	w5, w0
  40be60:	mov	w4, w2
  40be64:	mov	w3, w1
  40be68:	adrp	x0, 40f000 <ferror@plt+0xbe30>
  40be6c:	add	x2, x0, #0x8
  40be70:	ldr	x1, [sp, #24]
  40be74:	ldr	x0, [sp, #88]
  40be78:	bl	402bf0 <snprintf@plt>
  40be7c:	str	w0, [sp, #84]
  40be80:	ldr	w0, [sp, #84]
  40be84:	cmp	w0, #0x0
  40be88:	b.lt	40c08c <ferror@plt+0x8ebc>  // b.tstop
  40be8c:	ldrsw	x0, [sp, #84]
  40be90:	ldr	x1, [sp, #24]
  40be94:	cmp	x1, x0
  40be98:	b.cc	40c08c <ferror@plt+0x8ebc>  // b.lo, b.ul, b.last
  40be9c:	ldrsw	x0, [sp, #84]
  40bea0:	ldr	x1, [sp, #24]
  40bea4:	sub	x0, x1, x0
  40bea8:	str	x0, [sp, #24]
  40beac:	ldrsw	x0, [sp, #84]
  40beb0:	ldr	x1, [sp, #88]
  40beb4:	add	x0, x1, x0
  40beb8:	str	x0, [sp, #88]
  40bebc:	ldr	w0, [sp, #44]
  40bec0:	and	w0, w0, #0x8
  40bec4:	cmp	w0, #0x0
  40bec8:	b.eq	40bf28 <ferror@plt+0x8d58>  // b.none
  40becc:	ldr	x3, [sp, #48]
  40bed0:	adrp	x0, 40f000 <ferror@plt+0xbe30>
  40bed4:	add	x2, x0, #0x18
  40bed8:	ldr	x1, [sp, #24]
  40bedc:	ldr	x0, [sp, #88]
  40bee0:	bl	402bf0 <snprintf@plt>
  40bee4:	str	w0, [sp, #84]
  40bee8:	ldr	w0, [sp, #84]
  40beec:	cmp	w0, #0x0
  40bef0:	b.lt	40c094 <ferror@plt+0x8ec4>  // b.tstop
  40bef4:	ldrsw	x0, [sp, #84]
  40bef8:	ldr	x1, [sp, #24]
  40befc:	cmp	x1, x0
  40bf00:	b.cc	40c094 <ferror@plt+0x8ec4>  // b.lo, b.ul, b.last
  40bf04:	ldrsw	x0, [sp, #84]
  40bf08:	ldr	x1, [sp, #24]
  40bf0c:	sub	x0, x1, x0
  40bf10:	str	x0, [sp, #24]
  40bf14:	ldrsw	x0, [sp, #84]
  40bf18:	ldr	x1, [sp, #88]
  40bf1c:	add	x0, x1, x0
  40bf20:	str	x0, [sp, #88]
  40bf24:	b	40bf90 <ferror@plt+0x8dc0>
  40bf28:	ldr	w0, [sp, #44]
  40bf2c:	and	w0, w0, #0x10
  40bf30:	cmp	w0, #0x0
  40bf34:	b.eq	40bf90 <ferror@plt+0x8dc0>  // b.none
  40bf38:	ldr	x3, [sp, #48]
  40bf3c:	adrp	x0, 40f000 <ferror@plt+0xbe30>
  40bf40:	add	x2, x0, #0x20
  40bf44:	ldr	x1, [sp, #24]
  40bf48:	ldr	x0, [sp, #88]
  40bf4c:	bl	402bf0 <snprintf@plt>
  40bf50:	str	w0, [sp, #84]
  40bf54:	ldr	w0, [sp, #84]
  40bf58:	cmp	w0, #0x0
  40bf5c:	b.lt	40c09c <ferror@plt+0x8ecc>  // b.tstop
  40bf60:	ldrsw	x0, [sp, #84]
  40bf64:	ldr	x1, [sp, #24]
  40bf68:	cmp	x1, x0
  40bf6c:	b.cc	40c09c <ferror@plt+0x8ecc>  // b.lo, b.ul, b.last
  40bf70:	ldrsw	x0, [sp, #84]
  40bf74:	ldr	x1, [sp, #24]
  40bf78:	sub	x0, x1, x0
  40bf7c:	str	x0, [sp, #24]
  40bf80:	ldrsw	x0, [sp, #84]
  40bf84:	ldr	x1, [sp, #88]
  40bf88:	add	x0, x1, x0
  40bf8c:	str	x0, [sp, #88]
  40bf90:	ldr	w0, [sp, #44]
  40bf94:	and	w0, w0, #0x4
  40bf98:	cmp	w0, #0x0
  40bf9c:	b.eq	40c074 <ferror@plt+0x8ea4>  // b.none
  40bfa0:	ldr	x0, [sp, #56]
  40bfa4:	bl	40bce8 <ferror@plt+0x8b18>
  40bfa8:	mov	w1, #0x8889                	// #34953
  40bfac:	movk	w1, #0x8888, lsl #16
  40bfb0:	smull	x1, w0, w1
  40bfb4:	lsr	x1, x1, #32
  40bfb8:	add	w1, w0, w1
  40bfbc:	asr	w1, w1, #5
  40bfc0:	asr	w0, w0, #31
  40bfc4:	sub	w0, w1, w0
  40bfc8:	str	w0, [sp, #80]
  40bfcc:	ldr	w0, [sp, #80]
  40bfd0:	mov	w1, #0x8889                	// #34953
  40bfd4:	movk	w1, #0x8888, lsl #16
  40bfd8:	smull	x1, w0, w1
  40bfdc:	lsr	x1, x1, #32
  40bfe0:	add	w1, w0, w1
  40bfe4:	asr	w1, w1, #5
  40bfe8:	asr	w0, w0, #31
  40bfec:	sub	w0, w1, w0
  40bff0:	str	w0, [sp, #76]
  40bff4:	ldr	w2, [sp, #80]
  40bff8:	mov	w0, #0x8889                	// #34953
  40bffc:	movk	w0, #0x8888, lsl #16
  40c000:	smull	x0, w2, w0
  40c004:	lsr	x0, x0, #32
  40c008:	add	w0, w2, w0
  40c00c:	asr	w1, w0, #5
  40c010:	asr	w0, w2, #31
  40c014:	sub	w1, w1, w0
  40c018:	mov	w0, w1
  40c01c:	lsl	w0, w0, #4
  40c020:	sub	w0, w0, w1
  40c024:	lsl	w0, w0, #2
  40c028:	sub	w1, w2, w0
  40c02c:	cmp	w1, #0x0
  40c030:	cneg	w0, w1, lt  // lt = tstop
  40c034:	str	w0, [sp, #72]
  40c038:	ldr	w4, [sp, #72]
  40c03c:	ldr	w3, [sp, #76]
  40c040:	adrp	x0, 40f000 <ferror@plt+0xbe30>
  40c044:	add	x2, x0, #0x28
  40c048:	ldr	x1, [sp, #24]
  40c04c:	ldr	x0, [sp, #88]
  40c050:	bl	402bf0 <snprintf@plt>
  40c054:	str	w0, [sp, #84]
  40c058:	ldr	w0, [sp, #84]
  40c05c:	cmp	w0, #0x0
  40c060:	b.lt	40c0a4 <ferror@plt+0x8ed4>  // b.tstop
  40c064:	ldrsw	x0, [sp, #84]
  40c068:	ldr	x1, [sp, #24]
  40c06c:	cmp	x1, x0
  40c070:	b.cc	40c0a4 <ferror@plt+0x8ed4>  // b.lo, b.ul, b.last
  40c074:	mov	w0, #0x0                   	// #0
  40c078:	b	40c0bc <ferror@plt+0x8eec>
  40c07c:	nop
  40c080:	b	40c0a8 <ferror@plt+0x8ed8>
  40c084:	nop
  40c088:	b	40c0a8 <ferror@plt+0x8ed8>
  40c08c:	nop
  40c090:	b	40c0a8 <ferror@plt+0x8ed8>
  40c094:	nop
  40c098:	b	40c0a8 <ferror@plt+0x8ed8>
  40c09c:	nop
  40c0a0:	b	40c0a8 <ferror@plt+0x8ed8>
  40c0a4:	nop
  40c0a8:	adrp	x0, 40f000 <ferror@plt+0xbe30>
  40c0ac:	add	x0, x0, #0x38
  40c0b0:	bl	403160 <gettext@plt>
  40c0b4:	bl	403050 <warnx@plt>
  40c0b8:	mov	w0, #0xffffffff            	// #-1
  40c0bc:	ldp	x29, x30, [sp], #96
  40c0c0:	ret
  40c0c4:	stp	x29, x30, [sp, #-112]!
  40c0c8:	mov	x29, sp
  40c0cc:	str	x0, [sp, #40]
  40c0d0:	str	w1, [sp, #36]
  40c0d4:	str	x2, [sp, #24]
  40c0d8:	str	x3, [sp, #16]
  40c0dc:	ldr	w0, [sp, #36]
  40c0e0:	and	w0, w0, #0x40
  40c0e4:	cmp	w0, #0x0
  40c0e8:	b.eq	40c100 <ferror@plt+0x8f30>  // b.none
  40c0ec:	ldr	x0, [sp, #40]
  40c0f0:	add	x1, sp, #0x30
  40c0f4:	bl	402d20 <gmtime_r@plt>
  40c0f8:	str	x0, [sp, #104]
  40c0fc:	b	40c110 <ferror@plt+0x8f40>
  40c100:	ldr	x0, [sp, #40]
  40c104:	add	x1, sp, #0x30
  40c108:	bl	402b10 <localtime_r@plt>
  40c10c:	str	x0, [sp, #104]
  40c110:	ldr	x0, [sp, #104]
  40c114:	cmp	x0, #0x0
  40c118:	b.eq	40c13c <ferror@plt+0x8f6c>  // b.none
  40c11c:	ldr	x0, [sp, #40]
  40c120:	ldr	x1, [x0, #8]
  40c124:	add	x0, sp, #0x30
  40c128:	ldr	x4, [sp, #16]
  40c12c:	ldr	x3, [sp, #24]
  40c130:	ldr	w2, [sp, #36]
  40c134:	bl	40bd18 <ferror@plt+0x8b48>
  40c138:	b	40c164 <ferror@plt+0x8f94>
  40c13c:	adrp	x0, 40f000 <ferror@plt+0xbe30>
  40c140:	add	x0, x0, #0x60
  40c144:	bl	403160 <gettext@plt>
  40c148:	mov	x2, x0
  40c14c:	ldr	x0, [sp, #40]
  40c150:	ldr	x0, [x0]
  40c154:	mov	x1, x0
  40c158:	mov	x0, x2
  40c15c:	bl	403050 <warnx@plt>
  40c160:	mov	w0, #0xffffffff            	// #-1
  40c164:	ldp	x29, x30, [sp], #112
  40c168:	ret
  40c16c:	stp	x29, x30, [sp, #-48]!
  40c170:	mov	x29, sp
  40c174:	str	x0, [sp, #40]
  40c178:	str	w1, [sp, #36]
  40c17c:	str	x2, [sp, #24]
  40c180:	str	x3, [sp, #16]
  40c184:	ldr	x4, [sp, #16]
  40c188:	ldr	x3, [sp, #24]
  40c18c:	ldr	w2, [sp, #36]
  40c190:	mov	x1, #0x0                   	// #0
  40c194:	ldr	x0, [sp, #40]
  40c198:	bl	40bd18 <ferror@plt+0x8b48>
  40c19c:	ldp	x29, x30, [sp], #48
  40c1a0:	ret
  40c1a4:	stp	x29, x30, [sp, #-112]!
  40c1a8:	mov	x29, sp
  40c1ac:	str	x0, [sp, #40]
  40c1b0:	str	w1, [sp, #36]
  40c1b4:	str	x2, [sp, #24]
  40c1b8:	str	x3, [sp, #16]
  40c1bc:	ldr	w0, [sp, #36]
  40c1c0:	and	w0, w0, #0x40
  40c1c4:	cmp	w0, #0x0
  40c1c8:	b.eq	40c1e4 <ferror@plt+0x9014>  // b.none
  40c1cc:	add	x0, sp, #0x30
  40c1d0:	mov	x1, x0
  40c1d4:	ldr	x0, [sp, #40]
  40c1d8:	bl	402d20 <gmtime_r@plt>
  40c1dc:	str	x0, [sp, #104]
  40c1e0:	b	40c1f8 <ferror@plt+0x9028>
  40c1e4:	add	x0, sp, #0x30
  40c1e8:	mov	x1, x0
  40c1ec:	ldr	x0, [sp, #40]
  40c1f0:	bl	402b10 <localtime_r@plt>
  40c1f4:	str	x0, [sp, #104]
  40c1f8:	ldr	x0, [sp, #104]
  40c1fc:	cmp	x0, #0x0
  40c200:	b.eq	40c220 <ferror@plt+0x9050>  // b.none
  40c204:	add	x0, sp, #0x30
  40c208:	ldr	x4, [sp, #16]
  40c20c:	ldr	x3, [sp, #24]
  40c210:	ldr	w2, [sp, #36]
  40c214:	mov	x1, #0x0                   	// #0
  40c218:	bl	40bd18 <ferror@plt+0x8b48>
  40c21c:	b	40c244 <ferror@plt+0x9074>
  40c220:	adrp	x0, 40f000 <ferror@plt+0xbe30>
  40c224:	add	x0, x0, #0x60
  40c228:	bl	403160 <gettext@plt>
  40c22c:	mov	x2, x0
  40c230:	ldr	x0, [sp, #40]
  40c234:	mov	x1, x0
  40c238:	mov	x0, x2
  40c23c:	bl	403050 <warnx@plt>
  40c240:	mov	w0, #0xffffffff            	// #-1
  40c244:	ldp	x29, x30, [sp], #112
  40c248:	ret
  40c24c:	sub	sp, sp, #0x10
  40c250:	str	x0, [sp, #8]
  40c254:	str	x1, [sp]
  40c258:	ldr	x0, [sp, #8]
  40c25c:	ldr	w1, [x0, #20]
  40c260:	ldr	x0, [sp]
  40c264:	ldr	w0, [x0, #20]
  40c268:	cmp	w1, w0
  40c26c:	cset	w0, eq  // eq = none
  40c270:	and	w0, w0, #0xff
  40c274:	add	sp, sp, #0x10
  40c278:	ret
  40c27c:	stp	x29, x30, [sp, #-32]!
  40c280:	mov	x29, sp
  40c284:	str	x0, [sp, #24]
  40c288:	str	x1, [sp, #16]
  40c28c:	ldr	x0, [sp, #24]
  40c290:	ldr	w1, [x0, #28]
  40c294:	ldr	x0, [sp, #16]
  40c298:	ldr	w0, [x0, #28]
  40c29c:	cmp	w1, w0
  40c2a0:	b.ne	40c2c0 <ferror@plt+0x90f0>  // b.any
  40c2a4:	ldr	x1, [sp, #16]
  40c2a8:	ldr	x0, [sp, #24]
  40c2ac:	bl	40c24c <ferror@plt+0x907c>
  40c2b0:	cmp	w0, #0x0
  40c2b4:	b.eq	40c2c0 <ferror@plt+0x90f0>  // b.none
  40c2b8:	mov	w0, #0x1                   	// #1
  40c2bc:	b	40c2c4 <ferror@plt+0x90f4>
  40c2c0:	mov	w0, #0x0                   	// #0
  40c2c4:	ldp	x29, x30, [sp], #32
  40c2c8:	ret
  40c2cc:	stp	x29, x30, [sp, #-192]!
  40c2d0:	mov	x29, sp
  40c2d4:	str	x0, [sp, #56]
  40c2d8:	str	x1, [sp, #48]
  40c2dc:	str	w2, [sp, #44]
  40c2e0:	str	x3, [sp, #32]
  40c2e4:	str	x4, [sp, #24]
  40c2e8:	str	wzr, [sp, #188]
  40c2ec:	ldr	x0, [sp, #48]
  40c2f0:	ldr	x0, [x0]
  40c2f4:	cmp	x0, #0x0
  40c2f8:	b.ne	40c308 <ferror@plt+0x9138>  // b.any
  40c2fc:	mov	x1, #0x0                   	// #0
  40c300:	ldr	x0, [sp, #48]
  40c304:	bl	402d00 <gettimeofday@plt>
  40c308:	add	x0, sp, #0x80
  40c30c:	mov	x1, x0
  40c310:	ldr	x0, [sp, #56]
  40c314:	bl	402b10 <localtime_r@plt>
  40c318:	ldr	x0, [sp, #48]
  40c31c:	add	x1, sp, #0x48
  40c320:	bl	402b10 <localtime_r@plt>
  40c324:	add	x1, sp, #0x48
  40c328:	add	x0, sp, #0x80
  40c32c:	bl	40c27c <ferror@plt+0x90ac>
  40c330:	cmp	w0, #0x0
  40c334:	b.eq	40c390 <ferror@plt+0x91c0>  // b.none
  40c338:	ldr	w0, [sp, #136]
  40c33c:	ldr	w1, [sp, #132]
  40c340:	mov	w4, w1
  40c344:	mov	w3, w0
  40c348:	adrp	x0, 40f000 <ferror@plt+0xbe30>
  40c34c:	add	x2, x0, #0x80
  40c350:	ldr	x1, [sp, #24]
  40c354:	ldr	x0, [sp, #32]
  40c358:	bl	402bf0 <snprintf@plt>
  40c35c:	str	w0, [sp, #188]
  40c360:	ldr	w0, [sp, #188]
  40c364:	cmp	w0, #0x0
  40c368:	b.lt	40c37c <ferror@plt+0x91ac>  // b.tstop
  40c36c:	ldrsw	x0, [sp, #188]
  40c370:	ldr	x1, [sp, #24]
  40c374:	cmp	x1, x0
  40c378:	b.cs	40c384 <ferror@plt+0x91b4>  // b.hs, b.nlast
  40c37c:	mov	w0, #0xffffffff            	// #-1
  40c380:	b	40c434 <ferror@plt+0x9264>
  40c384:	mov	w0, #0x1                   	// #1
  40c388:	str	w0, [sp, #188]
  40c38c:	b	40c41c <ferror@plt+0x924c>
  40c390:	add	x1, sp, #0x48
  40c394:	add	x0, sp, #0x80
  40c398:	bl	40c24c <ferror@plt+0x907c>
  40c39c:	cmp	w0, #0x0
  40c3a0:	b.eq	40c3fc <ferror@plt+0x922c>  // b.none
  40c3a4:	ldr	w0, [sp, #44]
  40c3a8:	and	w0, w0, #0x2
  40c3ac:	cmp	w0, #0x0
  40c3b0:	b.eq	40c3d8 <ferror@plt+0x9208>  // b.none
  40c3b4:	add	x0, sp, #0x80
  40c3b8:	mov	x3, x0
  40c3bc:	adrp	x0, 40f000 <ferror@plt+0xbe30>
  40c3c0:	add	x2, x0, #0x90
  40c3c4:	ldr	x1, [sp, #24]
  40c3c8:	ldr	x0, [sp, #32]
  40c3cc:	bl	402b70 <strftime@plt>
  40c3d0:	str	w0, [sp, #188]
  40c3d4:	b	40c41c <ferror@plt+0x924c>
  40c3d8:	add	x0, sp, #0x80
  40c3dc:	mov	x3, x0
  40c3e0:	adrp	x0, 40f000 <ferror@plt+0xbe30>
  40c3e4:	add	x2, x0, #0xa0
  40c3e8:	ldr	x1, [sp, #24]
  40c3ec:	ldr	x0, [sp, #32]
  40c3f0:	bl	402b70 <strftime@plt>
  40c3f4:	str	w0, [sp, #188]
  40c3f8:	b	40c41c <ferror@plt+0x924c>
  40c3fc:	add	x0, sp, #0x80
  40c400:	mov	x3, x0
  40c404:	adrp	x0, 40f000 <ferror@plt+0xbe30>
  40c408:	add	x2, x0, #0xa8
  40c40c:	ldr	x1, [sp, #24]
  40c410:	ldr	x0, [sp, #32]
  40c414:	bl	402b70 <strftime@plt>
  40c418:	str	w0, [sp, #188]
  40c41c:	ldr	w0, [sp, #188]
  40c420:	cmp	w0, #0x0
  40c424:	b.gt	40c430 <ferror@plt+0x9260>
  40c428:	mov	w0, #0xffffffff            	// #-1
  40c42c:	b	40c434 <ferror@plt+0x9264>
  40c430:	mov	w0, #0x0                   	// #0
  40c434:	ldp	x29, x30, [sp], #192
  40c438:	ret
  40c43c:	stp	x29, x30, [sp, #-48]!
  40c440:	mov	x29, sp
  40c444:	str	w0, [sp, #28]
  40c448:	ldr	w1, [sp, #28]
  40c44c:	mov	w0, #0xde83                	// #56963
  40c450:	movk	w0, #0x431b, lsl #16
  40c454:	umull	x0, w1, w0
  40c458:	lsr	x0, x0, #32
  40c45c:	lsr	w0, w0, #18
  40c460:	mov	w0, w0
  40c464:	str	x0, [sp, #32]
  40c468:	ldr	w1, [sp, #28]
  40c46c:	mov	w0, #0xde83                	// #56963
  40c470:	movk	w0, #0x431b, lsl #16
  40c474:	umull	x0, w1, w0
  40c478:	lsr	x0, x0, #32
  40c47c:	lsr	w0, w0, #18
  40c480:	mov	w2, #0x4240                	// #16960
  40c484:	movk	w2, #0xf, lsl #16
  40c488:	mul	w0, w0, w2
  40c48c:	sub	w0, w1, w0
  40c490:	mov	w1, w0
  40c494:	mov	x0, x1
  40c498:	lsl	x0, x0, #5
  40c49c:	sub	x0, x0, x1
  40c4a0:	lsl	x0, x0, #2
  40c4a4:	add	x0, x0, x1
  40c4a8:	lsl	x0, x0, #3
  40c4ac:	str	x0, [sp, #40]
  40c4b0:	add	x0, sp, #0x20
  40c4b4:	mov	x1, #0x0                   	// #0
  40c4b8:	bl	402fb0 <nanosleep@plt>
  40c4bc:	ldp	x29, x30, [sp], #48
  40c4c0:	ret
  40c4c4:	stp	x29, x30, [sp, #-64]!
  40c4c8:	mov	x29, sp
  40c4cc:	str	w0, [sp, #44]
  40c4d0:	str	x1, [sp, #32]
  40c4d4:	str	w2, [sp, #40]
  40c4d8:	str	x3, [sp, #24]
  40c4dc:	ldr	w2, [sp, #40]
  40c4e0:	ldr	x1, [sp, #32]
  40c4e4:	ldr	w0, [sp, #44]
  40c4e8:	bl	4030d0 <openat@plt>
  40c4ec:	str	w0, [sp, #60]
  40c4f0:	ldr	w0, [sp, #60]
  40c4f4:	cmp	w0, #0x0
  40c4f8:	b.ge	40c504 <ferror@plt+0x9334>  // b.tcont
  40c4fc:	mov	x0, #0x0                   	// #0
  40c500:	b	40c510 <ferror@plt+0x9340>
  40c504:	ldr	x1, [sp, #24]
  40c508:	ldr	w0, [sp, #60]
  40c50c:	bl	402cf0 <fdopen@plt>
  40c510:	ldp	x29, x30, [sp], #64
  40c514:	ret
  40c518:	stp	x29, x30, [sp, #-80]!
  40c51c:	mov	x29, sp
  40c520:	str	w0, [sp, #44]
  40c524:	str	x1, [sp, #32]
  40c528:	str	x2, [sp, #24]
  40c52c:	str	xzr, [sp, #72]
  40c530:	str	wzr, [sp, #68]
  40c534:	ldr	x2, [sp, #24]
  40c538:	mov	w1, #0x0                   	// #0
  40c53c:	ldr	x0, [sp, #32]
  40c540:	bl	402ce0 <memset@plt>
  40c544:	b	40c608 <ferror@plt+0x9438>
  40c548:	ldr	x2, [sp, #24]
  40c54c:	ldr	x1, [sp, #32]
  40c550:	ldr	w0, [sp, #44]
  40c554:	bl	403060 <read@plt>
  40c558:	str	x0, [sp, #56]
  40c55c:	ldr	x0, [sp, #56]
  40c560:	cmp	x0, #0x0
  40c564:	b.gt	40c5d4 <ferror@plt+0x9404>
  40c568:	ldr	x0, [sp, #56]
  40c56c:	cmp	x0, #0x0
  40c570:	b.ge	40c5b8 <ferror@plt+0x93e8>  // b.tcont
  40c574:	bl	403100 <__errno_location@plt>
  40c578:	ldr	w0, [x0]
  40c57c:	cmp	w0, #0xb
  40c580:	b.eq	40c594 <ferror@plt+0x93c4>  // b.none
  40c584:	bl	403100 <__errno_location@plt>
  40c588:	ldr	w0, [x0]
  40c58c:	cmp	w0, #0x4
  40c590:	b.ne	40c5b8 <ferror@plt+0x93e8>  // b.any
  40c594:	ldr	w0, [sp, #68]
  40c598:	add	w1, w0, #0x1
  40c59c:	str	w1, [sp, #68]
  40c5a0:	cmp	w0, #0x4
  40c5a4:	b.gt	40c5b8 <ferror@plt+0x93e8>
  40c5a8:	mov	w0, #0xd090                	// #53392
  40c5ac:	movk	w0, #0x3, lsl #16
  40c5b0:	bl	40c43c <ferror@plt+0x926c>
  40c5b4:	b	40c608 <ferror@plt+0x9438>
  40c5b8:	ldr	x0, [sp, #72]
  40c5bc:	cmp	x0, #0x0
  40c5c0:	b.eq	40c5cc <ferror@plt+0x93fc>  // b.none
  40c5c4:	ldr	x0, [sp, #72]
  40c5c8:	b	40c618 <ferror@plt+0x9448>
  40c5cc:	mov	x0, #0xffffffffffffffff    	// #-1
  40c5d0:	b	40c618 <ferror@plt+0x9448>
  40c5d4:	str	wzr, [sp, #68]
  40c5d8:	ldr	x0, [sp, #56]
  40c5dc:	ldr	x1, [sp, #24]
  40c5e0:	sub	x0, x1, x0
  40c5e4:	str	x0, [sp, #24]
  40c5e8:	ldr	x0, [sp, #56]
  40c5ec:	ldr	x1, [sp, #32]
  40c5f0:	add	x0, x1, x0
  40c5f4:	str	x0, [sp, #32]
  40c5f8:	ldr	x1, [sp, #72]
  40c5fc:	ldr	x0, [sp, #56]
  40c600:	add	x0, x1, x0
  40c604:	str	x0, [sp, #72]
  40c608:	ldr	x0, [sp, #24]
  40c60c:	cmp	x0, #0x0
  40c610:	b.ne	40c548 <ferror@plt+0x9378>  // b.any
  40c614:	ldr	x0, [sp, #72]
  40c618:	ldp	x29, x30, [sp], #80
  40c61c:	ret
  40c620:	mov	x12, #0x1030                	// #4144
  40c624:	sub	sp, sp, x12
  40c628:	stp	x29, x30, [sp]
  40c62c:	mov	x29, sp
  40c630:	str	w0, [sp, #28]
  40c634:	add	x3, sp, #0x28
  40c638:	ldr	w2, [sp, #28]
  40c63c:	adrp	x0, 40f000 <ferror@plt+0xbe30>
  40c640:	add	x1, x0, #0x230
  40c644:	mov	x0, x3
  40c648:	bl	402b40 <sprintf@plt>
  40c64c:	mov	x0, #0x8                   	// #8
  40c650:	bl	402c70 <malloc@plt>
  40c654:	str	x0, [sp, #4136]
  40c658:	ldr	x0, [sp, #4136]
  40c65c:	cmp	x0, #0x0
  40c660:	b.eq	40c690 <ferror@plt+0x94c0>  // b.none
  40c664:	add	x0, sp, #0x28
  40c668:	bl	402b60 <opendir@plt>
  40c66c:	mov	x1, x0
  40c670:	ldr	x0, [sp, #4136]
  40c674:	str	x1, [x0]
  40c678:	ldr	x0, [sp, #4136]
  40c67c:	ldr	x0, [x0]
  40c680:	cmp	x0, #0x0
  40c684:	b.eq	40c690 <ferror@plt+0x94c0>  // b.none
  40c688:	ldr	x0, [sp, #4136]
  40c68c:	b	40c69c <ferror@plt+0x94cc>
  40c690:	ldr	x0, [sp, #4136]
  40c694:	bl	402f50 <free@plt>
  40c698:	mov	x0, #0x0                   	// #0
  40c69c:	ldp	x29, x30, [sp]
  40c6a0:	mov	x12, #0x1030                	// #4144
  40c6a4:	add	sp, sp, x12
  40c6a8:	ret
  40c6ac:	stp	x29, x30, [sp, #-32]!
  40c6b0:	mov	x29, sp
  40c6b4:	str	x0, [sp, #24]
  40c6b8:	ldr	x0, [sp, #24]
  40c6bc:	cmp	x0, #0x0
  40c6c0:	b.eq	40c6e0 <ferror@plt+0x9510>  // b.none
  40c6c4:	ldr	x0, [sp, #24]
  40c6c8:	ldr	x0, [x0]
  40c6cc:	cmp	x0, #0x0
  40c6d0:	b.eq	40c6e0 <ferror@plt+0x9510>  // b.none
  40c6d4:	ldr	x0, [sp, #24]
  40c6d8:	ldr	x0, [x0]
  40c6dc:	bl	402df0 <closedir@plt>
  40c6e0:	ldr	x0, [sp, #24]
  40c6e4:	bl	402f50 <free@plt>
  40c6e8:	nop
  40c6ec:	ldp	x29, x30, [sp], #32
  40c6f0:	ret
  40c6f4:	stp	x29, x30, [sp, #-48]!
  40c6f8:	mov	x29, sp
  40c6fc:	str	x0, [sp, #24]
  40c700:	str	x1, [sp, #16]
  40c704:	ldr	x0, [sp, #24]
  40c708:	cmp	x0, #0x0
  40c70c:	b.eq	40c71c <ferror@plt+0x954c>  // b.none
  40c710:	ldr	x0, [sp, #16]
  40c714:	cmp	x0, #0x0
  40c718:	b.ne	40c724 <ferror@plt+0x9554>  // b.any
  40c71c:	mov	w0, #0xffffffea            	// #-22
  40c720:	b	40c828 <ferror@plt+0x9658>
  40c724:	ldr	x0, [sp, #16]
  40c728:	str	wzr, [x0]
  40c72c:	bl	403100 <__errno_location@plt>
  40c730:	str	wzr, [x0]
  40c734:	ldr	x0, [sp, #24]
  40c738:	ldr	x0, [x0]
  40c73c:	bl	402da0 <readdir@plt>
  40c740:	str	x0, [sp, #40]
  40c744:	ldr	x0, [sp, #40]
  40c748:	cmp	x0, #0x0
  40c74c:	b.ne	40c770 <ferror@plt+0x95a0>  // b.any
  40c750:	bl	403100 <__errno_location@plt>
  40c754:	ldr	w0, [x0]
  40c758:	cmp	w0, #0x0
  40c75c:	b.eq	40c768 <ferror@plt+0x9598>  // b.none
  40c760:	mov	w0, #0xffffffff            	// #-1
  40c764:	b	40c828 <ferror@plt+0x9658>
  40c768:	mov	w0, #0x1                   	// #1
  40c76c:	b	40c828 <ferror@plt+0x9658>
  40c770:	bl	402ee0 <__ctype_b_loc@plt>
  40c774:	ldr	x1, [x0]
  40c778:	ldr	x0, [sp, #40]
  40c77c:	ldrsb	w0, [x0, #19]
  40c780:	and	w0, w0, #0xff
  40c784:	and	x0, x0, #0xff
  40c788:	lsl	x0, x0, #1
  40c78c:	add	x0, x1, x0
  40c790:	ldrh	w0, [x0]
  40c794:	and	w0, w0, #0x800
  40c798:	cmp	w0, #0x0
  40c79c:	b.eq	40c810 <ferror@plt+0x9640>  // b.none
  40c7a0:	bl	403100 <__errno_location@plt>
  40c7a4:	str	wzr, [x0]
  40c7a8:	ldr	x0, [sp, #40]
  40c7ac:	add	x0, x0, #0x13
  40c7b0:	add	x1, sp, #0x20
  40c7b4:	mov	w2, #0xa                   	// #10
  40c7b8:	bl	402f00 <strtol@plt>
  40c7bc:	mov	w1, w0
  40c7c0:	ldr	x0, [sp, #16]
  40c7c4:	str	w1, [x0]
  40c7c8:	bl	403100 <__errno_location@plt>
  40c7cc:	ldr	w0, [x0]
  40c7d0:	cmp	w0, #0x0
  40c7d4:	b.ne	40c808 <ferror@plt+0x9638>  // b.any
  40c7d8:	ldr	x0, [sp, #40]
  40c7dc:	add	x1, x0, #0x13
  40c7e0:	ldr	x0, [sp, #32]
  40c7e4:	cmp	x1, x0
  40c7e8:	b.eq	40c808 <ferror@plt+0x9638>  // b.none
  40c7ec:	ldr	x0, [sp, #32]
  40c7f0:	cmp	x0, #0x0
  40c7f4:	b.eq	40c814 <ferror@plt+0x9644>  // b.none
  40c7f8:	ldr	x0, [sp, #32]
  40c7fc:	ldrsb	w0, [x0]
  40c800:	cmp	w0, #0x0
  40c804:	b.eq	40c814 <ferror@plt+0x9644>  // b.none
  40c808:	mov	w0, #0xffffffff            	// #-1
  40c80c:	b	40c828 <ferror@plt+0x9658>
  40c810:	nop
  40c814:	ldr	x0, [sp, #16]
  40c818:	ldr	w0, [x0]
  40c81c:	cmp	w0, #0x0
  40c820:	b.eq	40c734 <ferror@plt+0x9564>  // b.none
  40c824:	mov	w0, #0x0                   	// #0
  40c828:	ldp	x29, x30, [sp], #48
  40c82c:	ret
  40c830:	mov	x12, #0x2040                	// #8256
  40c834:	sub	sp, sp, x12
  40c838:	stp	x29, x30, [sp]
  40c83c:	mov	x29, sp
  40c840:	str	w0, [sp, #28]
  40c844:	str	x1, [sp, #16]
  40c848:	str	xzr, [sp, #8248]
  40c84c:	str	xzr, [sp, #8232]
  40c850:	add	x5, sp, #0x20
  40c854:	ldr	x4, [sp, #16]
  40c858:	ldr	w3, [sp, #28]
  40c85c:	adrp	x0, 40f000 <ferror@plt+0xbe30>
  40c860:	add	x2, x0, #0x240
  40c864:	mov	x1, #0x2000                	// #8192
  40c868:	mov	x0, x5
  40c86c:	bl	402bf0 <snprintf@plt>
  40c870:	add	x0, sp, #0x20
  40c874:	mov	w1, #0x0                   	// #0
  40c878:	bl	402c80 <open@plt>
  40c87c:	str	w0, [sp, #8228]
  40c880:	ldr	w0, [sp, #8228]
  40c884:	cmp	w0, #0x0
  40c888:	b.lt	40c918 <ferror@plt+0x9748>  // b.tstop
  40c88c:	add	x0, sp, #0x20
  40c890:	mov	x2, #0x2000                	// #8192
  40c894:	mov	x1, x0
  40c898:	ldr	w0, [sp, #8228]
  40c89c:	bl	40c518 <ferror@plt+0x9348>
  40c8a0:	str	x0, [sp, #8232]
  40c8a4:	ldr	x0, [sp, #8232]
  40c8a8:	cmp	x0, #0x0
  40c8ac:	b.le	40c920 <ferror@plt+0x9750>
  40c8b0:	str	xzr, [sp, #8240]
  40c8b4:	b	40c8e8 <ferror@plt+0x9718>
  40c8b8:	ldr	x0, [sp, #8240]
  40c8bc:	add	x1, sp, #0x20
  40c8c0:	ldrsb	w0, [x1, x0]
  40c8c4:	cmp	w0, #0x0
  40c8c8:	b.ne	40c8dc <ferror@plt+0x970c>  // b.any
  40c8cc:	ldr	x0, [sp, #8240]
  40c8d0:	add	x1, sp, #0x20
  40c8d4:	mov	w2, #0x20                  	// #32
  40c8d8:	strb	w2, [x1, x0]
  40c8dc:	ldr	x0, [sp, #8240]
  40c8e0:	add	x0, x0, #0x1
  40c8e4:	str	x0, [sp, #8240]
  40c8e8:	ldr	x0, [sp, #8232]
  40c8ec:	ldr	x1, [sp, #8240]
  40c8f0:	cmp	x1, x0
  40c8f4:	b.cc	40c8b8 <ferror@plt+0x96e8>  // b.lo, b.ul, b.last
  40c8f8:	ldr	x0, [sp, #8232]
  40c8fc:	sub	x0, x0, #0x1
  40c900:	add	x1, sp, #0x20
  40c904:	strb	wzr, [x1, x0]
  40c908:	add	x0, sp, #0x20
  40c90c:	bl	402dd0 <strdup@plt>
  40c910:	str	x0, [sp, #8248]
  40c914:	b	40c924 <ferror@plt+0x9754>
  40c918:	nop
  40c91c:	b	40c924 <ferror@plt+0x9754>
  40c920:	nop
  40c924:	ldr	w0, [sp, #8228]
  40c928:	cmp	w0, #0x0
  40c92c:	b.lt	40c938 <ferror@plt+0x9768>  // b.tstop
  40c930:	ldr	w0, [sp, #8228]
  40c934:	bl	402e10 <close@plt>
  40c938:	ldr	x0, [sp, #8248]
  40c93c:	ldp	x29, x30, [sp]
  40c940:	mov	x12, #0x2040                	// #8256
  40c944:	add	sp, sp, x12
  40c948:	ret
  40c94c:	stp	x29, x30, [sp, #-32]!
  40c950:	mov	x29, sp
  40c954:	str	w0, [sp, #28]
  40c958:	adrp	x0, 40f000 <ferror@plt+0xbe30>
  40c95c:	add	x1, x0, #0x250
  40c960:	ldr	w0, [sp, #28]
  40c964:	bl	40c830 <ferror@plt+0x9660>
  40c968:	ldp	x29, x30, [sp], #32
  40c96c:	ret
  40c970:	stp	x29, x30, [sp, #-32]!
  40c974:	mov	x29, sp
  40c978:	str	w0, [sp, #28]
  40c97c:	adrp	x0, 40f000 <ferror@plt+0xbe30>
  40c980:	add	x1, x0, #0x258
  40c984:	ldr	w0, [sp, #28]
  40c988:	bl	40c830 <ferror@plt+0x9660>
  40c98c:	ldp	x29, x30, [sp], #32
  40c990:	ret
  40c994:	stp	x29, x30, [sp, #-32]!
  40c998:	mov	x29, sp
  40c99c:	mov	x1, #0x18                  	// #24
  40c9a0:	mov	x0, #0x1                   	// #1
  40c9a4:	bl	402d70 <calloc@plt>
  40c9a8:	str	x0, [sp, #24]
  40c9ac:	ldr	x0, [sp, #24]
  40c9b0:	cmp	x0, #0x0
  40c9b4:	b.eq	40c9e8 <ferror@plt+0x9818>  // b.none
  40c9b8:	adrp	x0, 40f000 <ferror@plt+0xbe30>
  40c9bc:	add	x0, x0, #0x260
  40c9c0:	bl	402b60 <opendir@plt>
  40c9c4:	mov	x1, x0
  40c9c8:	ldr	x0, [sp, #24]
  40c9cc:	str	x1, [x0]
  40c9d0:	ldr	x0, [sp, #24]
  40c9d4:	ldr	x0, [x0]
  40c9d8:	cmp	x0, #0x0
  40c9dc:	b.eq	40c9e8 <ferror@plt+0x9818>  // b.none
  40c9e0:	ldr	x0, [sp, #24]
  40c9e4:	b	40c9f4 <ferror@plt+0x9824>
  40c9e8:	ldr	x0, [sp, #24]
  40c9ec:	bl	402f50 <free@plt>
  40c9f0:	mov	x0, #0x0                   	// #0
  40c9f4:	ldp	x29, x30, [sp], #32
  40c9f8:	ret
  40c9fc:	stp	x29, x30, [sp, #-32]!
  40ca00:	mov	x29, sp
  40ca04:	str	x0, [sp, #24]
  40ca08:	ldr	x0, [sp, #24]
  40ca0c:	cmp	x0, #0x0
  40ca10:	b.eq	40ca30 <ferror@plt+0x9860>  // b.none
  40ca14:	ldr	x0, [sp, #24]
  40ca18:	ldr	x0, [x0]
  40ca1c:	cmp	x0, #0x0
  40ca20:	b.eq	40ca30 <ferror@plt+0x9860>  // b.none
  40ca24:	ldr	x0, [sp, #24]
  40ca28:	ldr	x0, [x0]
  40ca2c:	bl	402df0 <closedir@plt>
  40ca30:	ldr	x0, [sp, #24]
  40ca34:	bl	402f50 <free@plt>
  40ca38:	nop
  40ca3c:	ldp	x29, x30, [sp], #32
  40ca40:	ret
  40ca44:	sub	sp, sp, #0x10
  40ca48:	str	x0, [sp, #8]
  40ca4c:	str	x1, [sp]
  40ca50:	ldr	x0, [sp, #8]
  40ca54:	ldr	x1, [sp]
  40ca58:	str	x1, [x0, #8]
  40ca5c:	ldr	x0, [sp]
  40ca60:	cmp	x0, #0x0
  40ca64:	cset	w0, ne  // ne = any
  40ca68:	and	w2, w0, #0xff
  40ca6c:	ldr	x1, [sp, #8]
  40ca70:	ldrb	w0, [x1, #20]
  40ca74:	bfxil	w0, w2, #0, #1
  40ca78:	strb	w0, [x1, #20]
  40ca7c:	nop
  40ca80:	add	sp, sp, #0x10
  40ca84:	ret
  40ca88:	sub	sp, sp, #0x10
  40ca8c:	str	x0, [sp, #8]
  40ca90:	str	w1, [sp, #4]
  40ca94:	ldr	x0, [sp, #8]
  40ca98:	ldr	w1, [sp, #4]
  40ca9c:	str	w1, [x0, #16]
  40caa0:	ldr	x0, [sp, #8]
  40caa4:	ldrb	w1, [x0, #20]
  40caa8:	orr	w1, w1, #0x2
  40caac:	strb	w1, [x0, #20]
  40cab0:	nop
  40cab4:	add	sp, sp, #0x10
  40cab8:	ret
  40cabc:	mov	x12, #0x2140                	// #8512
  40cac0:	sub	sp, sp, x12
  40cac4:	stp	x29, x30, [sp]
  40cac8:	mov	x29, sp
  40cacc:	str	x0, [sp, #24]
  40cad0:	str	x1, [sp, #16]
  40cad4:	ldr	x0, [sp, #24]
  40cad8:	cmp	x0, #0x0
  40cadc:	b.eq	40caec <ferror@plt+0x991c>  // b.none
  40cae0:	ldr	x0, [sp, #16]
  40cae4:	cmp	x0, #0x0
  40cae8:	b.ne	40caf4 <ferror@plt+0x9924>  // b.any
  40caec:	mov	w0, #0xffffffea            	// #-22
  40caf0:	b	40cd8c <ferror@plt+0x9bbc>
  40caf4:	ldr	x0, [sp, #16]
  40caf8:	str	wzr, [x0]
  40cafc:	bl	403100 <__errno_location@plt>
  40cb00:	str	wzr, [x0]
  40cb04:	bl	403100 <__errno_location@plt>
  40cb08:	str	wzr, [x0]
  40cb0c:	ldr	x0, [sp, #24]
  40cb10:	ldr	x0, [x0]
  40cb14:	bl	402da0 <readdir@plt>
  40cb18:	str	x0, [sp, #8504]
  40cb1c:	ldr	x0, [sp, #8504]
  40cb20:	cmp	x0, #0x0
  40cb24:	b.ne	40cb48 <ferror@plt+0x9978>  // b.any
  40cb28:	bl	403100 <__errno_location@plt>
  40cb2c:	ldr	w0, [x0]
  40cb30:	cmp	w0, #0x0
  40cb34:	b.eq	40cb40 <ferror@plt+0x9970>  // b.none
  40cb38:	mov	w0, #0xffffffff            	// #-1
  40cb3c:	b	40cd8c <ferror@plt+0x9bbc>
  40cb40:	mov	w0, #0x1                   	// #1
  40cb44:	b	40cd8c <ferror@plt+0x9bbc>
  40cb48:	bl	402ee0 <__ctype_b_loc@plt>
  40cb4c:	ldr	x1, [x0]
  40cb50:	ldr	x0, [sp, #8504]
  40cb54:	ldrsb	w0, [x0, #19]
  40cb58:	and	w0, w0, #0xff
  40cb5c:	and	x0, x0, #0xff
  40cb60:	lsl	x0, x0, #1
  40cb64:	add	x0, x1, x0
  40cb68:	ldrh	w0, [x0]
  40cb6c:	and	w0, w0, #0x800
  40cb70:	cmp	w0, #0x0
  40cb74:	b.eq	40cd54 <ferror@plt+0x9b84>  // b.none
  40cb78:	ldr	x0, [sp, #24]
  40cb7c:	ldrb	w0, [x0, #20]
  40cb80:	and	w0, w0, #0x2
  40cb84:	and	w0, w0, #0xff
  40cb88:	cmp	w0, #0x0
  40cb8c:	b.eq	40cbdc <ferror@plt+0x9a0c>  // b.none
  40cb90:	ldr	x0, [sp, #24]
  40cb94:	ldr	x0, [x0]
  40cb98:	bl	403030 <dirfd@plt>
  40cb9c:	mov	w4, w0
  40cba0:	ldr	x0, [sp, #8504]
  40cba4:	add	x0, x0, #0x13
  40cba8:	add	x1, sp, #0x128
  40cbac:	mov	w3, #0x0                   	// #0
  40cbb0:	mov	x2, x1
  40cbb4:	mov	x1, x0
  40cbb8:	mov	w0, w4
  40cbbc:	bl	40ce48 <ferror@plt+0x9c78>
  40cbc0:	cmp	w0, #0x0
  40cbc4:	b.ne	40cd5c <ferror@plt+0x9b8c>  // b.any
  40cbc8:	ldr	x0, [sp, #24]
  40cbcc:	ldr	w1, [x0, #16]
  40cbd0:	ldr	w0, [sp, #320]
  40cbd4:	cmp	w1, w0
  40cbd8:	b.ne	40cd64 <ferror@plt+0x9b94>  // b.any
  40cbdc:	ldr	x0, [sp, #24]
  40cbe0:	ldrb	w0, [x0, #20]
  40cbe4:	and	w0, w0, #0x1
  40cbe8:	and	w0, w0, #0xff
  40cbec:	cmp	w0, #0x0
  40cbf0:	b.eq	40ccb4 <ferror@plt+0x9ae4>  // b.none
  40cbf4:	ldr	x0, [sp, #8504]
  40cbf8:	add	x0, x0, #0x13
  40cbfc:	add	x4, sp, #0x128
  40cc00:	mov	x3, x0
  40cc04:	adrp	x0, 40f000 <ferror@plt+0xbe30>
  40cc08:	add	x2, x0, #0x268
  40cc0c:	mov	x1, #0x2000                	// #8192
  40cc10:	mov	x0, x4
  40cc14:	bl	402bf0 <snprintf@plt>
  40cc18:	ldr	x0, [sp, #24]
  40cc1c:	ldr	x0, [x0]
  40cc20:	bl	403030 <dirfd@plt>
  40cc24:	mov	w4, w0
  40cc28:	add	x1, sp, #0x128
  40cc2c:	adrp	x0, 40f000 <ferror@plt+0xbe30>
  40cc30:	add	x3, x0, #0x270
  40cc34:	mov	w2, #0x80000               	// #524288
  40cc38:	mov	w0, w4
  40cc3c:	bl	40c4c4 <ferror@plt+0x92f4>
  40cc40:	str	x0, [sp, #8496]
  40cc44:	ldr	x0, [sp, #8496]
  40cc48:	cmp	x0, #0x0
  40cc4c:	b.eq	40cd6c <ferror@plt+0x9b9c>  // b.none
  40cc50:	add	x0, sp, #0x128
  40cc54:	ldr	x2, [sp, #8496]
  40cc58:	mov	w1, #0x2000                	// #8192
  40cc5c:	bl	403180 <fgets@plt>
  40cc60:	str	x0, [sp, #8488]
  40cc64:	ldr	x0, [sp, #8496]
  40cc68:	bl	402c30 <fclose@plt>
  40cc6c:	ldr	x0, [sp, #8488]
  40cc70:	cmp	x0, #0x0
  40cc74:	b.eq	40cd74 <ferror@plt+0x9ba4>  // b.none
  40cc78:	add	x0, sp, #0x28
  40cc7c:	add	x3, sp, #0x128
  40cc80:	mov	x2, x0
  40cc84:	adrp	x0, 40f000 <ferror@plt+0xbe30>
  40cc88:	add	x1, x0, #0x278
  40cc8c:	mov	x0, x3
  40cc90:	bl	4030a0 <__isoc99_sscanf@plt>
  40cc94:	cmp	w0, #0x1
  40cc98:	b.ne	40cd7c <ferror@plt+0x9bac>  // b.any
  40cc9c:	ldr	x0, [sp, #24]
  40cca0:	ldr	x1, [x0, #8]
  40cca4:	add	x0, sp, #0x28
  40cca8:	bl	402eb0 <strcmp@plt>
  40ccac:	cmp	w0, #0x0
  40ccb0:	b.ne	40cd84 <ferror@plt+0x9bb4>  // b.any
  40ccb4:	str	xzr, [sp, #8488]
  40ccb8:	bl	403100 <__errno_location@plt>
  40ccbc:	str	wzr, [x0]
  40ccc0:	ldr	x0, [sp, #8504]
  40ccc4:	add	x0, x0, #0x13
  40ccc8:	add	x1, sp, #0x2, lsl #12
  40cccc:	add	x1, x1, #0x128
  40ccd0:	mov	w2, #0xa                   	// #10
  40ccd4:	bl	402f00 <strtol@plt>
  40ccd8:	mov	w1, w0
  40ccdc:	ldr	x0, [sp, #16]
  40cce0:	str	w1, [x0]
  40cce4:	bl	403100 <__errno_location@plt>
  40cce8:	ldr	w0, [x0]
  40ccec:	cmp	w0, #0x0
  40ccf0:	b.ne	40cd24 <ferror@plt+0x9b54>  // b.any
  40ccf4:	ldr	x0, [sp, #8504]
  40ccf8:	add	x1, x0, #0x13
  40ccfc:	ldr	x0, [sp, #8488]
  40cd00:	cmp	x1, x0
  40cd04:	b.eq	40cd24 <ferror@plt+0x9b54>  // b.none
  40cd08:	ldr	x0, [sp, #8488]
  40cd0c:	cmp	x0, #0x0
  40cd10:	b.eq	40cd4c <ferror@plt+0x9b7c>  // b.none
  40cd14:	ldr	x0, [sp, #8488]
  40cd18:	ldrsb	w0, [x0]
  40cd1c:	cmp	w0, #0x0
  40cd20:	b.eq	40cd4c <ferror@plt+0x9b7c>  // b.none
  40cd24:	bl	403100 <__errno_location@plt>
  40cd28:	ldr	w0, [x0]
  40cd2c:	cmp	w0, #0x0
  40cd30:	b.eq	40cd44 <ferror@plt+0x9b74>  // b.none
  40cd34:	bl	403100 <__errno_location@plt>
  40cd38:	ldr	w0, [x0]
  40cd3c:	neg	w0, w0
  40cd40:	b	40cd8c <ferror@plt+0x9bbc>
  40cd44:	mov	w0, #0xffffffff            	// #-1
  40cd48:	b	40cd8c <ferror@plt+0x9bbc>
  40cd4c:	mov	w0, #0x0                   	// #0
  40cd50:	b	40cd8c <ferror@plt+0x9bbc>
  40cd54:	nop
  40cd58:	b	40cb04 <ferror@plt+0x9934>
  40cd5c:	nop
  40cd60:	b	40cb04 <ferror@plt+0x9934>
  40cd64:	nop
  40cd68:	b	40cb04 <ferror@plt+0x9934>
  40cd6c:	nop
  40cd70:	b	40cb04 <ferror@plt+0x9934>
  40cd74:	nop
  40cd78:	b	40cb04 <ferror@plt+0x9934>
  40cd7c:	nop
  40cd80:	b	40cb04 <ferror@plt+0x9934>
  40cd84:	nop
  40cd88:	b	40cb04 <ferror@plt+0x9934>
  40cd8c:	ldp	x29, x30, [sp]
  40cd90:	mov	x12, #0x2140                	// #8512
  40cd94:	add	sp, sp, x12
  40cd98:	ret
  40cd9c:	nop
  40cda0:	stp	x29, x30, [sp, #-64]!
  40cda4:	mov	x29, sp
  40cda8:	stp	x19, x20, [sp, #16]
  40cdac:	adrp	x20, 420000 <ferror@plt+0x1ce30>
  40cdb0:	add	x20, x20, #0xb30
  40cdb4:	stp	x21, x22, [sp, #32]
  40cdb8:	adrp	x21, 420000 <ferror@plt+0x1ce30>
  40cdbc:	add	x21, x21, #0xb28
  40cdc0:	sub	x20, x20, x21
  40cdc4:	mov	w22, w0
  40cdc8:	stp	x23, x24, [sp, #48]
  40cdcc:	mov	x23, x1
  40cdd0:	mov	x24, x2
  40cdd4:	bl	402958 <memcpy@plt-0x38>
  40cdd8:	cmp	xzr, x20, asr #3
  40cddc:	b.eq	40ce08 <ferror@plt+0x9c38>  // b.none
  40cde0:	asr	x20, x20, #3
  40cde4:	mov	x19, #0x0                   	// #0
  40cde8:	ldr	x3, [x21, x19, lsl #3]
  40cdec:	mov	x2, x24
  40cdf0:	add	x19, x19, #0x1
  40cdf4:	mov	x1, x23
  40cdf8:	mov	w0, w22
  40cdfc:	blr	x3
  40ce00:	cmp	x20, x19
  40ce04:	b.ne	40cde8 <ferror@plt+0x9c18>  // b.any
  40ce08:	ldp	x19, x20, [sp, #16]
  40ce0c:	ldp	x21, x22, [sp, #32]
  40ce10:	ldp	x23, x24, [sp, #48]
  40ce14:	ldp	x29, x30, [sp], #64
  40ce18:	ret
  40ce1c:	nop
  40ce20:	ret
  40ce24:	nop
  40ce28:	adrp	x2, 421000 <ferror@plt+0x1de30>
  40ce2c:	mov	x1, #0x0                   	// #0
  40ce30:	ldr	x2, [x2, #1072]
  40ce34:	b	402b80 <__cxa_atexit@plt>
  40ce38:	mov	x2, x1
  40ce3c:	mov	x1, x0
  40ce40:	mov	w0, #0x0                   	// #0
  40ce44:	b	403110 <__xstat@plt>
  40ce48:	mov	x4, x1
  40ce4c:	mov	x5, x2
  40ce50:	mov	w1, w0
  40ce54:	mov	x2, x4
  40ce58:	mov	w0, #0x0                   	// #0
  40ce5c:	mov	w4, w3
  40ce60:	mov	x3, x5
  40ce64:	b	4031c0 <__fxstatat@plt>

Disassembly of section .fini:

000000000040ce68 <.fini>:
  40ce68:	stp	x29, x30, [sp, #-16]!
  40ce6c:	mov	x29, sp
  40ce70:	ldp	x29, x30, [sp], #16
  40ce74:	ret
