{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716613197403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716613197404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 16:59:57 2024 " "Processing started: Sat May 25 16:59:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716613197404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613197404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cs305_project -c cs305_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off cs305_project -c cs305_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613197404 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716613197775 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716613197775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "life.vhd 2 1 " "Found 2 design units, including 1 entities, in source file life.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 life-Behaviour " "Found design unit 1: life-Behaviour" {  } { { "life.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/life.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202624 ""} { "Info" "ISGN_ENTITY_NAME" "1 life " "Found entity 1: life" {  } { { "life.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/life.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-Behavioral " "Found design unit 1: ram-Behavioral" {  } { { "ram.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/ram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202626 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file speed_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 speed_control-Behavioral " "Found design unit 1: speed_control-Behavioral" {  } { { "speed_control.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/speed_control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202629 ""} { "Info" "ISGN_ENTITY_NAME" "1 speed_control " "Found entity 1: speed_control" {  } { { "speed_control.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/speed_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_digit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_digit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Two_Digit_Counter-behaviour " "Found design unit 1: Two_Digit_Counter-behaviour" {  } { { "Two_Digit_Counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/Two_Digit_Counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202633 ""} { "Info" "ISGN_ENTITY_NAME" "1 Two_Digit_Counter " "Found entity 1: Two_Digit_Counter" {  } { { "Two_Digit_Counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/Two_Digit_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_bit_Counter-behaviour " "Found design unit 1: Four_bit_Counter-behaviour" {  } { { "Four_bit_Counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/Four_bit_Counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202635 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_bit_Counter " "Found entity 1: Four_bit_Counter" {  } { { "Four_bit_Counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/Four_bit_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavioral " "Found design unit 1: counter-Behavioral" {  } { { "counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202637 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-behaviour " "Found design unit 1: vga_sync-behaviour" {  } { { "vga_sync.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/vga_sync.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202640 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/vga_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine-moore " "Found design unit 1: state_machine-moore" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202643 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start.vhd 2 1 " "Found 2 design units, including 1 entities, in source file start.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 start-behaviour " "Found design unit 1: start-behaviour" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202646 ""} { "Info" "ISGN_ENTITY_NAME" "1 start " "Found entity 1: start" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_printer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sprite_printer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPRITE_PRINTER-a " "Found design unit 1: SPRITE_PRINTER-a" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202649 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPRITE_PRINTER " "Found entity 1: SPRITE_PRINTER" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-behaviour " "Found design unit 1: seven_seg-behaviour" {  } { { "seven_seg.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/seven_seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202651 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/seven_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqto99.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seqto99.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seqTo99-behavior " "Found design unit 1: seqTo99-behavior" {  } { { "seqTo99.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/seqTo99.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202653 ""} { "Info" "ISGN_ENTITY_NAME" "1 seqTo99 " "Found entity 1: seqTo99" {  } { { "seqTo99.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/seqTo99.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rand_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rand_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rand_gen-b1 " "Found design unit 1: rand_gen-b1" {  } { { "rand_gen.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/rand_gen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202655 ""} { "Info" "ISGN_ENTITY_NAME" "1 rand_gen " "Found entity 1: rand_gen" {  } { { "rand_gen.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/rand_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipes-b1 " "Found design unit 1: pipes-b1" {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/pipes.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202660 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/pipes.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/mouse.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202663 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/mouse.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endgame.vhd 2 1 " "Found 2 design units, including 1 entities, in source file endgame.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 endgame-behaviour " "Found design unit 1: endgame-behaviour" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202665 ""} { "Info" "ISGN_ENTITY_NAME" "1 endgame " "Found entity 1: endgame" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs305_project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cs305_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cs305_project-structural " "Found design unit 1: cs305_project-structural" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202667 ""} { "Info" "ISGN_ENTITY_NAME" "1 cs305_project " "Found entity 1: cs305_project" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202670 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bouncy_ball.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202672 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bouncy_ball.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bird.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bird-SYN " "Found design unit 1: bird-SYN" {  } { { "bird.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bird.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202674 ""} { "Info" "ISGN_ENTITY_NAME" "1 bird " "Found entity 1: bird" {  } { { "bird.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bird.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_updowncounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_updowncounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Binary_UpDownCounter-behavior " "Found design unit 1: Binary_UpDownCounter-behavior" {  } { { "Binary_UpDownCounter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/Binary_UpDownCounter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202676 ""} { "Info" "ISGN_ENTITY_NAME" "1 Binary_UpDownCounter " "Found entity 1: Binary_UpDownCounter" {  } { { "Binary_UpDownCounter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/Binary_UpDownCounter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs305_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cs305_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cs305_pll-rtl " "Found design unit 1: cs305_pll-rtl" {  } { { "cs305_pll.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202678 ""} { "Info" "ISGN_ENTITY_NAME" "1 cs305_pll " "Found entity 1: cs305_pll" {  } { { "cs305_pll.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs305_pll/cs305_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file cs305_pll/cs305_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 cs305_pll_0002 " "Found entity 1: cs305_pll_0002" {  } { { "cs305_pll/cs305_pll_0002.v" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_pll/cs305_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202681 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cs305_project " "Elaborating entity \"cs305_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716613202732 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s19 cs305_project.vhd(117) " "VHDL Signal Declaration warning at cs305_project.vhd(117): used implicit default value for signal \"s19\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 117 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716613202733 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s28 cs305_project.vhd(117) " "Verilog HDL or VHDL warning at cs305_project.vhd(117): object \"s28\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716613202733 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s29 cs305_project.vhd(117) " "Verilog HDL or VHDL warning at cs305_project.vhd(117): object \"s29\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716613202733 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s31 cs305_project.vhd(117) " "Verilog HDL or VHDL warning at cs305_project.vhd(117): object \"s31\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716613202733 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s32 cs305_project.vhd(117) " "Verilog HDL or VHDL warning at cs305_project.vhd(117): object \"s32\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716613202733 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s12 cs305_project.vhd(118) " "Verilog HDL or VHDL warning at cs305_project.vhd(118): object \"s12\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716613202733 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s13 cs305_project.vhd(118) " "Verilog HDL or VHDL warning at cs305_project.vhd(118): object \"s13\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716613202733 "|cs305_project"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s24 cs305_project.vhd(120) " "VHDL Signal Declaration warning at cs305_project.vhd(120): used implicit default value for signal \"s24\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 120 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716613202733 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "display11 cs305_project.vhd(128) " "Verilog HDL or VHDL warning at cs305_project.vhd(128): object \"display11\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716613202733 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "display22 cs305_project.vhd(128) " "Verilog HDL or VHDL warning at cs305_project.vhd(128): object \"display22\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716613202734 "|cs305_project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cs305_pll cs305_pll:C1 " "Elaborating entity \"cs305_pll\" for hierarchy \"cs305_pll:C1\"" {  } { { "cs305_project.vhd" "C1" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613202735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cs305_pll_0002 cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst " "Elaborating entity \"cs305_pll_0002\" for hierarchy \"cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\"" {  } { { "cs305_pll.vhd" "cs305_pll_inst" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_pll.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613202737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "cs305_pll/cs305_pll_0002.v" "altera_pll_i" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_pll/cs305_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613202762 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1716613202763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "cs305_pll/cs305_pll_0002.v" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_pll/cs305_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613202763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202763 ""}  } { { "cs305_pll/cs305_pll_0002.v" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_pll/cs305_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716613202763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:V1 " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:V1\"" {  } { { "cs305_project.vhd" "V1" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613202767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball bouncy_ball:B1 " "Elaborating entity \"bouncy_ball\" for hierarchy \"bouncy_ball:B1\"" {  } { { "cs305_project.vhd" "B1" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613202769 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "size_x bouncy_ball.vhd(18) " "Verilog HDL or VHDL warning at bouncy_ball.vhd(18): object \"size_x\" assigned a value but never read" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bouncy_ball.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716613202770 "|cs305_project|bouncy_ball:B1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_y_pos bouncy_ball.vhd(70) " "VHDL Process Statement warning at bouncy_ball.vhd(70): signal \"ball_y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bouncy_ball.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613202770 "|cs305_project|bouncy_ball:B1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size_y bouncy_ball.vhd(70) " "VHDL Process Statement warning at bouncy_ball.vhd(70): signal \"size_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bouncy_ball.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613202770 "|cs305_project|bouncy_ball:B1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:M1 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:M1\"" {  } { { "cs305_project.vhd" "M1" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613202771 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(22) " "Verilog HDL or VHDL warning at mouse.vhd(22): object \"CHARIN\" assigned a value but never read" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/mouse.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716613202773 "|cs305_project|MOUSE:M1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(148) " "VHDL Process Statement warning at mouse.vhd(148): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/mouse.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613202773 "|cs305_project|MOUSE:M1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(152) " "VHDL Process Statement warning at mouse.vhd(152): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/mouse.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613202773 "|cs305_project|MOUSE:M1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(153) " "VHDL Process Statement warning at mouse.vhd(153): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/mouse.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613202773 "|cs305_project|MOUSE:M1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(154) " "VHDL Process Statement warning at mouse.vhd(154): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/mouse.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613202773 "|cs305_project|MOUSE:M1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start start:P1 " "Elaborating entity \"start\" for hierarchy \"start:P1\"" {  } { { "cs305_project.vhd" "P1" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613202775 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_f_address start.vhd(16) " "VHDL Signal Declaration warning at start.vhd(16): used explicit default value for signal \"title_f_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202776 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_l_address start.vhd(17) " "VHDL Signal Declaration warning at start.vhd(17): used explicit default value for signal \"title_l_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202776 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_a_address start.vhd(18) " "VHDL Signal Declaration warning at start.vhd(18): used explicit default value for signal \"title_a_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202776 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_p_address start.vhd(19) " "VHDL Signal Declaration warning at start.vhd(19): used explicit default value for signal \"title_p_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202776 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_p1_address start.vhd(20) " "VHDL Signal Declaration warning at start.vhd(20): used explicit default value for signal \"title_p1_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_y_address start.vhd(21) " "VHDL Signal Declaration warning at start.vhd(21): used explicit default value for signal \"title_y_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_b_address start.vhd(22) " "VHDL Signal Declaration warning at start.vhd(22): used explicit default value for signal \"title_b_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_i_address start.vhd(23) " "VHDL Signal Declaration warning at start.vhd(23): used explicit default value for signal \"title_i_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_r_address start.vhd(24) " "VHDL Signal Declaration warning at start.vhd(24): used explicit default value for signal \"title_r_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_d_address start.vhd(25) " "VHDL Signal Declaration warning at start.vhd(25): used explicit default value for signal \"title_d_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_f_row start.vhd(31) " "VHDL Signal Declaration warning at start.vhd(31): used explicit default value for signal \"title_f_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_f_col start.vhd(32) " "VHDL Signal Declaration warning at start.vhd(32): used explicit default value for signal \"title_f_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_l_row start.vhd(33) " "VHDL Signal Declaration warning at start.vhd(33): used explicit default value for signal \"title_l_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_l_col start.vhd(34) " "VHDL Signal Declaration warning at start.vhd(34): used explicit default value for signal \"title_l_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_a_row start.vhd(35) " "VHDL Signal Declaration warning at start.vhd(35): used explicit default value for signal \"title_a_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_a_col start.vhd(36) " "VHDL Signal Declaration warning at start.vhd(36): used explicit default value for signal \"title_a_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_p_row start.vhd(37) " "VHDL Signal Declaration warning at start.vhd(37): used explicit default value for signal \"title_p_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_p_col start.vhd(38) " "VHDL Signal Declaration warning at start.vhd(38): used explicit default value for signal \"title_p_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_p1_row start.vhd(39) " "VHDL Signal Declaration warning at start.vhd(39): used explicit default value for signal \"title_p1_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_p1_col start.vhd(40) " "VHDL Signal Declaration warning at start.vhd(40): used explicit default value for signal \"title_p1_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_y_row start.vhd(41) " "VHDL Signal Declaration warning at start.vhd(41): used explicit default value for signal \"title_y_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_y_col start.vhd(42) " "VHDL Signal Declaration warning at start.vhd(42): used explicit default value for signal \"title_y_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_b_row start.vhd(43) " "VHDL Signal Declaration warning at start.vhd(43): used explicit default value for signal \"title_b_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_b_col start.vhd(44) " "VHDL Signal Declaration warning at start.vhd(44): used explicit default value for signal \"title_b_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_i_row start.vhd(45) " "VHDL Signal Declaration warning at start.vhd(45): used explicit default value for signal \"title_i_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_i_col start.vhd(46) " "VHDL Signal Declaration warning at start.vhd(46): used explicit default value for signal \"title_i_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_r_row start.vhd(47) " "VHDL Signal Declaration warning at start.vhd(47): used explicit default value for signal \"title_r_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_r_col start.vhd(48) " "VHDL Signal Declaration warning at start.vhd(48): used explicit default value for signal \"title_r_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_d_row start.vhd(49) " "VHDL Signal Declaration warning at start.vhd(49): used explicit default value for signal \"title_d_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_d_col start.vhd(50) " "VHDL Signal Declaration warning at start.vhd(50): used explicit default value for signal \"title_d_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_p_address start.vhd(52) " "VHDL Signal Declaration warning at start.vhd(52): used explicit default value for signal \"play_p_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_l_address start.vhd(53) " "VHDL Signal Declaration warning at start.vhd(53): used explicit default value for signal \"play_l_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_a_address start.vhd(54) " "VHDL Signal Declaration warning at start.vhd(54): used explicit default value for signal \"play_a_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_y_address start.vhd(55) " "VHDL Signal Declaration warning at start.vhd(55): used explicit default value for signal \"play_y_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_t_address start.vhd(57) " "VHDL Signal Declaration warning at start.vhd(57): used explicit default value for signal \"tut_t_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_u_address start.vhd(58) " "VHDL Signal Declaration warning at start.vhd(58): used explicit default value for signal \"tut_u_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_t1_address start.vhd(59) " "VHDL Signal Declaration warning at start.vhd(59): used explicit default value for signal \"tut_t1_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_o_address start.vhd(60) " "VHDL Signal Declaration warning at start.vhd(60): used explicit default value for signal \"tut_o_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_r_address start.vhd(61) " "VHDL Signal Declaration warning at start.vhd(61): used explicit default value for signal \"tut_r_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_i_address start.vhd(62) " "VHDL Signal Declaration warning at start.vhd(62): used explicit default value for signal \"tut_i_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_a_address start.vhd(63) " "VHDL Signal Declaration warning at start.vhd(63): used explicit default value for signal \"tut_a_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_l_address start.vhd(64) " "VHDL Signal Declaration warning at start.vhd(64): used explicit default value for signal \"tut_l_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_p_row start.vhd(67) " "VHDL Signal Declaration warning at start.vhd(67): used explicit default value for signal \"play_p_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 67 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_p_col start.vhd(68) " "VHDL Signal Declaration warning at start.vhd(68): used explicit default value for signal \"play_p_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_l_row start.vhd(69) " "VHDL Signal Declaration warning at start.vhd(69): used explicit default value for signal \"play_l_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_l_col start.vhd(70) " "VHDL Signal Declaration warning at start.vhd(70): used explicit default value for signal \"play_l_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_a_row start.vhd(71) " "VHDL Signal Declaration warning at start.vhd(71): used explicit default value for signal \"play_a_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 71 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_a_col start.vhd(72) " "VHDL Signal Declaration warning at start.vhd(72): used explicit default value for signal \"play_a_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_y_row start.vhd(73) " "VHDL Signal Declaration warning at start.vhd(73): used explicit default value for signal \"play_y_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_y_col start.vhd(74) " "VHDL Signal Declaration warning at start.vhd(74): used explicit default value for signal \"play_y_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_t_row start.vhd(78) " "VHDL Signal Declaration warning at start.vhd(78): used explicit default value for signal \"tut_t_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 78 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_t_col start.vhd(79) " "VHDL Signal Declaration warning at start.vhd(79): used explicit default value for signal \"tut_t_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_u_row start.vhd(80) " "VHDL Signal Declaration warning at start.vhd(80): used explicit default value for signal \"tut_u_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 80 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202777 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_u_col start.vhd(81) " "VHDL Signal Declaration warning at start.vhd(81): used explicit default value for signal \"tut_u_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 81 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202778 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_t1_row start.vhd(82) " "VHDL Signal Declaration warning at start.vhd(82): used explicit default value for signal \"tut_t1_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 82 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202778 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_t1_col start.vhd(83) " "VHDL Signal Declaration warning at start.vhd(83): used explicit default value for signal \"tut_t1_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 83 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202778 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_o_row start.vhd(84) " "VHDL Signal Declaration warning at start.vhd(84): used explicit default value for signal \"tut_o_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 84 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202778 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_o_col start.vhd(85) " "VHDL Signal Declaration warning at start.vhd(85): used explicit default value for signal \"tut_o_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 85 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202778 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_r_row start.vhd(86) " "VHDL Signal Declaration warning at start.vhd(86): used explicit default value for signal \"tut_r_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 86 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202778 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_r_col start.vhd(87) " "VHDL Signal Declaration warning at start.vhd(87): used explicit default value for signal \"tut_r_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 87 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202778 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_i_row start.vhd(88) " "VHDL Signal Declaration warning at start.vhd(88): used explicit default value for signal \"tut_i_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 88 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202778 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_i_col start.vhd(89) " "VHDL Signal Declaration warning at start.vhd(89): used explicit default value for signal \"tut_i_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 89 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202778 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_a_row start.vhd(90) " "VHDL Signal Declaration warning at start.vhd(90): used explicit default value for signal \"tut_a_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 90 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202778 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_a_col start.vhd(91) " "VHDL Signal Declaration warning at start.vhd(91): used explicit default value for signal \"tut_a_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 91 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202778 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_l_row start.vhd(92) " "VHDL Signal Declaration warning at start.vhd(92): used explicit default value for signal \"tut_l_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 92 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202778 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_l_col start.vhd(93) " "VHDL Signal Declaration warning at start.vhd(93): used explicit default value for signal \"tut_l_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 93 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202778 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_R start.vhd(123) " "VHDL Signal Declaration warning at start.vhd(123): used explicit default value for signal \"Font_R\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 123 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202778 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_G start.vhd(124) " "VHDL Signal Declaration warning at start.vhd(124): used explicit default value for signal \"Font_G\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 124 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202778 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_B start.vhd(125) " "VHDL Signal Declaration warning at start.vhd(125): used explicit default value for signal \"Font_B\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 125 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202778 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_enable start.vhd(126) " "VHDL Signal Declaration warning at start.vhd(126): used explicit default value for signal \"t_enable\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 126 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202778 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_Multiplier start.vhd(128) " "VHDL Signal Declaration warning at start.vhd(128): used explicit default value for signal \"Font_Multiplier\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 128 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202778 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "select_multiplier start.vhd(129) " "VHDL Signal Declaration warning at start.vhd(129): used explicit default value for signal \"select_multiplier\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 129 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613202778 "|cs305_project|start:P1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPRITE_PRINTER start:P1\|SPRITE_PRINTER:title_f " "Elaborating entity \"SPRITE_PRINTER\" for hierarchy \"start:P1\|SPRITE_PRINTER:title_f\"" {  } { { "start.vhd" "title_f" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613202779 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable sprite_printer.vhd(36) " "VHDL Process Statement warning at sprite_printer.vhd(36): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613202780 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiplier sprite_printer.vhd(37) " "VHDL Process Statement warning at sprite_printer.vhd(37): signal \"multiplier\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613202780 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiplier sprite_printer.vhd(47) " "VHDL Process Statement warning at sprite_printer.vhd(47): signal \"multiplier\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613202780 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiplier sprite_printer.vhd(48) " "VHDL Process Statement warning at sprite_printer.vhd(48): signal \"multiplier\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613202780 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_font_row sprite_printer.vhd(33) " "VHDL Process Statement warning at sprite_printer.vhd(33): inferring latch(es) for signal or variable \"s_font_row\", which holds its previous value in one or more paths through the process" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716613202780 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_font_col sprite_printer.vhd(33) " "VHDL Process Statement warning at sprite_printer.vhd(33): inferring latch(es) for signal or variable \"s_font_col\", which holds its previous value in one or more paths through the process" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716613202780 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_col\[0\] sprite_printer.vhd(33) " "Inferred latch for \"s_font_col\[0\]\" at sprite_printer.vhd(33)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202780 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_col\[1\] sprite_printer.vhd(33) " "Inferred latch for \"s_font_col\[1\]\" at sprite_printer.vhd(33)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202780 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_col\[2\] sprite_printer.vhd(33) " "Inferred latch for \"s_font_col\[2\]\" at sprite_printer.vhd(33)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202780 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_row\[0\] sprite_printer.vhd(33) " "Inferred latch for \"s_font_row\[0\]\" at sprite_printer.vhd(33)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202780 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_row\[1\] sprite_printer.vhd(33) " "Inferred latch for \"s_font_row\[1\]\" at sprite_printer.vhd(33)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202780 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_row\[2\] sprite_printer.vhd(33) " "Inferred latch for \"s_font_row\[2\]\" at sprite_printer.vhd(33)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202780 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM " "Elaborating entity \"char_rom\" for hierarchy \"start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\"" {  } { { "sprite_printer.vhd" "SPRITE_ROM" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613202781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613202815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613202815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613202815 ""}  } { { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716613202815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5g1 " "Found entity 1: altsyncram_d5g1" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613202844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613202844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5g1 start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated " "Elaborating entity \"altsyncram_d5g1\" for hierarchy \"start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613202846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_gen rand_gen:Rn1 " "Elaborating entity \"rand_gen\" for hierarchy \"rand_gen:Rn1\"" {  } { { "cs305_project.vhd" "Rn1" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613203057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes pipes:d1 " "Elaborating entity \"pipes\" for hierarchy \"pipes:d1\"" {  } { { "cs305_project.vhd" "d1" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613203059 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rst pipes.vhd(13) " "VHDL Signal Declaration warning at pipes.vhd(13): used implicit default value for signal \"rst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/pipes.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716613203060 "|cs305_project|pipes:d1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_power pipes.vhd(25) " "Verilog HDL or VHDL warning at pipes.vhd(25): object \"t_power\" assigned a value but never read" {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/pipes.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716613203060 "|cs305_project|pipes:d1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_R pipes.vhd(26) " "VHDL Signal Declaration warning at pipes.vhd(26): used explicit default value for signal \"Font_R\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/pipes.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203060 "|cs305_project|pipes:d1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_G pipes.vhd(27) " "VHDL Signal Declaration warning at pipes.vhd(27): used explicit default value for signal \"Font_G\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/pipes.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203060 "|cs305_project|pipes:d1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_B pipes.vhd(28) " "VHDL Signal Declaration warning at pipes.vhd(28): used explicit default value for signal \"Font_B\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/pipes.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203060 "|cs305_project|pipes:d1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Multiplier pipes.vhd(29) " "VHDL Signal Declaration warning at pipes.vhd(29): used explicit default value for signal \"Multiplier\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/pipes.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203060 "|cs305_project|pipes:d1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_address pipes.vhd(30) " "VHDL Signal Declaration warning at pipes.vhd(30): used explicit default value for signal \"c_address\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/pipes.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203060 "|cs305_project|pipes:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:R1 " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:R1\"" {  } { { "cs305_project.vhd" "R1" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613203082 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_r state_machine.vhd(44) " "VHDL Process Statement warning at state_machine.vhd(44): signal \"start_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_g state_machine.vhd(45) " "VHDL Process Statement warning at state_machine.vhd(45): signal \"start_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_b state_machine.vhd(46) " "VHDL Process Statement warning at state_machine.vhd(46): signal \"start_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_r state_machine.vhd(49) " "VHDL Process Statement warning at state_machine.vhd(49): signal \"bouncy_ball_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_r state_machine.vhd(49) " "VHDL Process Statement warning at state_machine.vhd(49): signal \"pipes_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "l_r state_machine.vhd(49) " "VHDL Process Statement warning at state_machine.vhd(49): signal \"l_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_g state_machine.vhd(50) " "VHDL Process Statement warning at state_machine.vhd(50): signal \"bouncy_ball_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_g state_machine.vhd(50) " "VHDL Process Statement warning at state_machine.vhd(50): signal \"pipes_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "l_g state_machine.vhd(50) " "VHDL Process Statement warning at state_machine.vhd(50): signal \"l_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_b state_machine.vhd(51) " "VHDL Process Statement warning at state_machine.vhd(51): signal \"bouncy_ball_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_b state_machine.vhd(51) " "VHDL Process Statement warning at state_machine.vhd(51): signal \"pipes_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "l_b state_machine.vhd(51) " "VHDL Process Statement warning at state_machine.vhd(51): signal \"l_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_r state_machine.vhd(54) " "VHDL Process Statement warning at state_machine.vhd(54): signal \"bouncy_ball_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_r state_machine.vhd(54) " "VHDL Process Statement warning at state_machine.vhd(54): signal \"pipes_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "l_r state_machine.vhd(54) " "VHDL Process Statement warning at state_machine.vhd(54): signal \"l_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_g state_machine.vhd(55) " "VHDL Process Statement warning at state_machine.vhd(55): signal \"bouncy_ball_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_g state_machine.vhd(55) " "VHDL Process Statement warning at state_machine.vhd(55): signal \"pipes_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "l_g state_machine.vhd(55) " "VHDL Process Statement warning at state_machine.vhd(55): signal \"l_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_b state_machine.vhd(56) " "VHDL Process Statement warning at state_machine.vhd(56): signal \"bouncy_ball_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_b state_machine.vhd(56) " "VHDL Process Statement warning at state_machine.vhd(56): signal \"pipes_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "l_b state_machine.vhd(56) " "VHDL Process Statement warning at state_machine.vhd(56): signal \"l_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_r state_machine.vhd(59) " "VHDL Process Statement warning at state_machine.vhd(59): signal \"bouncy_ball_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_r state_machine.vhd(59) " "VHDL Process Statement warning at state_machine.vhd(59): signal \"pipes_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "l_r state_machine.vhd(59) " "VHDL Process Statement warning at state_machine.vhd(59): signal \"l_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_g state_machine.vhd(60) " "VHDL Process Statement warning at state_machine.vhd(60): signal \"bouncy_ball_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_g state_machine.vhd(60) " "VHDL Process Statement warning at state_machine.vhd(60): signal \"pipes_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "l_g state_machine.vhd(60) " "VHDL Process Statement warning at state_machine.vhd(60): signal \"l_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_b state_machine.vhd(61) " "VHDL Process Statement warning at state_machine.vhd(61): signal \"bouncy_ball_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_b state_machine.vhd(61) " "VHDL Process Statement warning at state_machine.vhd(61): signal \"pipes_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "l_b state_machine.vhd(61) " "VHDL Process Statement warning at state_machine.vhd(61): signal \"l_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_r state_machine.vhd(64) " "VHDL Process Statement warning at state_machine.vhd(64): signal \"bouncy_ball_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_r state_machine.vhd(64) " "VHDL Process Statement warning at state_machine.vhd(64): signal \"pipes_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "l_r state_machine.vhd(64) " "VHDL Process Statement warning at state_machine.vhd(64): signal \"l_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_g state_machine.vhd(65) " "VHDL Process Statement warning at state_machine.vhd(65): signal \"bouncy_ball_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_g state_machine.vhd(65) " "VHDL Process Statement warning at state_machine.vhd(65): signal \"pipes_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "l_g state_machine.vhd(65) " "VHDL Process Statement warning at state_machine.vhd(65): signal \"l_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_b state_machine.vhd(66) " "VHDL Process Statement warning at state_machine.vhd(66): signal \"bouncy_ball_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_b state_machine.vhd(66) " "VHDL Process Statement warning at state_machine.vhd(66): signal \"pipes_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "l_b state_machine.vhd(66) " "VHDL Process Statement warning at state_machine.vhd(66): signal \"l_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_r state_machine.vhd(69) " "VHDL Process Statement warning at state_machine.vhd(69): signal \"pause_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_g state_machine.vhd(70) " "VHDL Process Statement warning at state_machine.vhd(70): signal \"pause_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_b state_machine.vhd(71) " "VHDL Process Statement warning at state_machine.vhd(71): signal \"pause_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_r state_machine.vhd(74) " "VHDL Process Statement warning at state_machine.vhd(74): signal \"pause_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_g state_machine.vhd(75) " "VHDL Process Statement warning at state_machine.vhd(75): signal \"pause_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_b state_machine.vhd(76) " "VHDL Process Statement warning at state_machine.vhd(76): signal \"pause_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_r state_machine.vhd(79) " "VHDL Process Statement warning at state_machine.vhd(79): signal \"pause_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_g state_machine.vhd(80) " "VHDL Process Statement warning at state_machine.vhd(80): signal \"pause_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_b state_machine.vhd(81) " "VHDL Process Statement warning at state_machine.vhd(81): signal \"pause_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203083 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_r state_machine.vhd(84) " "VHDL Process Statement warning at state_machine.vhd(84): signal \"pause_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203084 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_g state_machine.vhd(85) " "VHDL Process Statement warning at state_machine.vhd(85): signal \"pause_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203084 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_b state_machine.vhd(86) " "VHDL Process Statement warning at state_machine.vhd(86): signal \"pause_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203084 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endgame_r state_machine.vhd(89) " "VHDL Process Statement warning at state_machine.vhd(89): signal \"endgame_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203084 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endgame_g state_machine.vhd(90) " "VHDL Process Statement warning at state_machine.vhd(90): signal \"endgame_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203084 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endgame_b state_machine.vhd(91) " "VHDL Process Statement warning at state_machine.vhd(91): signal \"endgame_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203084 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_r state_machine.vhd(94) " "VHDL Process Statement warning at state_machine.vhd(94): signal \"start_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203084 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_g state_machine.vhd(95) " "VHDL Process Statement warning at state_machine.vhd(95): signal \"start_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203084 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_b state_machine.vhd(96) " "VHDL Process Statement warning at state_machine.vhd(96): signal \"start_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203084 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lose state_machine.vhd(115) " "VHDL Process Statement warning at state_machine.vhd(115): signal \"lose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203084 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lose state_machine.vhd(135) " "VHDL Process Statement warning at state_machine.vhd(135): signal \"lose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203084 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset state_machine.vhd(167) " "VHDL Process Statement warning at state_machine.vhd(167): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716613203084 "|cs305_project|state_machine:R1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "endgame endgame:o1 " "Elaborating entity \"endgame\" for hierarchy \"endgame:o1\"" {  } { { "cs305_project.vhd" "o1" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613203085 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "g_a endgame.vhd(16) " "VHDL Signal Declaration warning at endgame.vhd(16): used explicit default value for signal \"g_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203086 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a_a endgame.vhd(17) " "VHDL Signal Declaration warning at endgame.vhd(17): used explicit default value for signal \"a_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203086 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "m_a endgame.vhd(18) " "VHDL Signal Declaration warning at endgame.vhd(18): used explicit default value for signal \"m_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203086 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e_a endgame.vhd(19) " "VHDL Signal Declaration warning at endgame.vhd(19): used explicit default value for signal \"e_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203086 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_a endgame.vhd(20) " "VHDL Signal Declaration warning at endgame.vhd(20): used explicit default value for signal \"o_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203086 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "v_a endgame.vhd(21) " "VHDL Signal Declaration warning at endgame.vhd(21): used explicit default value for signal \"v_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e1_a endgame.vhd(22) " "VHDL Signal Declaration warning at endgame.vhd(22): used explicit default value for signal \"e1_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_a endgame.vhd(23) " "VHDL Signal Declaration warning at endgame.vhd(23): used explicit default value for signal \"r_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "g_row endgame.vhd(24) " "VHDL Signal Declaration warning at endgame.vhd(24): used explicit default value for signal \"g_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "g_col endgame.vhd(25) " "VHDL Signal Declaration warning at endgame.vhd(25): used explicit default value for signal \"g_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a_row endgame.vhd(26) " "VHDL Signal Declaration warning at endgame.vhd(26): used explicit default value for signal \"a_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a_col endgame.vhd(27) " "VHDL Signal Declaration warning at endgame.vhd(27): used explicit default value for signal \"a_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "m_row endgame.vhd(28) " "VHDL Signal Declaration warning at endgame.vhd(28): used explicit default value for signal \"m_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "m_col endgame.vhd(29) " "VHDL Signal Declaration warning at endgame.vhd(29): used explicit default value for signal \"m_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e_row endgame.vhd(30) " "VHDL Signal Declaration warning at endgame.vhd(30): used explicit default value for signal \"e_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e_col endgame.vhd(31) " "VHDL Signal Declaration warning at endgame.vhd(31): used explicit default value for signal \"e_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_row endgame.vhd(32) " "VHDL Signal Declaration warning at endgame.vhd(32): used explicit default value for signal \"o_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_col endgame.vhd(33) " "VHDL Signal Declaration warning at endgame.vhd(33): used explicit default value for signal \"o_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "v_row endgame.vhd(34) " "VHDL Signal Declaration warning at endgame.vhd(34): used explicit default value for signal \"v_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "v_col endgame.vhd(35) " "VHDL Signal Declaration warning at endgame.vhd(35): used explicit default value for signal \"v_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e1_row endgame.vhd(36) " "VHDL Signal Declaration warning at endgame.vhd(36): used explicit default value for signal \"e1_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e1_col endgame.vhd(37) " "VHDL Signal Declaration warning at endgame.vhd(37): used explicit default value for signal \"e1_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_row endgame.vhd(38) " "VHDL Signal Declaration warning at endgame.vhd(38): used explicit default value for signal \"r_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_col endgame.vhd(39) " "VHDL Signal Declaration warning at endgame.vhd(39): used explicit default value for signal \"r_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h_s endgame.vhd(41) " "VHDL Signal Declaration warning at endgame.vhd(41): used explicit default value for signal \"h_s\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i_S endgame.vhd(42) " "VHDL Signal Declaration warning at endgame.vhd(42): used explicit default value for signal \"i_S\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "g_s endgame.vhd(43) " "VHDL Signal Declaration warning at endgame.vhd(43): used explicit default value for signal \"g_s\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h1_s endgame.vhd(44) " "VHDL Signal Declaration warning at endgame.vhd(44): used explicit default value for signal \"h1_s\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s1_ad endgame.vhd(45) " "VHDL Signal Declaration warning at endgame.vhd(45): used explicit default value for signal \"s1_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c1_ad endgame.vhd(46) " "VHDL Signal Declaration warning at endgame.vhd(46): used explicit default value for signal \"c1_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o1_ad endgame.vhd(47) " "VHDL Signal Declaration warning at endgame.vhd(47): used explicit default value for signal \"o1_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r1_ad endgame.vhd(48) " "VHDL Signal Declaration warning at endgame.vhd(48): used explicit default value for signal \"r1_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e1_ad endgame.vhd(49) " "VHDL Signal Declaration warning at endgame.vhd(49): used explicit default value for signal \"e1_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h_s_row endgame.vhd(53) " "VHDL Signal Declaration warning at endgame.vhd(53): used explicit default value for signal \"h_s_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h_s_col endgame.vhd(54) " "VHDL Signal Declaration warning at endgame.vhd(54): used explicit default value for signal \"h_s_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i_s_row endgame.vhd(55) " "VHDL Signal Declaration warning at endgame.vhd(55): used explicit default value for signal \"i_s_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i_s_col endgame.vhd(56) " "VHDL Signal Declaration warning at endgame.vhd(56): used explicit default value for signal \"i_s_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "g_s_row endgame.vhd(57) " "VHDL Signal Declaration warning at endgame.vhd(57): used explicit default value for signal \"g_s_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "g_s_col endgame.vhd(58) " "VHDL Signal Declaration warning at endgame.vhd(58): used explicit default value for signal \"g_s_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h1_s_row endgame.vhd(59) " "VHDL Signal Declaration warning at endgame.vhd(59): used explicit default value for signal \"h1_s_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h1_s_col endgame.vhd(60) " "VHDL Signal Declaration warning at endgame.vhd(60): used explicit default value for signal \"h1_s_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s11_row endgame.vhd(61) " "VHDL Signal Declaration warning at endgame.vhd(61): used explicit default value for signal \"s11_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s11_col endgame.vhd(62) " "VHDL Signal Declaration warning at endgame.vhd(62): used explicit default value for signal \"s11_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c11_row endgame.vhd(63) " "VHDL Signal Declaration warning at endgame.vhd(63): used explicit default value for signal \"c11_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c11_col endgame.vhd(64) " "VHDL Signal Declaration warning at endgame.vhd(64): used explicit default value for signal \"c11_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o11_row endgame.vhd(65) " "VHDL Signal Declaration warning at endgame.vhd(65): used explicit default value for signal \"o11_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o11_col endgame.vhd(66) " "VHDL Signal Declaration warning at endgame.vhd(66): used explicit default value for signal \"o11_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r11_row endgame.vhd(67) " "VHDL Signal Declaration warning at endgame.vhd(67): used explicit default value for signal \"r11_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 67 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r11_col endgame.vhd(68) " "VHDL Signal Declaration warning at endgame.vhd(68): used explicit default value for signal \"r11_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e21_row endgame.vhd(69) " "VHDL Signal Declaration warning at endgame.vhd(69): used explicit default value for signal \"e21_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e21_col endgame.vhd(70) " "VHDL Signal Declaration warning at endgame.vhd(70): used explicit default value for signal \"e21_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ht_row endgame.vhd(72) " "VHDL Signal Declaration warning at endgame.vhd(72): used explicit default value for signal \"ht_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ht_col endgame.vhd(73) " "VHDL Signal Declaration warning at endgame.vhd(73): used explicit default value for signal \"ht_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hf_row endgame.vhd(75) " "VHDL Signal Declaration warning at endgame.vhd(75): used explicit default value for signal \"hf_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hf_col endgame.vhd(76) " "VHDL Signal Declaration warning at endgame.vhd(76): used explicit default value for signal \"hf_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 76 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_R endgame.vhd(81) " "VHDL Signal Declaration warning at endgame.vhd(81): used explicit default value for signal \"Font_R\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 81 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_G endgame.vhd(82) " "VHDL Signal Declaration warning at endgame.vhd(82): used explicit default value for signal \"Font_G\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 82 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203087 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_B endgame.vhd(83) " "VHDL Signal Declaration warning at endgame.vhd(83): used explicit default value for signal \"Font_B\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 83 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203088 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Multiplier endgame.vhd(85) " "VHDL Signal Declaration warning at endgame.vhd(85): used explicit default value for signal \"Multiplier\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 85 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203088 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_ad endgame.vhd(92) " "VHDL Signal Declaration warning at endgame.vhd(92): used explicit default value for signal \"s_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 92 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203088 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_ad endgame.vhd(93) " "VHDL Signal Declaration warning at endgame.vhd(93): used explicit default value for signal \"c_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 93 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203088 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_ad endgame.vhd(94) " "VHDL Signal Declaration warning at endgame.vhd(94): used explicit default value for signal \"o_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 94 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203088 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_ad endgame.vhd(95) " "VHDL Signal Declaration warning at endgame.vhd(95): used explicit default value for signal \"r_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 95 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203088 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e_ad endgame.vhd(96) " "VHDL Signal Declaration warning at endgame.vhd(96): used explicit default value for signal \"e_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 96 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203088 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s1_row endgame.vhd(97) " "VHDL Signal Declaration warning at endgame.vhd(97): used explicit default value for signal \"s1_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 97 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203088 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s1_col endgame.vhd(98) " "VHDL Signal Declaration warning at endgame.vhd(98): used explicit default value for signal \"s1_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 98 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203088 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c1_row endgame.vhd(99) " "VHDL Signal Declaration warning at endgame.vhd(99): used explicit default value for signal \"c1_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 99 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203088 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c1_col endgame.vhd(100) " "VHDL Signal Declaration warning at endgame.vhd(100): used explicit default value for signal \"c1_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 100 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203088 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o1_row endgame.vhd(101) " "VHDL Signal Declaration warning at endgame.vhd(101): used explicit default value for signal \"o1_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 101 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203088 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o1_col endgame.vhd(102) " "VHDL Signal Declaration warning at endgame.vhd(102): used explicit default value for signal \"o1_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 102 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203088 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r1_row endgame.vhd(103) " "VHDL Signal Declaration warning at endgame.vhd(103): used explicit default value for signal \"r1_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 103 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203088 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r1_col endgame.vhd(104) " "VHDL Signal Declaration warning at endgame.vhd(104): used explicit default value for signal \"r1_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 104 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203088 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e2_row endgame.vhd(105) " "VHDL Signal Declaration warning at endgame.vhd(105): used explicit default value for signal \"e2_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 105 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203088 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e2_col endgame.vhd(106) " "VHDL Signal Declaration warning at endgame.vhd(106): used explicit default value for signal \"e2_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 106 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203088 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tenth_row endgame.vhd(107) " "VHDL Signal Declaration warning at endgame.vhd(107): used explicit default value for signal \"tenth_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 107 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203088 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tenth_col endgame.vhd(108) " "VHDL Signal Declaration warning at endgame.vhd(108): used explicit default value for signal \"tenth_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 108 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203088 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "first_row endgame.vhd(109) " "VHDL Signal Declaration warning at endgame.vhd(109): used explicit default value for signal \"first_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 109 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203088 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "first_col endgame.vhd(110) " "VHDL Signal Declaration warning at endgame.vhd(110): used explicit default value for signal \"first_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 110 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203088 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Multiplier1 endgame.vhd(121) " "VHDL Signal Declaration warning at endgame.vhd(121): used explicit default value for signal \"Multiplier1\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 121 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203088 "|cs305_project|endgame:o1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram endgame:o1\|ram:highscore_ram " "Elaborating entity \"ram\" for hierarchy \"endgame:o1\|ram:highscore_ram\"" {  } { { "endgame.vhd" "highscore_ram" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613203089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Two_Digit_Counter Two_Digit_Counter:seg " "Elaborating entity \"Two_Digit_Counter\" for hierarchy \"Two_Digit_Counter:seg\"" {  } { { "cs305_project.vhd" "seg" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613203345 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "display1 Two_Digit_Counter.vhd(8) " "VHDL Signal Declaration warning at Two_Digit_Counter.vhd(8): used implicit default value for signal \"display1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Two_Digit_Counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/Two_Digit_Counter.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716613203346 "|cs305_project|Two_Digit_Counter:seg"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "display2 Two_Digit_Counter.vhd(8) " "VHDL Signal Declaration warning at Two_Digit_Counter.vhd(8): used implicit default value for signal \"display2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Two_Digit_Counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/Two_Digit_Counter.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716613203346 "|cs305_project|Two_Digit_Counter:seg"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "f_d Two_Digit_Counter.vhd(14) " "VHDL Signal Declaration warning at Two_Digit_Counter.vhd(14): used explicit default value for signal \"f_d\" because signal was never assigned a value" {  } { { "Two_Digit_Counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/Two_Digit_Counter.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203346 "|cs305_project|Two_Digit_Counter:seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_bit_Counter Two_Digit_Counter:seg\|Four_bit_Counter:tenth_counter " "Elaborating entity \"Four_bit_Counter\" for hierarchy \"Two_Digit_Counter:seg\|Four_bit_Counter:tenth_counter\"" {  } { { "Two_Digit_Counter.vhd" "tenth_counter" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/Two_Digit_Counter.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613203347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_control speed_control:sc " "Elaborating entity \"speed_control\" for hierarchy \"speed_control:sc\"" {  } { { "cs305_project.vhd" "sc" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613203348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "life life:lc " "Elaborating entity \"life\" for hierarchy \"life:lc\"" {  } { { "cs305_project.vhd" "lc" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613203350 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_enable life.vhd(33) " "VHDL Signal Declaration warning at life.vhd(33): used explicit default value for signal \"t_sprite_enable\" because signal was never assigned a value" {  } { { "life.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/life.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203350 "|cs305_project|life:lc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "multiplier life.vhd(34) " "VHDL Signal Declaration warning at life.vhd(34): used explicit default value for signal \"multiplier\" because signal was never assigned a value" {  } { { "life.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/life.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203350 "|cs305_project|life:lc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_red life.vhd(35) " "VHDL Signal Declaration warning at life.vhd(35): used explicit default value for signal \"t_red\" because signal was never assigned a value" {  } { { "life.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/life.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203350 "|cs305_project|life:lc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_green life.vhd(36) " "VHDL Signal Declaration warning at life.vhd(36): used explicit default value for signal \"t_green\" because signal was never assigned a value" {  } { { "life.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/life.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203350 "|cs305_project|life:lc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_blue life.vhd(37) " "VHDL Signal Declaration warning at life.vhd(37): used explicit default value for signal \"t_blue\" because signal was never assigned a value" {  } { { "life.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/life.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203350 "|cs305_project|life:lc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_row life.vhd(38) " "VHDL Signal Declaration warning at life.vhd(38): used explicit default value for signal \"t_row\" because signal was never assigned a value" {  } { { "life.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/life.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203350 "|cs305_project|life:lc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_col life.vhd(39) " "VHDL Signal Declaration warning at life.vhd(39): used explicit default value for signal \"t_col\" because signal was never assigned a value" {  } { { "life.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/life.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716613203350 "|cs305_project|life:lc"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "life:lc\|SPRITE_PRINTER:sprite_design\|s_font_row\[1\] " "LATCH primitive \"life:lc\|SPRITE_PRINTER:sprite_design\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203542 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "life:lc\|SPRITE_PRINTER:sprite_design\|s_font_row\[0\] " "LATCH primitive \"life:lc\|SPRITE_PRINTER:sprite_design\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203542 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "life:lc\|SPRITE_PRINTER:sprite_design\|s_font_col\[2\] " "LATCH primitive \"life:lc\|SPRITE_PRINTER:sprite_design\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203542 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "life:lc\|SPRITE_PRINTER:sprite_design\|s_font_col\[1\] " "LATCH primitive \"life:lc\|SPRITE_PRINTER:sprite_design\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203542 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "life:lc\|SPRITE_PRINTER:sprite_design\|s_font_col\[0\] " "LATCH primitive \"life:lc\|SPRITE_PRINTER:sprite_design\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203542 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "life:lc\|SPRITE_PRINTER:sprite_design\|s_font_row\[2\] " "LATCH primitive \"life:lc\|SPRITE_PRINTER:sprite_design\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203542 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:hf_text\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:hf_text\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:hf_text\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:hf_text\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:hf_text\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:hf_text\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:hf_text\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:hf_text\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:hf_text\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:hf_text\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:hf_text\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:hf_text\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ht_text\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ht_text\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ht_text\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ht_text\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ht_text\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ht_text\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ht_text\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ht_text\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ht_text\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ht_text\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ht_text\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ht_text\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:E12\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:E12\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:E12\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:E12\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:E12\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:E12\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:E12\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:E12\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:E12\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:E12\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:E12\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:E12\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:R11\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:R11\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:R11\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:R11\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:R11\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:R11\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:R11\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:R11\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:R11\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:R11\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:R11\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:R11\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:O11\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:O11\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:O11\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:O11\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:O11\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:O11\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:O11\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:O11\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:O11\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:O11\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:O11\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:O11\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:C11\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:C11\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:C11\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:C11\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:C11\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:C11\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:C11\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:C11\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:C11\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:C11\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:C11\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:C11\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:S11\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:S11\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:S11\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:S11\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:S11\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:S11\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:S11\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:S11\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:S11\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:S11\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:S11\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:S11\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:hh1\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:hh1\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:hh1\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:hh1\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:hh1\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:hh1\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:hh1\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:hh1\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:hh1\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:hh1\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:hh1\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:hh1\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:gg\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:gg\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:gg\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:gg\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:gg\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:gg\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:gg\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:gg\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:gg\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:gg\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:gg\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:gg\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ii\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ii\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ii\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ii\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ii\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ii\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ii\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ii\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ii\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ii\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ii\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ii\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:hh\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:hh\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:hh\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:hh\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:hh\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:hh\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:hh\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:hh\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:hh\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:hh\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:hh\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:hh\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:one_text\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:one_text\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:one_text\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:one_text\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:one_text\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:one_text\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:one_text\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:one_text\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:one_text\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:one_text\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:one_text\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:one_text\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ten_text\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ten_text\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ten_text\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ten_text\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ten_text\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ten_text\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ten_text\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ten_text\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ten_text\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ten_text\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ten_text\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ten_text\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:E2\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:E2\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:E2\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:E2\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:E2\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:E2\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:E2\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:E2\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:E2\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:E2\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:E2\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:E2\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:R1\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:R1\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:R1\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:R1\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:R1\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:R1\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:R1\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:R1\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:R1\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:R1\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:R1\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:R1\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:O1\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:O1\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:O1\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:O1\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:O1\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:O1\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:O1\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:O1\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:O1\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:O1\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:O1\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:O1\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:C1\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:C1\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:C1\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:C1\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:C1\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:C1\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:C1\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:C1\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:C1\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:C1\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:C1\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:C1\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:S1\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:S1\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:S1\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:S1\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:S1\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:S1\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:S1\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:S1\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:S1\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:S1\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:S1\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:S1\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:r\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:r\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:r\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:r\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:r\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:r\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:r\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:r\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:r\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:r\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:r\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:r\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:e1\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:e1\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:e1\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:e1\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:e1\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:e1\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:e1\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:e1\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:e1\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:e1\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:e1\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:e1\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:v\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:v\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:v\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:v\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:v\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:v\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:v\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:v\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:v\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:v\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:v\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:v\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:o\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:o\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:o\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:o\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:o\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:o\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:o\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:o\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:o\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:o\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:o\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:o\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:e\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:e\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:e\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:e\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:e\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:e\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:e\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:e\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:e\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:e\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:e\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:e\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:m\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:m\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:m\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:m\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:m\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:m\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:m\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:m\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:m\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:m\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:m\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:m\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:a\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:a\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:a\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:a\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:a\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:a\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:a\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:a\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:a\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:a\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:a\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:a\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:g\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:g\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:g\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:g\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:g\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:g\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:g\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:g\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:g\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:g\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:g\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:g\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_l\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_l\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_l\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_l\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_l\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_l\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_l\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_l\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_l\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_l\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_l\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_l\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_a\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_a\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_a\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_a\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_a\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_a\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_a\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_a\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_a\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_a\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_a\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_a\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_i\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_i\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_i\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_i\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_i\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_i\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_i\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_i\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_i\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_i\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_i\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_i\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_r\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_r\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_r\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_r\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_r\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_r\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_r\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_r\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_r\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_r\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_r\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_r\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_o\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_o\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_o\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_o\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_o\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_o\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_o\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_o\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_o\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_o\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_o\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_o\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_t1\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_t1\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_t1\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_t1\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_t1\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_t1\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_t1\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_t1\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_t1\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_t1\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_t1\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_t1\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_u\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_u\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_u\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_u\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_u\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_u\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_u\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_u\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_u\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_u\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_u\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_u\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_t\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_t\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_t\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_t\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_t\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_t\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_t\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_t\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_t\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_t\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_t\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_t\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_y\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_y\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_y\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_y\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_y\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_y\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_y\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_y\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_y\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_y\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_y\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_y\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_a\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_a\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_a\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_a\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_a\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_a\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_a\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_a\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_a\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_a\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_a\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_a\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_l\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_l\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_l\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_l\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_l\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_l\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_l\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_l\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_l\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_l\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_l\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_l\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_p\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_p\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_p\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_p\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_p\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_p\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_p\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_p\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_p\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_p\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_p\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_p\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_d\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_d\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_d\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_d\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_d\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_d\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_d\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_d\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_d\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_d\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_d\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_d\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_r\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_r\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_r\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_r\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_r\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_r\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_r\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_r\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_r\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_r\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_r\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_r\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_i\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_i\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_i\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_i\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_i\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_i\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_i\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_i\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_i\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_i\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_i\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_i\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_b\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_b\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_b\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_b\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_b\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_b\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_b\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_b\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_b\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_b\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_b\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_b\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_y\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_y\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_y\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_y\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_y\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_y\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_y\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_y\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_y\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_y\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_y\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_y\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_p1\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_p1\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_p1\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_p1\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_p1\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_p1\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_p1\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_p1\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_p1\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_p1\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_p1\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_p1\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_p\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_p\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_p\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_p\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_p\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_p\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_p\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_p\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_p\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_p\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_p\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_p\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_a\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_a\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_a\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_a\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_a\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_a\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_a\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_a\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_a\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_a\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_a\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_a\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_l\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_l\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_l\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_l\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_l\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_l\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_l\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_l\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_l\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_l\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_l\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_l\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_f\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_f\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_f\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_f\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_f\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_f\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_f\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_f\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_f\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_f\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_f\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_f\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716613203549 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "endgame:o1\|ram:highscore_ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"endgame:o1\|ram:highscore_ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716613203872 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716613203872 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716613203872 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716613203872 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716613203872 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716613203872 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716613203872 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716613203872 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716613203872 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716613203872 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716613203872 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716613203872 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716613203872 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716613203872 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cs305_project.ram0_ram_1d0cf.hdl.mif " "Parameter INIT_FILE set to db/cs305_project.ram0_ram_1d0cf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716613203872 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716613203872 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1716613203872 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716613203872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "endgame:o1\|ram:highscore_ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"endgame:o1\|ram:highscore_ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613203888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "endgame:o1\|ram:highscore_ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"endgame:o1\|ram:highscore_ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613203888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613203888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613203888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613203888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613203888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613203888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613203888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613203888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613203888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613203888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613203888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613203888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613203888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613203888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cs305_project.ram0_ram_1d0cf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/cs305_project.ram0_ram_1d0cf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613203888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716613203888 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716613203888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dgr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dgr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dgr1 " "Found entity 1: altsyncram_dgr1" {  } { { "db/altsyncram_dgr1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_dgr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716613203915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613203915 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716613204021 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/mouse.vhd" 143 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1716613204062 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1716613204062 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bouncy_ball:B1\|ball_y_motion\[8\] bouncy_ball:B1\|ball_y_motion\[8\]~_emulated bouncy_ball:B1\|ball_y_motion\[8\]~1 " "Register \"bouncy_ball:B1\|ball_y_motion\[8\]\" is converted into an equivalent circuit using register \"bouncy_ball:B1\|ball_y_motion\[8\]~_emulated\" and latch \"bouncy_ball:B1\|ball_y_motion\[8\]~1\"" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bouncy_ball.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716613204062 "|cs305_project|bouncy_ball:B1|ball_y_motion[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bouncy_ball:B1\|ball_y_motion\[9\] bouncy_ball:B1\|ball_y_motion\[9\]~_emulated bouncy_ball:B1\|ball_y_motion\[8\]~1 " "Register \"bouncy_ball:B1\|ball_y_motion\[9\]\" is converted into an equivalent circuit using register \"bouncy_ball:B1\|ball_y_motion\[9\]~_emulated\" and latch \"bouncy_ball:B1\|ball_y_motion\[8\]~1\"" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bouncy_ball.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716613204062 "|cs305_project|bouncy_ball:B1|ball_y_motion[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bouncy_ball:B1\|ball_y_motion\[7\] bouncy_ball:B1\|ball_y_motion\[7\]~_emulated bouncy_ball:B1\|ball_y_motion\[8\]~1 " "Register \"bouncy_ball:B1\|ball_y_motion\[7\]\" is converted into an equivalent circuit using register \"bouncy_ball:B1\|ball_y_motion\[7\]~_emulated\" and latch \"bouncy_ball:B1\|ball_y_motion\[8\]~1\"" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bouncy_ball.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716613204062 "|cs305_project|bouncy_ball:B1|ball_y_motion[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bouncy_ball:B1\|ball_y_motion\[1\] bouncy_ball:B1\|ball_y_motion\[1\]~_emulated bouncy_ball:B1\|ball_y_motion\[8\]~1 " "Register \"bouncy_ball:B1\|ball_y_motion\[1\]\" is converted into an equivalent circuit using register \"bouncy_ball:B1\|ball_y_motion\[1\]~_emulated\" and latch \"bouncy_ball:B1\|ball_y_motion\[8\]~1\"" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bouncy_ball.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716613204062 "|cs305_project|bouncy_ball:B1|ball_y_motion[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bouncy_ball:B1\|ball_y_motion\[3\] bouncy_ball:B1\|ball_y_motion\[3\]~_emulated bouncy_ball:B1\|ball_y_motion\[8\]~1 " "Register \"bouncy_ball:B1\|ball_y_motion\[3\]\" is converted into an equivalent circuit using register \"bouncy_ball:B1\|ball_y_motion\[3\]~_emulated\" and latch \"bouncy_ball:B1\|ball_y_motion\[8\]~1\"" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bouncy_ball.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716613204062 "|cs305_project|bouncy_ball:B1|ball_y_motion[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bouncy_ball:B1\|ball_y_motion\[4\] bouncy_ball:B1\|ball_y_motion\[4\]~_emulated bouncy_ball:B1\|ball_y_motion\[8\]~1 " "Register \"bouncy_ball:B1\|ball_y_motion\[4\]\" is converted into an equivalent circuit using register \"bouncy_ball:B1\|ball_y_motion\[4\]~_emulated\" and latch \"bouncy_ball:B1\|ball_y_motion\[8\]~1\"" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bouncy_ball.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716613204062 "|cs305_project|bouncy_ball:B1|ball_y_motion[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bouncy_ball:B1\|ball_y_motion\[5\] bouncy_ball:B1\|ball_y_motion\[5\]~_emulated bouncy_ball:B1\|ball_y_motion\[8\]~1 " "Register \"bouncy_ball:B1\|ball_y_motion\[5\]\" is converted into an equivalent circuit using register \"bouncy_ball:B1\|ball_y_motion\[5\]~_emulated\" and latch \"bouncy_ball:B1\|ball_y_motion\[8\]~1\"" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bouncy_ball.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716613204062 "|cs305_project|bouncy_ball:B1|ball_y_motion[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bouncy_ball:B1\|ball_y_motion\[6\] bouncy_ball:B1\|ball_y_motion\[6\]~_emulated bouncy_ball:B1\|ball_y_motion\[8\]~1 " "Register \"bouncy_ball:B1\|ball_y_motion\[6\]\" is converted into an equivalent circuit using register \"bouncy_ball:B1\|ball_y_motion\[6\]~_emulated\" and latch \"bouncy_ball:B1\|ball_y_motion\[8\]~1\"" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bouncy_ball.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716613204062 "|cs305_project|bouncy_ball:B1|ball_y_motion[6]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1716613204062 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716613204431 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716613205004 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:title_i\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:title_i\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 148 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 196 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205009 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:title_r\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:title_r\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 149 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 196 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205009 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:title_d\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:title_d\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 150 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 196 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205009 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:title_b\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:title_b\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 147 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 196 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205009 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:a\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:a\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 171 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205009 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:m\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:m\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 172 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205010 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:e\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:e\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 173 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205010 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:g\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:g\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 170 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205010 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:tut_a\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:tut_a\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 163 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 196 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205010 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:tut_l\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:tut_l\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 164 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 196 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205010 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:tut_t\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:tut_t\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 157 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 196 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205010 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:tut_u\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:tut_u\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 158 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 196 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205010 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:tut_t1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:tut_t1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 159 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 196 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205010 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:tut_o\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:tut_o\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 160 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 196 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205010 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:tut_r\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:tut_r\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 161 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 196 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205010 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:tut_i\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:tut_i\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 162 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 196 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205010 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:title_l\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:title_l\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 142 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 196 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205011 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:title_a\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:title_a\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 143 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 196 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205011 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:title_p\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:title_p\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 144 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 196 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205011 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 141 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 196 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205011 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:title_p1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:title_p1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 145 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 196 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205011 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:title_y\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:title_y\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 146 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 196 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205011 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:play_p\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:play_p\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 152 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 196 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205011 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:play_l\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:play_l\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 153 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 196 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205011 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:play_a\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:play_a\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 154 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 196 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205011 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:play_y\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:play_y\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 155 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 196 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205011 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:C11\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:C11\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 197 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205011 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:O11\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:O11\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 198 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205011 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:R11\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:R11\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 199 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205012 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:E12\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:E12\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 200 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205012 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:ht_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:ht_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 204 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205012 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:hf_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:hf_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 205 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205012 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:v\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:v\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 175 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205012 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:e1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:e1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 176 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205012 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:r\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:r\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 177 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205012 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:one_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:one_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 184 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205012 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:hh\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:hh\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 186 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205012 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:ii\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:ii\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 188 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205012 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:gg\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:gg\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 190 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205012 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:hh1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:hh1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 192 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205012 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:S11\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:S11\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 196 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205012 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:o\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:o\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 174 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205013 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:S1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:S1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 178 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205013 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:C1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:C1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 179 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205013 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:O1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:O1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 180 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205013 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:R1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:R1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 181 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205013 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:E2\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:E2\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 182 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205013 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:ten_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:ten_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 183 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205013 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "life:lc\|SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"life:lc\|SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "life.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/life.vhd" 43 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 309 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205013 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "pipes:d1\|SPRITE_PRINTER:C_S\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"pipes:d1\|SPRITE_PRINTER:C_S\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } } { "pipes.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/pipes.vhd" 98 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 215 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205013 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|ram:highscore_ram\|altsyncram:ram_rtl_0\|altsyncram_dgr1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"endgame:o1\|ram:highscore_ram\|altsyncram:ram_rtl_0\|altsyncram_dgr1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_dgr1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_dgr1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 147 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 275 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205014 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV_Default 230 " "Ignored 230 assignments for entity \"DE0_CV_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to RESET_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to RESET_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613205037 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1716613205037 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716613205249 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716613205249 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1716613205284 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1716613205284 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1394 " "Implemented 1394 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716613205338 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716613205338 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716613205338 ""} { "Info" "ICUT_CUT_TM_LCELLS" "972 " "Implemented 972 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716613205338 ""} { "Info" "ICUT_CUT_TM_RAMS" "408 " "Implemented 408 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716613205338 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1716613205338 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716613205338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 789 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 789 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5007 " "Peak virtual memory: 5007 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716613205378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 17:00:05 2024 " "Processing ended: Sat May 25 17:00:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716613205378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716613205378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716613205378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716613205378 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1716613206376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716613206376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 17:00:06 2024 " "Processing started: Sat May 25 17:00:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716613206376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1716613206376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cs305_project -c cs305_project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cs305_project -c cs305_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1716613206376 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1716613206451 ""}
{ "Info" "0" "" "Project  = cs305_project" {  } {  } 0 0 "Project  = cs305_project" 0 0 "Fitter" 0 0 1716613206451 ""}
{ "Info" "0" "" "Revision = cs305_project" {  } {  } 0 0 "Revision = cs305_project" 0 0 "Fitter" 0 0 1716613206451 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1716613206553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1716613206553 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cs305_project 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"cs305_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1716613206579 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716613206605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716613206605 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1716613206649 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1716613206649 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1716613206657 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1716613206790 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1716613206943 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1716613206963 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1716613208973 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 545 global CLKCTRL_G3 " "cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 545 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1716613209006 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1716613209006 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716613209006 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1716613209521 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cs305_project.sdc " "Synopsys Design Constraints File file not found: 'cs305_project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1716613209522 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1716613209522 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1716613209524 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716613209527 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716613209527 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716613209527 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1716613209527 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1716613209532 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1716613209533 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1716613209533 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1716613209552 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716613209553 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716613209554 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1716613209554 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1716613209554 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1716613209555 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1716613209623 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1716613209624 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1716613209624 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESET_N " "Node \"RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[0\] " "Node \"SD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[1\] " "Node \"SD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[2\] " "Node \"SD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[3\] " "Node \"SD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716613209677 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1716613209677 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716613209680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1716613210822 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1716613210964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:21 " "Fitter placement preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716613231563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1716613261193 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1716613263336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716613263336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1716613264139 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X11_Y11 X21_Y22 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22" {  } { { "loc" "" { Generic "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22"} { { 12 { 0 ""} 11 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1716613266091 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1716613266091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1716613277481 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1716613277481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716613277485 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.75 " "Total time spent on timing analysis during the Fitter is 1.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1716613278807 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716613278823 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716613279118 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716613279119 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716613279382 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716613280964 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1716613281085 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/output_files/cs305_project.fit.smsg " "Generated suppressed messages file C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/output_files/cs305_project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1716613281155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 201 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 201 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7790 " "Peak virtual memory: 7790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716613281579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 17:01:21 2024 " "Processing ended: Sat May 25 17:01:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716613281579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716613281579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716613281579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716613281579 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1716613282509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716613282509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 17:01:22 2024 " "Processing started: Sat May 25 17:01:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716613282509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1716613282509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cs305_project -c cs305_project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cs305_project -c cs305_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1716613282509 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1716613283011 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1716613284673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716613284859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 17:01:24 2024 " "Processing ended: Sat May 25 17:01:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716613284859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716613284859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716613284859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1716613284859 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1716613285455 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1716613285801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716613285801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 17:01:25 2024 " "Processing started: Sat May 25 17:01:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716613285801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1716613285801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cs305_project -c cs305_project " "Command: quartus_sta cs305_project -c cs305_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1716613285801 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1716613285877 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV_Default 230 " "Ignored 230 assignments for entity \"DE0_CV_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to RESET_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to RESET_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716613286224 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1716613286224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1716613286362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1716613286362 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716613286387 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716613286387 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1716613286596 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cs305_project.sdc " "Synopsys Design Constraints File file not found: 'cs305_project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1716613286621 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1716613286621 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name Clk Clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name Clk Clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1716613286622 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1716613286622 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1716613286622 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716613286622 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1716613286622 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_sync:V1\|horiz_sync_out vga_sync:V1\|horiz_sync_out " "create_clock -period 1.000 -name vga_sync:V1\|horiz_sync_out vga_sync:V1\|horiz_sync_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716613286623 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_sync:V1\|vert_sync_out vga_sync:V1\|vert_sync_out " "create_clock -period 1.000 -name vga_sync:V1\|vert_sync_out vga_sync:V1\|vert_sync_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716613286623 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MOUSE:M1\|MOUSE_CLK_FILTER MOUSE:M1\|MOUSE_CLK_FILTER " "create_clock -period 1.000 -name MOUSE:M1\|MOUSE_CLK_FILTER MOUSE:M1\|MOUSE_CLK_FILTER" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716613286623 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pipes:d1\|power pipes:d1\|power " "create_clock -period 1.000 -name pipes:d1\|power pipes:d1\|power" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716613286623 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716613286623 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716613286625 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716613286625 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716613286625 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1716613286625 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1716613286626 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716613286632 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1716613286633 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1716613286641 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716613286668 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716613286668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.010 " "Worst-case setup slack is -14.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.010            -341.783 vga_sync:V1\|horiz_sync_out  " "  -14.010            -341.783 vga_sync:V1\|horiz_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.343             -66.564 pipes:d1\|power  " "  -11.343             -66.564 pipes:d1\|power " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.756            -273.918 MOUSE:M1\|MOUSE_CLK_FILTER  " "   -8.756            -273.918 MOUSE:M1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.099            -101.200 vga_sync:V1\|vert_sync_out  " "   -6.099            -101.200 vga_sync:V1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.079            -124.419 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.079            -124.419 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716613286669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.354               0.000 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.719               0.000 vga_sync:V1\|horiz_sync_out  " "    0.719               0.000 vga_sync:V1\|horiz_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.839               0.000 MOUSE:M1\|MOUSE_CLK_FILTER  " "    0.839               0.000 MOUSE:M1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.449               0.000 vga_sync:V1\|vert_sync_out  " "    1.449               0.000 vga_sync:V1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.957               0.000 pipes:d1\|power  " "    1.957               0.000 pipes:d1\|power " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716613286673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.137 " "Worst-case recovery slack is -7.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.137            -108.874 MOUSE:M1\|MOUSE_CLK_FILTER  " "   -7.137            -108.874 MOUSE:M1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.500             -31.440 vga_sync:V1\|vert_sync_out  " "   -3.500             -31.440 vga_sync:V1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716613286674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.356 " "Worst-case removal slack is 1.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.356               0.000 vga_sync:V1\|vert_sync_out  " "    1.356               0.000 vga_sync:V1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.737               0.000 MOUSE:M1\|MOUSE_CLK_FILTER  " "    5.737               0.000 MOUSE:M1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716613286676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -27.836 MOUSE:M1\|MOUSE_CLK_FILTER  " "   -0.538             -27.836 MOUSE:M1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -26.020 vga_sync:V1\|horiz_sync_out  " "   -0.538             -26.020 vga_sync:V1\|horiz_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -15.961 vga_sync:V1\|vert_sync_out  " "   -0.538             -15.961 vga_sync:V1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 pipes:d1\|power  " "    0.243               0.000 pipes:d1\|power " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.949               0.000 Clk  " "    9.949               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.595               0.000 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.595               0.000 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613286677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716613286677 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716613286689 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716613286708 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716613287441 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716613287498 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716613287498 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716613287498 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1716613287498 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716613287503 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716613287524 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716613287524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.817 " "Worst-case setup slack is -13.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.817            -338.796 vga_sync:V1\|horiz_sync_out  " "  -13.817            -338.796 vga_sync:V1\|horiz_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.433             -66.766 pipes:d1\|power  " "  -11.433             -66.766 pipes:d1\|power " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.791            -270.158 MOUSE:M1\|MOUSE_CLK_FILTER  " "   -8.791            -270.158 MOUSE:M1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.025            -100.785 vga_sync:V1\|vert_sync_out  " "   -6.025            -100.785 vga_sync:V1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.846            -115.039 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.846            -115.039 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716613287527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.016 " "Worst-case hold slack is 0.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.016               0.000 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.685               0.000 vga_sync:V1\|horiz_sync_out  " "    0.685               0.000 vga_sync:V1\|horiz_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.889               0.000 MOUSE:M1\|MOUSE_CLK_FILTER  " "    0.889               0.000 MOUSE:M1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.504               0.000 vga_sync:V1\|vert_sync_out  " "    1.504               0.000 vga_sync:V1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.940               0.000 pipes:d1\|power  " "    1.940               0.000 pipes:d1\|power " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716613287532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.042 " "Worst-case recovery slack is -7.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.042            -107.961 MOUSE:M1\|MOUSE_CLK_FILTER  " "   -7.042            -107.961 MOUSE:M1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.450             -30.886 vga_sync:V1\|vert_sync_out  " "   -3.450             -30.886 vga_sync:V1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716613287533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.317 " "Worst-case removal slack is 1.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.317               0.000 vga_sync:V1\|vert_sync_out  " "    1.317               0.000 vga_sync:V1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.865               0.000 MOUSE:M1\|MOUSE_CLK_FILTER  " "    5.865               0.000 MOUSE:M1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716613287535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -27.274 MOUSE:M1\|MOUSE_CLK_FILTER  " "   -0.538             -27.274 MOUSE:M1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -25.895 vga_sync:V1\|horiz_sync_out  " "   -0.538             -25.895 vga_sync:V1\|horiz_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -15.724 vga_sync:V1\|vert_sync_out  " "   -0.538             -15.724 vga_sync:V1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 pipes:d1\|power  " "    0.279               0.000 pipes:d1\|power " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.980               0.000 Clk  " "    9.980               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.556               0.000 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.556               0.000 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613287537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716613287537 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1716613287546 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716613287650 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716613288302 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716613288360 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716613288360 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716613288360 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1716613288360 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716613288366 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716613288369 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716613288369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.125 " "Worst-case setup slack is -7.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.125            -170.938 vga_sync:V1\|horiz_sync_out  " "   -7.125            -170.938 vga_sync:V1\|horiz_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.448             -32.018 pipes:d1\|power  " "   -5.448             -32.018 pipes:d1\|power " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.315            -132.723 MOUSE:M1\|MOUSE_CLK_FILTER  " "   -4.315            -132.723 MOUSE:M1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.903             -73.913 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.903             -73.913 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.785             -45.276 vga_sync:V1\|vert_sync_out  " "   -2.785             -45.276 vga_sync:V1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716613288371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.118 " "Worst-case hold slack is 0.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.118               0.000 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 vga_sync:V1\|horiz_sync_out  " "    0.264               0.000 vga_sync:V1\|horiz_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 MOUSE:M1\|MOUSE_CLK_FILTER  " "    0.435               0.000 MOUSE:M1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 vga_sync:V1\|vert_sync_out  " "    0.568               0.000 vga_sync:V1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.850               0.000 pipes:d1\|power  " "    0.850               0.000 pipes:d1\|power " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716613288376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.466 " "Worst-case recovery slack is -3.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.466             -52.589 MOUSE:M1\|MOUSE_CLK_FILTER  " "   -3.466             -52.589 MOUSE:M1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.477             -13.604 vga_sync:V1\|vert_sync_out  " "   -1.477             -13.604 vga_sync:V1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716613288378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.755 " "Worst-case removal slack is 0.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.755               0.000 vga_sync:V1\|vert_sync_out  " "    0.755               0.000 vga_sync:V1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.080               0.000 MOUSE:M1\|MOUSE_CLK_FILTER  " "    3.080               0.000 MOUSE:M1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716613288380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.066 " "Worst-case minimum pulse width slack is -0.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.066              -0.199 vga_sync:V1\|horiz_sync_out  " "   -0.066              -0.199 vga_sync:V1\|horiz_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006              -0.025 vga_sync:V1\|vert_sync_out  " "   -0.006              -0.025 vga_sync:V1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 MOUSE:M1\|MOUSE_CLK_FILTER  " "    0.095               0.000 MOUSE:M1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 pipes:d1\|power  " "    0.331               0.000 pipes:d1\|power " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 Clk  " "    9.643               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.889               0.000 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.889               0.000 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716613288381 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716613288391 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716613288500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716613288500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716613288500 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1716613288500 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716613288506 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716613288509 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716613288509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.563 " "Worst-case setup slack is -6.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.563            -159.259 vga_sync:V1\|horiz_sync_out  " "   -6.563            -159.259 vga_sync:V1\|horiz_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.172             -30.474 pipes:d1\|power  " "   -5.172             -30.474 pipes:d1\|power " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.152            -127.874 MOUSE:M1\|MOUSE_CLK_FILTER  " "   -4.152            -127.874 MOUSE:M1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.008             -55.769 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.008             -55.769 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.463             -40.340 vga_sync:V1\|vert_sync_out  " "   -2.463             -40.340 vga_sync:V1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716613288512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.178 " "Worst-case hold slack is -0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.178              -1.827 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.178              -1.827 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 vga_sync:V1\|horiz_sync_out  " "    0.209               0.000 vga_sync:V1\|horiz_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 MOUSE:M1\|MOUSE_CLK_FILTER  " "    0.405               0.000 MOUSE:M1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.537               0.000 vga_sync:V1\|vert_sync_out  " "    0.537               0.000 vga_sync:V1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.828               0.000 pipes:d1\|power  " "    0.828               0.000 pipes:d1\|power " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716613288516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.356 " "Worst-case recovery slack is -3.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.356             -51.155 MOUSE:M1\|MOUSE_CLK_FILTER  " "   -3.356             -51.155 MOUSE:M1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.301             -11.915 vga_sync:V1\|vert_sync_out  " "   -1.301             -11.915 vga_sync:V1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716613288518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.699 " "Worst-case removal slack is 0.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 vga_sync:V1\|vert_sync_out  " "    0.699               0.000 vga_sync:V1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.054               0.000 MOUSE:M1\|MOUSE_CLK_FILTER  " "    3.054               0.000 MOUSE:M1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716613288520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.023 " "Worst-case minimum pulse width slack is -0.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.023              -0.044 vga_sync:V1\|horiz_sync_out  " "   -0.023              -0.044 vga_sync:V1\|horiz_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030               0.000 vga_sync:V1\|vert_sync_out  " "    0.030               0.000 vga_sync:V1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 MOUSE:M1\|MOUSE_CLK_FILTER  " "    0.095               0.000 MOUSE:M1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 pipes:d1\|power  " "    0.369               0.000 pipes:d1\|power " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 Clk  " "    9.632               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.889               0.000 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.889               0.000 C1\|cs305_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716613288522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716613288522 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716613289252 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716613289252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 238 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 238 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5291 " "Peak virtual memory: 5291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716613289291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 17:01:29 2024 " "Processing ended: Sat May 25 17:01:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716613289291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716613289291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716613289291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716613289291 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1229 s " "Quartus Prime Full Compilation was successful. 0 errors, 1229 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716613289925 ""}
