---
title: "verilog-block-keywords"
layout: doc
---
<strong>verilog-block-keywords</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre></br>
("begin" "break" "case" "continue" "else" "end" "endfunction" "endgenerate" "endinterface" "endpackage" "endspecify" "endtask" "for" "fork" "if" "join" "join_any" "join_none" "repeat" "return" "while")
</pre></br>
</br>
<strong id="documentation">Documentation:</strong></br>
Keywords to complete when at first word of a line in behavioral scope.</br>
(begin, if, then, else, for, fork...)</br>
The procedures and variables defined within the Verilog program</br>
will be completed at runtime and should not be added to this list.
