

================================================================
== Vitis HLS Report for 'dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s'
================================================================
* Date:           Mon Apr 28 18:56:02 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  16.931 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                  Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                    Type                   |
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+
    |       50|       51|  1.500 us|  1.530 us|   50|   50|  loop rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |       50|       50|         2|          1|          1|    50|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|    312|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      0|    123|    -|
|Memory           |        1|   -|      1|      1|    -|
|Multiplexer      |        -|   -|      0|    552|    -|
|Register         |        -|   -|    529|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   1|    530|    988|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        1|   1|      1|      4|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------+----------------------+---------+----+---+-----+-----+
    |sparsemux_51_5_8_1_1_U28  |sparsemux_51_5_8_1_1  |        0|   0|  0|  123|    0|
    +--------------------------+----------------------+---------+----+---+-----+-----+
    |Total                     |                      |        0|   0|  0|  123|    0|
    +--------------------------+----------------------+---------+----+---+-----+-----+

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_8ns_5s_20s_21_1_1_U29  |mac_muladd_8ns_5s_20s_21_1_1  |  i0 + i1 * i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    +----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |outidx_U  |dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_outfYi  |        0|  1|   1|    0|    50|    1|     1|           50|
    |w2_U      |dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_w2_g8j  |        1|  0|   0|    0|    50|    5|     1|          250|
    +----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                                                                                  |        1|  1|   1|    0|   100|    6|     2|          300|
    +----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |in_index_1_fu_1206_p2      |         +|   0|  0|  39|          32|           1|
    |w_index_fu_1006_p2         |         +|   0|  0|  14|           6|           1|
    |ap_condition_274           |       and|   0|  0|   2|           1|           1|
    |ap_condition_37            |       and|   0|  0|   2|           1|           1|
    |icmp_ln135_fu_1012_p2      |      icmp|   0|  0|  14|           6|           5|
    |icmp_ln144_fu_1150_p2      |      icmp|   0|  0|  28|          21|           1|
    |icmp_ln154_fu_1212_p2      |      icmp|   0|  0|  39|          32|           5|
    |acc_2_fu_1179_p3           |    select|   0|  0|  20|           1|          20|
    |acc_3_fu_1171_p3           |    select|   0|  0|  20|           1|          20|
    |acc_4_fu_1198_p3           |    select|   0|  0|  20|           1|          20|
    |acc_5_fu_1190_p3           |    select|   0|  0|  20|           1|          20|
    |in_index_fu_1218_p3        |    select|   0|  0|  32|           1|           1|
    |select_ln144_1_fu_1155_p3  |    select|   0|  0|  20|           1|           1|
    |select_ln144_2_fu_1163_p3  |    select|   0|  0|  20|           1|          20|
    |select_ln144_fu_1138_p3    |    select|   0|  0|  20|           1|          20|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 312|         108|         139|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                                        Name                                                       | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |acc12_reg_572                                                                                                      |   9|          2|   20|         40|
    |acc_110_reg_586                                                                                                    |   9|          2|   20|         40|
    |ap_NS_fsm                                                                                                          |  13|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                                                                                            |   9|          2|    1|          2|
    |ap_phi_mux_do_init_phi_fu_182_p6                                                                                   |  13|          3|    1|          3|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_phi_fu_604_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_phi_fu_616_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_phi_fu_628_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_phi_fu_640_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_phi_fu_652_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_phi_fu_664_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_phi_fu_676_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_phi_fu_688_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_phi_fu_700_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_phi_fu_712_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_phi_fu_724_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_phi_fu_736_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_phi_fu_748_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_phi_fu_760_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_phi_fu_772_p4      |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_phi_fu_784_p4             |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_phi_fu_796_p4             |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_phi_fu_808_p4             |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114_phi_fu_820_p4             |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115_phi_fu_832_p4             |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116_phi_fu_844_p4             |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117_phi_fu_856_p4             |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118_phi_fu_868_p4             |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119_phi_fu_880_p4             |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120_phi_fu_892_p4             |   9|          2|    8|         16|
    |ap_phi_mux_w_index13_phi_fu_198_p6                                                                                 |  13|          3|    6|         18|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_reg_600  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_reg_612  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_reg_624  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_reg_636  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_reg_648  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_reg_660  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_reg_672  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_reg_684  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_reg_696  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_reg_708  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_reg_720  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_reg_732  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_reg_744  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_reg_756  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_reg_768  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_780         |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_792         |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_804         |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114_reg_816         |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115_reg_828         |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116_reg_840         |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117_reg_852         |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118_reg_864         |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119_reg_876         |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120_reg_888         |   9|          2|    8|         16|
    |ap_return_0                                                                                                        |   9|          2|   20|         40|
    |ap_return_1                                                                                                        |   9|          2|   20|         40|
    |in_index14_reg_558                                                                                                 |   9|          2|   32|         64|
    |w_index13_reg_194                                                                                                  |   9|          2|    6|         12|
    +-------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                                              | 552|        123|  527|       1062|
    +-------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                        Name                                                       | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |acc12_reg_572                                                                                                      |  20|   0|   20|          0|
    |acc_110_reg_586                                                                                                    |  20|   0|   20|          0|
    |ap_CS_fsm                                                                                                          |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1                                                                                            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_reg_600  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_reg_612  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_reg_624  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_reg_636  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_reg_648  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_reg_660  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_reg_672  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_reg_684  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_reg_696  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_reg_708  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_reg_720  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_reg_732  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_reg_744  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_reg_756  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_reg_768  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_780         |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_792         |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_804         |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114_reg_816         |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115_reg_828         |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116_reg_840         |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117_reg_852         |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118_reg_864         |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119_reg_876         |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120_reg_888         |   8|   0|    8|          0|
    |ap_return_0_preg                                                                                                   |  20|   0|   20|          0|
    |ap_return_1_preg                                                                                                   |  20|   0|   20|          0|
    |do_init_reg_178                                                                                                    |   1|   0|    1|          0|
    |icmp_ln135_reg_1392                                                                                                |   1|   0|    1|          0|
    |in_index14_reg_558                                                                                                 |  32|   0|   32|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_57_reg_208                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_58_reg_222                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_59_reg_236                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_60_reg_250                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_61_reg_264                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_62_reg_278                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_63_reg_292                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_64_reg_306                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_65_reg_320                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_66_reg_334                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_67_reg_348                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_68_reg_362                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_69_reg_376                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_70_reg_390                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_71_reg_404                       |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_131_reg_418                              |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_132_reg_432                              |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_133_reg_446                              |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_134_reg_460                              |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_135_reg_474                              |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_136_reg_488                              |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_137_reg_502                              |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_138_reg_516                              |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_139_reg_530                              |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_140_reg_544                              |   8|   0|    8|          0|
    |w_index13_reg_194                                                                                                  |   6|   0|    6|          0|
    |w_index_reg_1387                                                                                                   |   6|   0|    6|          0|
    +-------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                              | 529|   0|  529|          0|
    +-------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------------+--------------+
|                                       RTL Ports                                      | Dir | Bits|  Protocol  |                                     Source Object                                    |    C Type    |
+--------------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                |   in|    1|  ap_ctrl_hs|             dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult>|  return value|
|ap_rst                                                                                |   in|    1|  ap_ctrl_hs|             dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult>|  return value|
|ap_start                                                                              |   in|    1|  ap_ctrl_hs|             dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult>|  return value|
|ap_done                                                                               |  out|    1|  ap_ctrl_hs|             dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult>|  return value|
|ap_idle                                                                               |  out|    1|  ap_ctrl_hs|             dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult>|  return value|
|ap_ready                                                                              |  out|    1|  ap_ctrl_hs|             dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult>|  return value|
|ap_return_0                                                                           |  out|   20|  ap_ctrl_hs|             dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult>|  return value|
|ap_return_1                                                                           |  out|   20|  ap_ctrl_hs|             dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult>|  return value|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig             |   in|    8|     ap_none|             void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14  |   in|    8|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13  |   in|    8|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12  |   in|    8|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11  |   in|    8|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10  |   in|    8|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9   |   in|    8|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8   |   in|    8|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7   |   in|    8|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6   |   in|    8|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5   |   in|    8|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4   |   in|    8|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3   |   in|    8|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2   |   in|    8|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1   |   in|    8|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed     |   in|    8|     ap_none|     p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed|       pointer|
+--------------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 4 [1/1] (1.61ns)   --->   "%br_ln135 = br void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 4 'br' 'br_ln135' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %MultLoop.split.i_ifconv, i1 1, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 5 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%w_index13 = phi i6 0, void %entry, i6 %w_index, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 6 'phi' 'w_index13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %w2, i64 666, i64 38, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_121 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9"   --->   Operation 8 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_121' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_122 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8"   --->   Operation 9 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_122' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_123 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7"   --->   Operation 10 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_123' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_124 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6"   --->   Operation 11 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_124' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_125 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5"   --->   Operation 12 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_125' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_126 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4"   --->   Operation 13 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_126' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_127 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3"   --->   Operation 14 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_127' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_128 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2"   --->   Operation 15 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_128' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_129 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1"   --->   Operation 16 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_129' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_130 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig"   --->   Operation 17 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_130' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_42 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14"   --->   Operation 18 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_42' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_43 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13"   --->   Operation 19 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_43' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_44 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12"   --->   Operation 20 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_44' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_45 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11"   --->   Operation 21 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_45' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_46 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10"   --->   Operation 22 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_46' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_47 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9"   --->   Operation 23 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_47' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_48 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8"   --->   Operation 24 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_48' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_49 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7"   --->   Operation 25 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_49' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_50 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6"   --->   Operation 26 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_50' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_51 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5"   --->   Operation 27 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_51' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_52 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4"   --->   Operation 28 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_52' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_53 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3"   --->   Operation 29 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_53' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_54 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2"   --->   Operation 30 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_54' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_55 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1"   --->   Operation 31 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_55' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_56 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed"   --->   Operation 32 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_56' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.61ns)   --->   "%br_ln135 = br void %MultLoop.split.i_ifconv" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 33 'br' 'br_ln135' <Predicate = (do_init)> <Delay = 1.61>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i6 %w_index13" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 34 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%outidx_addr = getelementptr i1 %outidx, i64 0, i64 %zext_ln135" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 35 'getelementptr' 'outidx_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (2.15ns)   --->   "%out_index = load i6 %outidx_addr" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 36 'load' 'out_index' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%w2_addr = getelementptr i5 %w2, i64 0, i64 %zext_ln135" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 37 'getelementptr' 'w2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (3.25ns)   --->   "%w = load i6 %w2_addr" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 38 'load' 'w' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_nP_BRAM">   --->   Core 102 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 50> <ROM>
ST_2 : Operation 39 [1/1] (1.94ns)   --->   "%w_index = add i6 %w_index13, i6 1" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 39 'add' 'w_index' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.94ns)   --->   "%icmp_ln135 = icmp_eq  i6 %w_index13, i6 49" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 40 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %rewind_header, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 41 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %rewind_header"   --->   Operation 42 'br' 'br_ln0' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 16.9>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_57 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27, void %MultLoop.split.i_ifconv, i8 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 43 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_58 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28, void %MultLoop.split.i_ifconv, i8 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 44 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_59 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29, void %MultLoop.split.i_ifconv, i8 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 45 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_60 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30, void %MultLoop.split.i_ifconv, i8 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 46 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_61 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31, void %MultLoop.split.i_ifconv, i8 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 47 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_62 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32, void %MultLoop.split.i_ifconv, i8 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 48 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_63 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33, void %MultLoop.split.i_ifconv, i8 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 49 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_64 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34, void %MultLoop.split.i_ifconv, i8 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 50 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_65 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35, void %MultLoop.split.i_ifconv, i8 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 51 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_66 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36, void %MultLoop.split.i_ifconv, i8 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 52 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_67 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37, void %MultLoop.split.i_ifconv, i8 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 53 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_68 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38, void %MultLoop.split.i_ifconv, i8 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 54 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_69 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39, void %MultLoop.split.i_ifconv, i8 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 55 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_70 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40, void %MultLoop.split.i_ifconv, i8 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 56 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_71 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41, void %MultLoop.split.i_ifconv, i8 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 57 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_131 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111, void %MultLoop.split.i_ifconv, i8 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 58 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_132 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112, void %MultLoop.split.i_ifconv, i8 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 59 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_133 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113, void %MultLoop.split.i_ifconv, i8 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 60 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_134 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114, void %MultLoop.split.i_ifconv, i8 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 61 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_135 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115, void %MultLoop.split.i_ifconv, i8 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 62 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_136 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116, void %MultLoop.split.i_ifconv, i8 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 63 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_137 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117, void %MultLoop.split.i_ifconv, i8 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 64 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_138 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118, void %MultLoop.split.i_ifconv, i8 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 65 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_139 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119, void %MultLoop.split.i_ifconv, i8 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 66 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_140 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120, void %MultLoop.split.i_ifconv, i8 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 67 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%in_index14 = phi i32 0, void %entry, i32 %in_index, void %MultLoop.split.i_ifconv, i32 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 68 'phi' 'in_index14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%acc12 = phi i20 0, void %entry, i20 %acc_4, void %MultLoop.split.i_ifconv, i20 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 69 'phi' 'acc12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%acc_110 = phi i20 0, void %entry, i20 %acc_5, void %MultLoop.split.i_ifconv, i20 0, void %dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 70 'phi' 'acc_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.61ns)   --->   "%br_ln0 = br i1 %do_init, void %MultLoop.split.i_ifconv, void %rewind_init"   --->   Operation 71 'br' 'br_ln0' <Predicate = true> <Delay = 1.61>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_56, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_57, void %rewind_header"   --->   Operation 72 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_55, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_58, void %rewind_header"   --->   Operation 73 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_54, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_59, void %rewind_header"   --->   Operation 74 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_53, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_60, void %rewind_header"   --->   Operation 75 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_52, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_61, void %rewind_header"   --->   Operation 76 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_51, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_62, void %rewind_header"   --->   Operation 77 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_50, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_63, void %rewind_header"   --->   Operation 78 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_49, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_64, void %rewind_header"   --->   Operation 79 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_48, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_65, void %rewind_header"   --->   Operation 80 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_47, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_66, void %rewind_header"   --->   Operation 81 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_46, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_67, void %rewind_header"   --->   Operation 82 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_45, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_68, void %rewind_header"   --->   Operation 83 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_44, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_69, void %rewind_header"   --->   Operation 84 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_43, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_70, void %rewind_header"   --->   Operation 85 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_42, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_71, void %rewind_header"   --->   Operation 86 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_130, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_131, void %rewind_header"   --->   Operation 87 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_129, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_132, void %rewind_header"   --->   Operation 88 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_128, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_133, void %rewind_header"   --->   Operation 89 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_127, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_134, void %rewind_header"   --->   Operation 90 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_126, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_135, void %rewind_header"   --->   Operation 91 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_125, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_136, void %rewind_header"   --->   Operation 92 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_124, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_137, void %rewind_header"   --->   Operation 93 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_123, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_138, void %rewind_header"   --->   Operation 94 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_122, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_139, void %rewind_header"   --->   Operation 95 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_121, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_140, void %rewind_header"   --->   Operation 96 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i32 %in_index14" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 97 'trunc' 'trunc_ln135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_0" [firmware/nnet_utils/nnet_dense_resource.h:136]   --->   Operation 98 'specpipeline' 'specpipeline_ln136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%speclooptripcount_ln110 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [firmware/nnet_utils/nnet_dense_resource.h:110]   --->   Operation 99 'speclooptripcount' 'speclooptripcount_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 100 'specloopname' 'specloopname_ln135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/2] ( I:2.15ns O:2.15ns )   --->   "%out_index = load i6 %outidx_addr" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 101 'load' 'out_index' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_3 : Operation 102 [1/1] (3.03ns)   --->   "%a = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.25i8.i8.i5, i5 0, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120, i5 1, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119, i5 2, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118, i5 3, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117, i5 4, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116, i5 5, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115, i5 6, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114, i5 7, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113, i5 8, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112, i5 9, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111, i5 10, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41, i5 11, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40, i5 12, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39, i5 13, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38, i5 14, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37, i5 15, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36, i5 16, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35, i5 17, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34, i5 18, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33, i5 19, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32, i5 20, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31, i5 21, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30, i5 22, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29, i5 23, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28, i5 24, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27, i8 0, i5 %trunc_ln135" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 102 'sparsemux' 'a' <Predicate = true> <Delay = 3.03> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.03> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i8 %a" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 103 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w = load i6 %w2_addr" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 104 'load' 'w' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_nP_BRAM">   --->   Core 102 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 50> <ROM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i5 %w" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 105 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (3.36ns) (grouped into DSP with root node add_ln144)   --->   "%mul_ln73 = mul i13 %zext_ln145, i13 %sext_ln73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 106 'mul' 'mul_ln73' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 107 [1/1] (1.39ns)   --->   "%select_ln144 = select i1 %out_index, i20 %acc_110, i20 %acc12" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 107 'select' 'select_ln144' <Predicate = true> <Delay = 1.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln144 = sext i20 %select_ln144" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 108 'sext' 'sext_ln144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into DSP with root node add_ln144)   --->   "%sext_ln144_1 = sext i13 %mul_ln73" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 109 'sext' 'sext_ln144_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln144 = add i21 %sext_ln144, i21 %sext_ln144_1" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 110 'add' 'add_ln144' <Predicate = true> <Delay = 3.82> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [1/1] (2.31ns)   --->   "%icmp_ln144 = icmp_eq  i21 %add_ln144, i21 0" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 111 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (1.39ns)   --->   "%select_ln144_1 = select i1 %out_index, i20 0, i20 %acc_110" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 112 'select' 'select_ln144_1' <Predicate = true> <Delay = 1.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (1.39ns)   --->   "%select_ln144_2 = select i1 %out_index, i20 %acc12, i20 0" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 113 'select' 'select_ln144_2' <Predicate = true> <Delay = 1.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (1.39ns)   --->   "%acc_3 = select i1 %icmp_ln144, i20 %select_ln144_1, i20 %acc_110" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 114 'select' 'acc_3' <Predicate = true> <Delay = 1.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (1.39ns)   --->   "%acc_2 = select i1 %icmp_ln144, i20 %select_ln144_2, i20 %acc12" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 115 'select' 'acc_2' <Predicate = true> <Delay = 1.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%acc = trunc i21 %add_ln144" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 116 'trunc' 'acc' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (1.39ns)   --->   "%acc_5 = select i1 %out_index, i20 %acc, i20 %acc_3" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 117 'select' 'acc_5' <Predicate = true> <Delay = 1.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (1.39ns)   --->   "%acc_4 = select i1 %out_index, i20 %acc_2, i20 %acc" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 118 'select' 'acc_4' <Predicate = true> <Delay = 1.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (2.70ns)   --->   "%in_index_1 = add i32 %in_index14, i32 1" [firmware/nnet_utils/nnet_dense_resource.h:153]   --->   Operation 119 'add' 'in_index_1' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (2.70ns)   --->   "%icmp_ln154 = icmp_sgt  i32 %in_index_1, i32 24" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 120 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.79ns)   --->   "%in_index = select i1 %icmp_ln154, i32 0, i32 %in_index_1" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 121 'select' 'in_index' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue i40 <undef>, i20 %acc_4" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 122 'insertvalue' 'mrv_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue i40 %mrv_i, i20 %acc_5" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 123 'insertvalue' 'mrv_1_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%return_ln166 = return void @_ssdm_op_Return, i40 %mrv_1_i" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 124 'return' 'return_ln166' <Predicate = (icmp_ln135)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outidx]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln135                                                                             (br               ) [ 0111]
do_init                                                                              (phi              ) [ 0011]
w_index13                                                                            (phi              ) [ 0011]
specmemcore_ln0                                                                      (specmemcore      ) [ 0000]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_121        (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_122        (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_123        (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_124        (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_125        (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_126        (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_127        (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_128        (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_129        (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_130        (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_42 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_43 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_44 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_45 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_46 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_47 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_48 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_49 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_50 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_51 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_52 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_53 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_54 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_55 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_56 (load             ) [ 0011]
br_ln135                                                                             (br               ) [ 0011]
zext_ln135                                                                           (zext             ) [ 0000]
outidx_addr                                                                          (getelementptr    ) [ 0011]
w2_addr                                                                              (getelementptr    ) [ 0011]
w_index                                                                              (add              ) [ 0111]
icmp_ln135                                                                           (icmp             ) [ 0011]
br_ln135                                                                             (br               ) [ 0111]
br_ln0                                                                               (br               ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_57 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_58 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_59 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_60 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_61 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_62 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_63 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_64 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_65 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_66 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_67 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_68 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_69 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_70 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_71 (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_131        (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_132        (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_133        (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_134        (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_135        (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_136        (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_137        (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_138        (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_139        (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_140        (phi              ) [ 0011]
in_index14                                                                           (phi              ) [ 0011]
acc12                                                                                (phi              ) [ 0011]
acc_110                                                                              (phi              ) [ 0011]
br_ln0                                                                               (br               ) [ 0000]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41 (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111        (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112        (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113        (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114        (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115        (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116        (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117        (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118        (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119        (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120        (phi              ) [ 0111]
trunc_ln135                                                                          (trunc            ) [ 0000]
specpipeline_ln136                                                                   (specpipeline     ) [ 0000]
speclooptripcount_ln110                                                              (speclooptripcount) [ 0000]
specloopname_ln135                                                                   (specloopname     ) [ 0000]
out_index                                                                            (load             ) [ 0000]
a                                                                                    (sparsemux        ) [ 0000]
zext_ln145                                                                           (zext             ) [ 0000]
w                                                                                    (load             ) [ 0000]
sext_ln73                                                                            (sext             ) [ 0000]
mul_ln73                                                                             (mul              ) [ 0000]
select_ln144                                                                         (select           ) [ 0000]
sext_ln144                                                                           (sext             ) [ 0000]
sext_ln144_1                                                                         (sext             ) [ 0000]
add_ln144                                                                            (add              ) [ 0000]
icmp_ln144                                                                           (icmp             ) [ 0000]
select_ln144_1                                                                       (select           ) [ 0000]
select_ln144_2                                                                       (select           ) [ 0000]
acc_3                                                                                (select           ) [ 0000]
acc_2                                                                                (select           ) [ 0000]
acc                                                                                  (trunc            ) [ 0000]
acc_5                                                                                (select           ) [ 0111]
acc_4                                                                                (select           ) [ 0111]
in_index_1                                                                           (add              ) [ 0000]
icmp_ln154                                                                           (icmp             ) [ 0000]
in_index                                                                             (select           ) [ 0111]
mrv_i                                                                                (insertvalue      ) [ 0000]
mrv_1_i                                                                              (insertvalue      ) [ 0000]
return_ln166                                                                         (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outidx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.25i8.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1004" name="outidx_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outidx_addr/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_index/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="w2_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="6" slack="0"/>
<pin id="169" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_addr/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w/2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="do_init_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="do_init_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="4" bw="1" slack="0"/>
<pin id="188" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="w_index13_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="1"/>
<pin id="196" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_index13 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="w_index13_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="6" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="4" bw="1" slack="0"/>
<pin id="204" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index13/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_57_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="1"/>
<pin id="210" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_57 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_57_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="2"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="8" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="4" bw="1" slack="1"/>
<pin id="218" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_57/3 "/>
</bind>
</comp>

<comp id="222" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_58_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="1"/>
<pin id="224" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_58 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_58_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="2"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="8" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="4" bw="1" slack="1"/>
<pin id="232" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_58/3 "/>
</bind>
</comp>

<comp id="236" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_59_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="1"/>
<pin id="238" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_59 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_59_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="2"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="8" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="4" bw="1" slack="1"/>
<pin id="246" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_59/3 "/>
</bind>
</comp>

<comp id="250" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_60_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="1"/>
<pin id="252" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_60 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_60_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="2"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="8" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="4" bw="1" slack="1"/>
<pin id="260" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_60/3 "/>
</bind>
</comp>

<comp id="264" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_61_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="1"/>
<pin id="266" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_61 (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_61_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="2"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="8" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="4" bw="1" slack="1"/>
<pin id="274" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_61/3 "/>
</bind>
</comp>

<comp id="278" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_62_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="1"/>
<pin id="280" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_62 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_62_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="2"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="8" slack="0"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="4" bw="1" slack="1"/>
<pin id="288" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_62/3 "/>
</bind>
</comp>

<comp id="292" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_63_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="1"/>
<pin id="294" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_63 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_63_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="2"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="8" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="4" bw="1" slack="1"/>
<pin id="302" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_63/3 "/>
</bind>
</comp>

<comp id="306" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_64_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="1"/>
<pin id="308" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_64 (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_64_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="2"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="8" slack="0"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="4" bw="1" slack="1"/>
<pin id="316" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_64/3 "/>
</bind>
</comp>

<comp id="320" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_65_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="1"/>
<pin id="322" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_65 (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_65_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="2"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="8" slack="0"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="4" bw="1" slack="1"/>
<pin id="330" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_65/3 "/>
</bind>
</comp>

<comp id="334" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_66_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="1"/>
<pin id="336" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_66 (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_66_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="2"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="8" slack="0"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="4" bw="1" slack="1"/>
<pin id="344" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_66/3 "/>
</bind>
</comp>

<comp id="348" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_67_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="1"/>
<pin id="350" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_67 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_67_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="2"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="8" slack="0"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="4" bw="1" slack="1"/>
<pin id="358" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_67/3 "/>
</bind>
</comp>

<comp id="362" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_68_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="1"/>
<pin id="364" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_68 (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_68_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="2"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="8" slack="0"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="4" bw="1" slack="1"/>
<pin id="372" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_68/3 "/>
</bind>
</comp>

<comp id="376" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_69_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="1"/>
<pin id="378" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_69 (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_69_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="2"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="8" slack="0"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="4" bw="1" slack="1"/>
<pin id="386" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_69/3 "/>
</bind>
</comp>

<comp id="390" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_70_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="1"/>
<pin id="392" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_70 (phireg) "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_70_phi_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="2"/>
<pin id="396" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="8" slack="0"/>
<pin id="398" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="4" bw="1" slack="1"/>
<pin id="400" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_70/3 "/>
</bind>
</comp>

<comp id="404" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_71_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="1"/>
<pin id="406" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_71 (phireg) "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_71_phi_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="2"/>
<pin id="410" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="8" slack="0"/>
<pin id="412" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="4" bw="1" slack="1"/>
<pin id="414" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_71/3 "/>
</bind>
</comp>

<comp id="418" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_131_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="1"/>
<pin id="420" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_131 (phireg) "/>
</bind>
</comp>

<comp id="422" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_131_phi_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="2"/>
<pin id="424" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="8" slack="0"/>
<pin id="426" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="4" bw="1" slack="1"/>
<pin id="428" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_131/3 "/>
</bind>
</comp>

<comp id="432" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_132_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="1"/>
<pin id="434" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_132 (phireg) "/>
</bind>
</comp>

<comp id="436" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_132_phi_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="2"/>
<pin id="438" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="8" slack="0"/>
<pin id="440" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="441" dir="0" index="4" bw="1" slack="1"/>
<pin id="442" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_132/3 "/>
</bind>
</comp>

<comp id="446" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_133_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="1"/>
<pin id="448" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_133 (phireg) "/>
</bind>
</comp>

<comp id="450" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_133_phi_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="2"/>
<pin id="452" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="453" dir="0" index="2" bw="8" slack="0"/>
<pin id="454" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="4" bw="1" slack="1"/>
<pin id="456" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="457" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_133/3 "/>
</bind>
</comp>

<comp id="460" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_134_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="1"/>
<pin id="462" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_134 (phireg) "/>
</bind>
</comp>

<comp id="464" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_134_phi_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="2"/>
<pin id="466" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="2" bw="8" slack="0"/>
<pin id="468" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="4" bw="1" slack="1"/>
<pin id="470" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_134/3 "/>
</bind>
</comp>

<comp id="474" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_135_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="1"/>
<pin id="476" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_135 (phireg) "/>
</bind>
</comp>

<comp id="478" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_135_phi_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="2"/>
<pin id="480" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="481" dir="0" index="2" bw="8" slack="0"/>
<pin id="482" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="483" dir="0" index="4" bw="1" slack="1"/>
<pin id="484" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_135/3 "/>
</bind>
</comp>

<comp id="488" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_136_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="1"/>
<pin id="490" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_136 (phireg) "/>
</bind>
</comp>

<comp id="492" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_136_phi_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="2"/>
<pin id="494" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="495" dir="0" index="2" bw="8" slack="0"/>
<pin id="496" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="497" dir="0" index="4" bw="1" slack="1"/>
<pin id="498" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="499" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_136/3 "/>
</bind>
</comp>

<comp id="502" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_137_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="1"/>
<pin id="504" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_137 (phireg) "/>
</bind>
</comp>

<comp id="506" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_137_phi_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="2"/>
<pin id="508" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="509" dir="0" index="2" bw="8" slack="0"/>
<pin id="510" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="511" dir="0" index="4" bw="1" slack="1"/>
<pin id="512" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="513" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_137/3 "/>
</bind>
</comp>

<comp id="516" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_138_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="1"/>
<pin id="518" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_138 (phireg) "/>
</bind>
</comp>

<comp id="520" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_138_phi_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="2"/>
<pin id="522" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="8" slack="0"/>
<pin id="524" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="525" dir="0" index="4" bw="1" slack="1"/>
<pin id="526" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="527" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_138/3 "/>
</bind>
</comp>

<comp id="530" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_139_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="1"/>
<pin id="532" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_139 (phireg) "/>
</bind>
</comp>

<comp id="534" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_139_phi_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="2"/>
<pin id="536" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="537" dir="0" index="2" bw="8" slack="0"/>
<pin id="538" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="539" dir="0" index="4" bw="1" slack="1"/>
<pin id="540" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="541" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_139/3 "/>
</bind>
</comp>

<comp id="544" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_140_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="1"/>
<pin id="546" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_140 (phireg) "/>
</bind>
</comp>

<comp id="548" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_140_phi_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="2"/>
<pin id="550" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="551" dir="0" index="2" bw="8" slack="0"/>
<pin id="552" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="553" dir="0" index="4" bw="1" slack="1"/>
<pin id="554" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="555" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_140/3 "/>
</bind>
</comp>

<comp id="558" class="1005" name="in_index14_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index14 (phireg) "/>
</bind>
</comp>

<comp id="562" class="1004" name="in_index14_phi_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="2"/>
<pin id="564" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="565" dir="0" index="2" bw="32" slack="0"/>
<pin id="566" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="567" dir="0" index="4" bw="1" slack="1"/>
<pin id="568" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="569" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index14/3 "/>
</bind>
</comp>

<comp id="572" class="1005" name="acc12_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="20" slack="1"/>
<pin id="574" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="acc12 (phireg) "/>
</bind>
</comp>

<comp id="576" class="1004" name="acc12_phi_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="2"/>
<pin id="578" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="579" dir="0" index="2" bw="20" slack="0"/>
<pin id="580" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="581" dir="0" index="4" bw="1" slack="1"/>
<pin id="582" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="583" dir="1" index="6" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc12/3 "/>
</bind>
</comp>

<comp id="586" class="1005" name="acc_110_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="20" slack="1"/>
<pin id="588" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="acc_110 (phireg) "/>
</bind>
</comp>

<comp id="590" class="1004" name="acc_110_phi_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="2"/>
<pin id="592" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="593" dir="0" index="2" bw="20" slack="0"/>
<pin id="594" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="595" dir="0" index="4" bw="1" slack="1"/>
<pin id="596" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="597" dir="1" index="6" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_110/3 "/>
</bind>
</comp>

<comp id="600" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27 (phireg) "/>
</bind>
</comp>

<comp id="604" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_phi_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="1"/>
<pin id="606" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="607" dir="0" index="2" bw="8" slack="0"/>
<pin id="608" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="609" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27/3 "/>
</bind>
</comp>

<comp id="612" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28 (phireg) "/>
</bind>
</comp>

<comp id="616" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_phi_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="1"/>
<pin id="618" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="619" dir="0" index="2" bw="8" slack="0"/>
<pin id="620" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="621" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28/3 "/>
</bind>
</comp>

<comp id="624" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="0"/>
<pin id="626" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29 (phireg) "/>
</bind>
</comp>

<comp id="628" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_phi_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="1"/>
<pin id="630" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="631" dir="0" index="2" bw="8" slack="0"/>
<pin id="632" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="633" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29/3 "/>
</bind>
</comp>

<comp id="636" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30 (phireg) "/>
</bind>
</comp>

<comp id="640" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_phi_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="1"/>
<pin id="642" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="643" dir="0" index="2" bw="8" slack="0"/>
<pin id="644" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="645" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30/3 "/>
</bind>
</comp>

<comp id="648" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="0"/>
<pin id="650" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31 (phireg) "/>
</bind>
</comp>

<comp id="652" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_phi_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="1"/>
<pin id="654" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="655" dir="0" index="2" bw="8" slack="0"/>
<pin id="656" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="657" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31/3 "/>
</bind>
</comp>

<comp id="660" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="0"/>
<pin id="662" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32 (phireg) "/>
</bind>
</comp>

<comp id="664" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_phi_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="1"/>
<pin id="666" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="667" dir="0" index="2" bw="8" slack="0"/>
<pin id="668" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="669" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32/3 "/>
</bind>
</comp>

<comp id="672" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33 (phireg) "/>
</bind>
</comp>

<comp id="676" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_phi_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="1"/>
<pin id="678" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="679" dir="0" index="2" bw="8" slack="0"/>
<pin id="680" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="681" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33/3 "/>
</bind>
</comp>

<comp id="684" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34 (phireg) "/>
</bind>
</comp>

<comp id="688" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_phi_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="1"/>
<pin id="690" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="691" dir="0" index="2" bw="8" slack="0"/>
<pin id="692" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="693" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34/3 "/>
</bind>
</comp>

<comp id="696" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35 (phireg) "/>
</bind>
</comp>

<comp id="700" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_phi_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="1"/>
<pin id="702" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="703" dir="0" index="2" bw="8" slack="0"/>
<pin id="704" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="705" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35/3 "/>
</bind>
</comp>

<comp id="708" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36 (phireg) "/>
</bind>
</comp>

<comp id="712" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_phi_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="8" slack="1"/>
<pin id="714" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="715" dir="0" index="2" bw="8" slack="0"/>
<pin id="716" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="717" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36/3 "/>
</bind>
</comp>

<comp id="720" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="0"/>
<pin id="722" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37 (phireg) "/>
</bind>
</comp>

<comp id="724" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_phi_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="1"/>
<pin id="726" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="727" dir="0" index="2" bw="8" slack="0"/>
<pin id="728" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="729" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37/3 "/>
</bind>
</comp>

<comp id="732" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="0"/>
<pin id="734" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38 (phireg) "/>
</bind>
</comp>

<comp id="736" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_phi_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="1"/>
<pin id="738" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="739" dir="0" index="2" bw="8" slack="0"/>
<pin id="740" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="741" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38/3 "/>
</bind>
</comp>

<comp id="744" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="0"/>
<pin id="746" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39 (phireg) "/>
</bind>
</comp>

<comp id="748" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_phi_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="1"/>
<pin id="750" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="751" dir="0" index="2" bw="8" slack="0"/>
<pin id="752" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="753" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39/3 "/>
</bind>
</comp>

<comp id="756" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="0"/>
<pin id="758" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40 (phireg) "/>
</bind>
</comp>

<comp id="760" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_phi_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="8" slack="1"/>
<pin id="762" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="763" dir="0" index="2" bw="8" slack="0"/>
<pin id="764" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="765" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40/3 "/>
</bind>
</comp>

<comp id="768" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="0"/>
<pin id="770" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41 (phireg) "/>
</bind>
</comp>

<comp id="772" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_phi_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="1"/>
<pin id="774" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="775" dir="0" index="2" bw="8" slack="0"/>
<pin id="776" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="777" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41/3 "/>
</bind>
</comp>

<comp id="780" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="8" slack="0"/>
<pin id="782" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111 (phireg) "/>
</bind>
</comp>

<comp id="784" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_phi_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="8" slack="1"/>
<pin id="786" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="787" dir="0" index="2" bw="8" slack="0"/>
<pin id="788" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="789" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111/3 "/>
</bind>
</comp>

<comp id="792" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="0"/>
<pin id="794" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112 (phireg) "/>
</bind>
</comp>

<comp id="796" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_phi_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="1"/>
<pin id="798" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="799" dir="0" index="2" bw="8" slack="0"/>
<pin id="800" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="801" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112/3 "/>
</bind>
</comp>

<comp id="804" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="0"/>
<pin id="806" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113 (phireg) "/>
</bind>
</comp>

<comp id="808" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_phi_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="1"/>
<pin id="810" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="811" dir="0" index="2" bw="8" slack="0"/>
<pin id="812" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="813" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113/3 "/>
</bind>
</comp>

<comp id="816" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="0"/>
<pin id="818" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114 (phireg) "/>
</bind>
</comp>

<comp id="820" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114_phi_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="1"/>
<pin id="822" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="823" dir="0" index="2" bw="8" slack="0"/>
<pin id="824" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="825" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114/3 "/>
</bind>
</comp>

<comp id="828" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="0"/>
<pin id="830" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115 (phireg) "/>
</bind>
</comp>

<comp id="832" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115_phi_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="8" slack="1"/>
<pin id="834" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="835" dir="0" index="2" bw="8" slack="0"/>
<pin id="836" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="837" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115/3 "/>
</bind>
</comp>

<comp id="840" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="0"/>
<pin id="842" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116 (phireg) "/>
</bind>
</comp>

<comp id="844" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116_phi_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="1"/>
<pin id="846" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="847" dir="0" index="2" bw="8" slack="0"/>
<pin id="848" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="849" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116/3 "/>
</bind>
</comp>

<comp id="852" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="0"/>
<pin id="854" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117 (phireg) "/>
</bind>
</comp>

<comp id="856" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117_phi_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="1"/>
<pin id="858" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="859" dir="0" index="2" bw="8" slack="0"/>
<pin id="860" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="861" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117/3 "/>
</bind>
</comp>

<comp id="864" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="0"/>
<pin id="866" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118 (phireg) "/>
</bind>
</comp>

<comp id="868" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118_phi_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="1"/>
<pin id="870" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="871" dir="0" index="2" bw="8" slack="0"/>
<pin id="872" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="873" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118/3 "/>
</bind>
</comp>

<comp id="876" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="0"/>
<pin id="878" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119 (phireg) "/>
</bind>
</comp>

<comp id="880" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119_phi_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="1"/>
<pin id="882" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="883" dir="0" index="2" bw="8" slack="0"/>
<pin id="884" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="885" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119/3 "/>
</bind>
</comp>

<comp id="888" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="0"/>
<pin id="890" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120 (phireg) "/>
</bind>
</comp>

<comp id="892" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120_phi_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="8" slack="1"/>
<pin id="894" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="895" dir="0" index="2" bw="8" slack="0"/>
<pin id="896" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="897" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120/3 "/>
</bind>
</comp>

<comp id="900" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_121_load_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="0"/>
<pin id="902" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_121/2 "/>
</bind>
</comp>

<comp id="904" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_122_load_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="0"/>
<pin id="906" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_122/2 "/>
</bind>
</comp>

<comp id="908" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_123_load_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="8" slack="0"/>
<pin id="910" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_123/2 "/>
</bind>
</comp>

<comp id="912" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_124_load_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="0"/>
<pin id="914" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_124/2 "/>
</bind>
</comp>

<comp id="916" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_125_load_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="8" slack="0"/>
<pin id="918" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_125/2 "/>
</bind>
</comp>

<comp id="920" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_126_load_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="8" slack="0"/>
<pin id="922" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_126/2 "/>
</bind>
</comp>

<comp id="924" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_127_load_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="8" slack="0"/>
<pin id="926" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_127/2 "/>
</bind>
</comp>

<comp id="928" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_128_load_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="8" slack="0"/>
<pin id="930" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_128/2 "/>
</bind>
</comp>

<comp id="932" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_129_load_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="8" slack="0"/>
<pin id="934" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_129/2 "/>
</bind>
</comp>

<comp id="936" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_130_load_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="8" slack="0"/>
<pin id="938" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_130/2 "/>
</bind>
</comp>

<comp id="940" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_42_load_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="0"/>
<pin id="942" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_42/2 "/>
</bind>
</comp>

<comp id="944" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_43_load_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="8" slack="0"/>
<pin id="946" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_43/2 "/>
</bind>
</comp>

<comp id="948" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_44_load_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="8" slack="0"/>
<pin id="950" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_44/2 "/>
</bind>
</comp>

<comp id="952" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_45_load_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="0"/>
<pin id="954" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_45/2 "/>
</bind>
</comp>

<comp id="956" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_46_load_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="8" slack="0"/>
<pin id="958" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_46/2 "/>
</bind>
</comp>

<comp id="960" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_47_load_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="0"/>
<pin id="962" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_47/2 "/>
</bind>
</comp>

<comp id="964" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_48_load_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="0"/>
<pin id="966" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_48/2 "/>
</bind>
</comp>

<comp id="968" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_49_load_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="8" slack="0"/>
<pin id="970" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_49/2 "/>
</bind>
</comp>

<comp id="972" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_50_load_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="8" slack="0"/>
<pin id="974" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_50/2 "/>
</bind>
</comp>

<comp id="976" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_51_load_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="8" slack="0"/>
<pin id="978" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_51/2 "/>
</bind>
</comp>

<comp id="980" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_52_load_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="0"/>
<pin id="982" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_52/2 "/>
</bind>
</comp>

<comp id="984" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_53_load_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="8" slack="0"/>
<pin id="986" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_53/2 "/>
</bind>
</comp>

<comp id="988" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_54_load_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="8" slack="0"/>
<pin id="990" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_54/2 "/>
</bind>
</comp>

<comp id="992" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_55_load_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="8" slack="0"/>
<pin id="994" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_55/2 "/>
</bind>
</comp>

<comp id="996" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_56_load_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="8" slack="0"/>
<pin id="998" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_56/2 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="zext_ln135_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="6" slack="0"/>
<pin id="1002" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135/2 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="w_index_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="6" slack="0"/>
<pin id="1008" dir="0" index="1" bw="1" slack="0"/>
<pin id="1009" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/2 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="icmp_ln135_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="6" slack="0"/>
<pin id="1014" dir="0" index="1" bw="6" slack="0"/>
<pin id="1015" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/2 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="trunc_ln135_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="0"/>
<pin id="1020" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln135/3 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="a_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="8" slack="0"/>
<pin id="1024" dir="0" index="1" bw="5" slack="0"/>
<pin id="1025" dir="0" index="2" bw="8" slack="0"/>
<pin id="1026" dir="0" index="3" bw="5" slack="0"/>
<pin id="1027" dir="0" index="4" bw="8" slack="0"/>
<pin id="1028" dir="0" index="5" bw="5" slack="0"/>
<pin id="1029" dir="0" index="6" bw="8" slack="0"/>
<pin id="1030" dir="0" index="7" bw="5" slack="0"/>
<pin id="1031" dir="0" index="8" bw="8" slack="0"/>
<pin id="1032" dir="0" index="9" bw="5" slack="0"/>
<pin id="1033" dir="0" index="10" bw="8" slack="0"/>
<pin id="1034" dir="0" index="11" bw="5" slack="0"/>
<pin id="1035" dir="0" index="12" bw="8" slack="0"/>
<pin id="1036" dir="0" index="13" bw="5" slack="0"/>
<pin id="1037" dir="0" index="14" bw="8" slack="0"/>
<pin id="1038" dir="0" index="15" bw="5" slack="0"/>
<pin id="1039" dir="0" index="16" bw="8" slack="0"/>
<pin id="1040" dir="0" index="17" bw="5" slack="0"/>
<pin id="1041" dir="0" index="18" bw="8" slack="0"/>
<pin id="1042" dir="0" index="19" bw="5" slack="0"/>
<pin id="1043" dir="0" index="20" bw="8" slack="0"/>
<pin id="1044" dir="0" index="21" bw="5" slack="0"/>
<pin id="1045" dir="0" index="22" bw="8" slack="0"/>
<pin id="1046" dir="0" index="23" bw="5" slack="0"/>
<pin id="1047" dir="0" index="24" bw="8" slack="0"/>
<pin id="1048" dir="0" index="25" bw="5" slack="0"/>
<pin id="1049" dir="0" index="26" bw="8" slack="0"/>
<pin id="1050" dir="0" index="27" bw="5" slack="0"/>
<pin id="1051" dir="0" index="28" bw="8" slack="0"/>
<pin id="1052" dir="0" index="29" bw="5" slack="0"/>
<pin id="1053" dir="0" index="30" bw="8" slack="0"/>
<pin id="1054" dir="0" index="31" bw="5" slack="0"/>
<pin id="1055" dir="0" index="32" bw="8" slack="0"/>
<pin id="1056" dir="0" index="33" bw="5" slack="0"/>
<pin id="1057" dir="0" index="34" bw="8" slack="0"/>
<pin id="1058" dir="0" index="35" bw="5" slack="0"/>
<pin id="1059" dir="0" index="36" bw="8" slack="0"/>
<pin id="1060" dir="0" index="37" bw="5" slack="0"/>
<pin id="1061" dir="0" index="38" bw="8" slack="0"/>
<pin id="1062" dir="0" index="39" bw="5" slack="0"/>
<pin id="1063" dir="0" index="40" bw="8" slack="0"/>
<pin id="1064" dir="0" index="41" bw="5" slack="0"/>
<pin id="1065" dir="0" index="42" bw="8" slack="0"/>
<pin id="1066" dir="0" index="43" bw="5" slack="0"/>
<pin id="1067" dir="0" index="44" bw="8" slack="0"/>
<pin id="1068" dir="0" index="45" bw="5" slack="0"/>
<pin id="1069" dir="0" index="46" bw="8" slack="0"/>
<pin id="1070" dir="0" index="47" bw="5" slack="0"/>
<pin id="1071" dir="0" index="48" bw="8" slack="0"/>
<pin id="1072" dir="0" index="49" bw="5" slack="0"/>
<pin id="1073" dir="0" index="50" bw="8" slack="0"/>
<pin id="1074" dir="0" index="51" bw="8" slack="0"/>
<pin id="1075" dir="0" index="52" bw="5" slack="0"/>
<pin id="1076" dir="1" index="53" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="zext_ln145_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="8" slack="0"/>
<pin id="1132" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/3 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="sext_ln73_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="5" slack="0"/>
<pin id="1136" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/3 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="select_ln144_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="0"/>
<pin id="1140" dir="0" index="1" bw="20" slack="0"/>
<pin id="1141" dir="0" index="2" bw="20" slack="0"/>
<pin id="1142" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln144/3 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="sext_ln144_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="20" slack="0"/>
<pin id="1148" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln144/3 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="icmp_ln144_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="21" slack="0"/>
<pin id="1152" dir="0" index="1" bw="21" slack="0"/>
<pin id="1153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/3 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="select_ln144_1_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="0"/>
<pin id="1157" dir="0" index="1" bw="20" slack="0"/>
<pin id="1158" dir="0" index="2" bw="20" slack="0"/>
<pin id="1159" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln144_1/3 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="select_ln144_2_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="0"/>
<pin id="1165" dir="0" index="1" bw="20" slack="0"/>
<pin id="1166" dir="0" index="2" bw="20" slack="0"/>
<pin id="1167" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln144_2/3 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="acc_3_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="0"/>
<pin id="1173" dir="0" index="1" bw="20" slack="0"/>
<pin id="1174" dir="0" index="2" bw="20" slack="0"/>
<pin id="1175" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_3/3 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="acc_2_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="1" slack="0"/>
<pin id="1181" dir="0" index="1" bw="20" slack="0"/>
<pin id="1182" dir="0" index="2" bw="20" slack="0"/>
<pin id="1183" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_2/3 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="acc_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="21" slack="0"/>
<pin id="1189" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="acc/3 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="acc_5_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="1" slack="0"/>
<pin id="1192" dir="0" index="1" bw="20" slack="0"/>
<pin id="1193" dir="0" index="2" bw="20" slack="0"/>
<pin id="1194" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_5/3 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="acc_4_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="0"/>
<pin id="1200" dir="0" index="1" bw="20" slack="0"/>
<pin id="1201" dir="0" index="2" bw="20" slack="0"/>
<pin id="1202" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_4/3 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="in_index_1_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="32" slack="0"/>
<pin id="1208" dir="0" index="1" bw="1" slack="0"/>
<pin id="1209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_index_1/3 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="icmp_ln154_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="32" slack="0"/>
<pin id="1214" dir="0" index="1" bw="32" slack="0"/>
<pin id="1215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/3 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="in_index_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="1" slack="0"/>
<pin id="1220" dir="0" index="1" bw="32" slack="0"/>
<pin id="1221" dir="0" index="2" bw="32" slack="0"/>
<pin id="1222" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="in_index/3 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="mrv_i_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="40" slack="0"/>
<pin id="1228" dir="0" index="1" bw="20" slack="0"/>
<pin id="1229" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_i/3 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="mrv_1_i_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="40" slack="0"/>
<pin id="1234" dir="0" index="1" bw="20" slack="0"/>
<pin id="1235" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1_i/3 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="return_ln166_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="40" slack="0"/>
<pin id="1240" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln166/3 "/>
</bind>
</comp>

<comp id="1242" class="1007" name="grp_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="8" slack="0"/>
<pin id="1244" dir="0" index="1" bw="5" slack="0"/>
<pin id="1245" dir="0" index="2" bw="20" slack="0"/>
<pin id="1246" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln73/3 sext_ln144_1/3 add_ln144/3 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_121_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="8" slack="1"/>
<pin id="1254" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_121 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_122_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="8" slack="1"/>
<pin id="1259" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_122 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_123_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="8" slack="1"/>
<pin id="1264" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_123 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_124_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="8" slack="1"/>
<pin id="1269" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_124 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_125_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="8" slack="1"/>
<pin id="1274" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_125 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_126_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="8" slack="1"/>
<pin id="1279" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_126 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_127_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="8" slack="1"/>
<pin id="1284" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_127 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_128_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="8" slack="1"/>
<pin id="1289" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_128 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_129_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="8" slack="1"/>
<pin id="1294" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_129 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_130_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="8" slack="1"/>
<pin id="1299" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_130 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_42_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="8" slack="1"/>
<pin id="1304" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_42 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_43_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="8" slack="1"/>
<pin id="1309" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_43 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_44_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="8" slack="1"/>
<pin id="1314" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_44 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_45_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="8" slack="1"/>
<pin id="1319" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_45 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_46_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="8" slack="1"/>
<pin id="1324" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_46 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_47_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="8" slack="1"/>
<pin id="1329" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_47 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_48_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="8" slack="1"/>
<pin id="1334" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_48 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_49_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="8" slack="1"/>
<pin id="1339" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_49 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_50_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="8" slack="1"/>
<pin id="1344" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_50 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_51_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="8" slack="1"/>
<pin id="1349" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_51 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_52_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="8" slack="1"/>
<pin id="1354" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_52 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_53_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="8" slack="1"/>
<pin id="1359" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_53 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_54_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="8" slack="1"/>
<pin id="1364" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_54 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_55_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="8" slack="1"/>
<pin id="1369" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_55 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_56_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="8" slack="1"/>
<pin id="1374" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_56 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="outidx_addr_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="6" slack="1"/>
<pin id="1379" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outidx_addr "/>
</bind>
</comp>

<comp id="1382" class="1005" name="w2_addr_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="6" slack="1"/>
<pin id="1384" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w2_addr "/>
</bind>
</comp>

<comp id="1387" class="1005" name="w_index_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="6" slack="0"/>
<pin id="1389" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

<comp id="1392" class="1005" name="icmp_ln135_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="1" slack="1"/>
<pin id="1394" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln135 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="acc_5_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="20" slack="0"/>
<pin id="1398" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="acc_5 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="acc_4_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="20" slack="0"/>
<pin id="1403" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="acc_4 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="in_index_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="32" slack="0"/>
<pin id="1408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="in_index "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="68" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="68" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="54" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="190"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="56" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="192"><net_src comp="54" pin="0"/><net_sink comp="182" pin=4"/></net>

<net id="193"><net_src comp="182" pin="6"/><net_sink comp="178" pin=0"/></net>

<net id="197"><net_src comp="58" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="206"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="58" pin="0"/><net_sink comp="198" pin=4"/></net>

<net id="211"><net_src comp="74" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="220"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="208" pin="1"/><net_sink comp="212" pin=4"/></net>

<net id="225"><net_src comp="74" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="234"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="222" pin="1"/><net_sink comp="226" pin=4"/></net>

<net id="239"><net_src comp="74" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="248"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="236" pin="1"/><net_sink comp="240" pin=4"/></net>

<net id="253"><net_src comp="74" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="262"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="250" pin="1"/><net_sink comp="254" pin=4"/></net>

<net id="267"><net_src comp="74" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="276"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="264" pin="1"/><net_sink comp="268" pin=4"/></net>

<net id="281"><net_src comp="74" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="290"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="278" pin="1"/><net_sink comp="282" pin=4"/></net>

<net id="295"><net_src comp="74" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="304"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="292" pin="1"/><net_sink comp="296" pin=4"/></net>

<net id="309"><net_src comp="74" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="318"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="306" pin="1"/><net_sink comp="310" pin=4"/></net>

<net id="323"><net_src comp="74" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="332"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="320" pin="1"/><net_sink comp="324" pin=4"/></net>

<net id="337"><net_src comp="74" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="346"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="334" pin="1"/><net_sink comp="338" pin=4"/></net>

<net id="351"><net_src comp="74" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="360"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="348" pin="1"/><net_sink comp="352" pin=4"/></net>

<net id="365"><net_src comp="74" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="374"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="362" pin="1"/><net_sink comp="366" pin=4"/></net>

<net id="379"><net_src comp="74" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="388"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="376" pin="1"/><net_sink comp="380" pin=4"/></net>

<net id="393"><net_src comp="74" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="402"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="390" pin="1"/><net_sink comp="394" pin=4"/></net>

<net id="407"><net_src comp="74" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="416"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="404" pin="1"/><net_sink comp="408" pin=4"/></net>

<net id="421"><net_src comp="74" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="430"><net_src comp="418" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="418" pin="1"/><net_sink comp="422" pin=4"/></net>

<net id="435"><net_src comp="74" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="444"><net_src comp="432" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="432" pin="1"/><net_sink comp="436" pin=4"/></net>

<net id="449"><net_src comp="74" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="458"><net_src comp="446" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="446" pin="1"/><net_sink comp="450" pin=4"/></net>

<net id="463"><net_src comp="74" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="472"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="473"><net_src comp="460" pin="1"/><net_sink comp="464" pin=4"/></net>

<net id="477"><net_src comp="74" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="486"><net_src comp="474" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="474" pin="1"/><net_sink comp="478" pin=4"/></net>

<net id="491"><net_src comp="74" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="500"><net_src comp="488" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="501"><net_src comp="488" pin="1"/><net_sink comp="492" pin=4"/></net>

<net id="505"><net_src comp="74" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="514"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="502" pin="1"/><net_sink comp="506" pin=4"/></net>

<net id="519"><net_src comp="74" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="528"><net_src comp="516" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="516" pin="1"/><net_sink comp="520" pin=4"/></net>

<net id="533"><net_src comp="74" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="542"><net_src comp="530" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="543"><net_src comp="530" pin="1"/><net_sink comp="534" pin=4"/></net>

<net id="547"><net_src comp="74" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="556"><net_src comp="544" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="544" pin="1"/><net_sink comp="548" pin=4"/></net>

<net id="561"><net_src comp="76" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="570"><net_src comp="558" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="571"><net_src comp="558" pin="1"/><net_sink comp="562" pin=4"/></net>

<net id="575"><net_src comp="78" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="584"><net_src comp="572" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="585"><net_src comp="572" pin="1"/><net_sink comp="576" pin=4"/></net>

<net id="589"><net_src comp="78" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="598"><net_src comp="586" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="586" pin="1"/><net_sink comp="590" pin=4"/></net>

<net id="603"><net_src comp="600" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="610"><net_src comp="212" pin="6"/><net_sink comp="604" pin=2"/></net>

<net id="611"><net_src comp="604" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="615"><net_src comp="612" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="622"><net_src comp="226" pin="6"/><net_sink comp="616" pin=2"/></net>

<net id="623"><net_src comp="616" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="627"><net_src comp="624" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="634"><net_src comp="240" pin="6"/><net_sink comp="628" pin=2"/></net>

<net id="635"><net_src comp="628" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="639"><net_src comp="636" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="646"><net_src comp="254" pin="6"/><net_sink comp="640" pin=2"/></net>

<net id="647"><net_src comp="640" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="651"><net_src comp="648" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="658"><net_src comp="268" pin="6"/><net_sink comp="652" pin=2"/></net>

<net id="659"><net_src comp="652" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="663"><net_src comp="660" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="670"><net_src comp="282" pin="6"/><net_sink comp="664" pin=2"/></net>

<net id="671"><net_src comp="664" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="675"><net_src comp="672" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="682"><net_src comp="296" pin="6"/><net_sink comp="676" pin=2"/></net>

<net id="683"><net_src comp="676" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="687"><net_src comp="684" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="694"><net_src comp="310" pin="6"/><net_sink comp="688" pin=2"/></net>

<net id="695"><net_src comp="688" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="699"><net_src comp="696" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="706"><net_src comp="324" pin="6"/><net_sink comp="700" pin=2"/></net>

<net id="707"><net_src comp="700" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="711"><net_src comp="708" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="718"><net_src comp="338" pin="6"/><net_sink comp="712" pin=2"/></net>

<net id="719"><net_src comp="712" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="723"><net_src comp="720" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="730"><net_src comp="352" pin="6"/><net_sink comp="724" pin=2"/></net>

<net id="731"><net_src comp="724" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="735"><net_src comp="732" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="742"><net_src comp="366" pin="6"/><net_sink comp="736" pin=2"/></net>

<net id="743"><net_src comp="736" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="747"><net_src comp="744" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="754"><net_src comp="380" pin="6"/><net_sink comp="748" pin=2"/></net>

<net id="755"><net_src comp="748" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="759"><net_src comp="756" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="766"><net_src comp="394" pin="6"/><net_sink comp="760" pin=2"/></net>

<net id="767"><net_src comp="760" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="771"><net_src comp="768" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="778"><net_src comp="408" pin="6"/><net_sink comp="772" pin=2"/></net>

<net id="779"><net_src comp="772" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="783"><net_src comp="780" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="790"><net_src comp="422" pin="6"/><net_sink comp="784" pin=2"/></net>

<net id="791"><net_src comp="784" pin="4"/><net_sink comp="780" pin=0"/></net>

<net id="795"><net_src comp="792" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="802"><net_src comp="436" pin="6"/><net_sink comp="796" pin=2"/></net>

<net id="803"><net_src comp="796" pin="4"/><net_sink comp="792" pin=0"/></net>

<net id="807"><net_src comp="804" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="814"><net_src comp="450" pin="6"/><net_sink comp="808" pin=2"/></net>

<net id="815"><net_src comp="808" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="819"><net_src comp="816" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="826"><net_src comp="464" pin="6"/><net_sink comp="820" pin=2"/></net>

<net id="827"><net_src comp="820" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="831"><net_src comp="828" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="838"><net_src comp="478" pin="6"/><net_sink comp="832" pin=2"/></net>

<net id="839"><net_src comp="832" pin="4"/><net_sink comp="828" pin=0"/></net>

<net id="843"><net_src comp="840" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="850"><net_src comp="492" pin="6"/><net_sink comp="844" pin=2"/></net>

<net id="851"><net_src comp="844" pin="4"/><net_sink comp="840" pin=0"/></net>

<net id="855"><net_src comp="852" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="862"><net_src comp="506" pin="6"/><net_sink comp="856" pin=2"/></net>

<net id="863"><net_src comp="856" pin="4"/><net_sink comp="852" pin=0"/></net>

<net id="867"><net_src comp="864" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="874"><net_src comp="520" pin="6"/><net_sink comp="868" pin=2"/></net>

<net id="875"><net_src comp="868" pin="4"/><net_sink comp="864" pin=0"/></net>

<net id="879"><net_src comp="876" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="886"><net_src comp="534" pin="6"/><net_sink comp="880" pin=2"/></net>

<net id="887"><net_src comp="880" pin="4"/><net_sink comp="876" pin=0"/></net>

<net id="891"><net_src comp="888" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="898"><net_src comp="548" pin="6"/><net_sink comp="892" pin=2"/></net>

<net id="899"><net_src comp="892" pin="4"/><net_sink comp="888" pin=0"/></net>

<net id="903"><net_src comp="4" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="6" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="911"><net_src comp="8" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="915"><net_src comp="10" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="919"><net_src comp="12" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="923"><net_src comp="14" pin="0"/><net_sink comp="920" pin=0"/></net>

<net id="927"><net_src comp="16" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="18" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="935"><net_src comp="20" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="939"><net_src comp="22" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="24" pin="0"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="26" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="951"><net_src comp="28" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="955"><net_src comp="30" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="959"><net_src comp="32" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="963"><net_src comp="34" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="36" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="971"><net_src comp="38" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="975"><net_src comp="40" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="979"><net_src comp="42" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="983"><net_src comp="44" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="987"><net_src comp="46" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="991"><net_src comp="48" pin="0"/><net_sink comp="988" pin=0"/></net>

<net id="995"><net_src comp="50" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="999"><net_src comp="52" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1003"><net_src comp="198" pin="6"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="1005"><net_src comp="1000" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="1010"><net_src comp="198" pin="6"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="70" pin="0"/><net_sink comp="1006" pin=1"/></net>

<net id="1016"><net_src comp="198" pin="6"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="72" pin="0"/><net_sink comp="1012" pin=1"/></net>

<net id="1021"><net_src comp="562" pin="6"/><net_sink comp="1018" pin=0"/></net>

<net id="1077"><net_src comp="94" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1078"><net_src comp="96" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1079"><net_src comp="892" pin="4"/><net_sink comp="1022" pin=2"/></net>

<net id="1080"><net_src comp="98" pin="0"/><net_sink comp="1022" pin=3"/></net>

<net id="1081"><net_src comp="880" pin="4"/><net_sink comp="1022" pin=4"/></net>

<net id="1082"><net_src comp="100" pin="0"/><net_sink comp="1022" pin=5"/></net>

<net id="1083"><net_src comp="868" pin="4"/><net_sink comp="1022" pin=6"/></net>

<net id="1084"><net_src comp="102" pin="0"/><net_sink comp="1022" pin=7"/></net>

<net id="1085"><net_src comp="856" pin="4"/><net_sink comp="1022" pin=8"/></net>

<net id="1086"><net_src comp="104" pin="0"/><net_sink comp="1022" pin=9"/></net>

<net id="1087"><net_src comp="844" pin="4"/><net_sink comp="1022" pin=10"/></net>

<net id="1088"><net_src comp="106" pin="0"/><net_sink comp="1022" pin=11"/></net>

<net id="1089"><net_src comp="832" pin="4"/><net_sink comp="1022" pin=12"/></net>

<net id="1090"><net_src comp="108" pin="0"/><net_sink comp="1022" pin=13"/></net>

<net id="1091"><net_src comp="820" pin="4"/><net_sink comp="1022" pin=14"/></net>

<net id="1092"><net_src comp="110" pin="0"/><net_sink comp="1022" pin=15"/></net>

<net id="1093"><net_src comp="808" pin="4"/><net_sink comp="1022" pin=16"/></net>

<net id="1094"><net_src comp="112" pin="0"/><net_sink comp="1022" pin=17"/></net>

<net id="1095"><net_src comp="796" pin="4"/><net_sink comp="1022" pin=18"/></net>

<net id="1096"><net_src comp="114" pin="0"/><net_sink comp="1022" pin=19"/></net>

<net id="1097"><net_src comp="784" pin="4"/><net_sink comp="1022" pin=20"/></net>

<net id="1098"><net_src comp="116" pin="0"/><net_sink comp="1022" pin=21"/></net>

<net id="1099"><net_src comp="772" pin="4"/><net_sink comp="1022" pin=22"/></net>

<net id="1100"><net_src comp="118" pin="0"/><net_sink comp="1022" pin=23"/></net>

<net id="1101"><net_src comp="760" pin="4"/><net_sink comp="1022" pin=24"/></net>

<net id="1102"><net_src comp="120" pin="0"/><net_sink comp="1022" pin=25"/></net>

<net id="1103"><net_src comp="748" pin="4"/><net_sink comp="1022" pin=26"/></net>

<net id="1104"><net_src comp="122" pin="0"/><net_sink comp="1022" pin=27"/></net>

<net id="1105"><net_src comp="736" pin="4"/><net_sink comp="1022" pin=28"/></net>

<net id="1106"><net_src comp="124" pin="0"/><net_sink comp="1022" pin=29"/></net>

<net id="1107"><net_src comp="724" pin="4"/><net_sink comp="1022" pin=30"/></net>

<net id="1108"><net_src comp="126" pin="0"/><net_sink comp="1022" pin=31"/></net>

<net id="1109"><net_src comp="712" pin="4"/><net_sink comp="1022" pin=32"/></net>

<net id="1110"><net_src comp="128" pin="0"/><net_sink comp="1022" pin=33"/></net>

<net id="1111"><net_src comp="700" pin="4"/><net_sink comp="1022" pin=34"/></net>

<net id="1112"><net_src comp="130" pin="0"/><net_sink comp="1022" pin=35"/></net>

<net id="1113"><net_src comp="688" pin="4"/><net_sink comp="1022" pin=36"/></net>

<net id="1114"><net_src comp="132" pin="0"/><net_sink comp="1022" pin=37"/></net>

<net id="1115"><net_src comp="676" pin="4"/><net_sink comp="1022" pin=38"/></net>

<net id="1116"><net_src comp="134" pin="0"/><net_sink comp="1022" pin=39"/></net>

<net id="1117"><net_src comp="664" pin="4"/><net_sink comp="1022" pin=40"/></net>

<net id="1118"><net_src comp="136" pin="0"/><net_sink comp="1022" pin=41"/></net>

<net id="1119"><net_src comp="652" pin="4"/><net_sink comp="1022" pin=42"/></net>

<net id="1120"><net_src comp="138" pin="0"/><net_sink comp="1022" pin=43"/></net>

<net id="1121"><net_src comp="640" pin="4"/><net_sink comp="1022" pin=44"/></net>

<net id="1122"><net_src comp="140" pin="0"/><net_sink comp="1022" pin=45"/></net>

<net id="1123"><net_src comp="628" pin="4"/><net_sink comp="1022" pin=46"/></net>

<net id="1124"><net_src comp="142" pin="0"/><net_sink comp="1022" pin=47"/></net>

<net id="1125"><net_src comp="616" pin="4"/><net_sink comp="1022" pin=48"/></net>

<net id="1126"><net_src comp="144" pin="0"/><net_sink comp="1022" pin=49"/></net>

<net id="1127"><net_src comp="604" pin="4"/><net_sink comp="1022" pin=50"/></net>

<net id="1128"><net_src comp="74" pin="0"/><net_sink comp="1022" pin=51"/></net>

<net id="1129"><net_src comp="1018" pin="1"/><net_sink comp="1022" pin=52"/></net>

<net id="1133"><net_src comp="1022" pin="53"/><net_sink comp="1130" pin=0"/></net>

<net id="1137"><net_src comp="172" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1143"><net_src comp="159" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1144"><net_src comp="590" pin="6"/><net_sink comp="1138" pin=1"/></net>

<net id="1145"><net_src comp="576" pin="6"/><net_sink comp="1138" pin=2"/></net>

<net id="1149"><net_src comp="1138" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1154"><net_src comp="146" pin="0"/><net_sink comp="1150" pin=1"/></net>

<net id="1160"><net_src comp="159" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1161"><net_src comp="78" pin="0"/><net_sink comp="1155" pin=1"/></net>

<net id="1162"><net_src comp="590" pin="6"/><net_sink comp="1155" pin=2"/></net>

<net id="1168"><net_src comp="159" pin="3"/><net_sink comp="1163" pin=0"/></net>

<net id="1169"><net_src comp="576" pin="6"/><net_sink comp="1163" pin=1"/></net>

<net id="1170"><net_src comp="78" pin="0"/><net_sink comp="1163" pin=2"/></net>

<net id="1176"><net_src comp="1150" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1177"><net_src comp="1155" pin="3"/><net_sink comp="1171" pin=1"/></net>

<net id="1178"><net_src comp="590" pin="6"/><net_sink comp="1171" pin=2"/></net>

<net id="1184"><net_src comp="1150" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1185"><net_src comp="1163" pin="3"/><net_sink comp="1179" pin=1"/></net>

<net id="1186"><net_src comp="576" pin="6"/><net_sink comp="1179" pin=2"/></net>

<net id="1195"><net_src comp="159" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1196"><net_src comp="1187" pin="1"/><net_sink comp="1190" pin=1"/></net>

<net id="1197"><net_src comp="1171" pin="3"/><net_sink comp="1190" pin=2"/></net>

<net id="1203"><net_src comp="159" pin="3"/><net_sink comp="1198" pin=0"/></net>

<net id="1204"><net_src comp="1179" pin="3"/><net_sink comp="1198" pin=1"/></net>

<net id="1205"><net_src comp="1187" pin="1"/><net_sink comp="1198" pin=2"/></net>

<net id="1210"><net_src comp="562" pin="6"/><net_sink comp="1206" pin=0"/></net>

<net id="1211"><net_src comp="82" pin="0"/><net_sink comp="1206" pin=1"/></net>

<net id="1216"><net_src comp="1206" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1217"><net_src comp="148" pin="0"/><net_sink comp="1212" pin=1"/></net>

<net id="1223"><net_src comp="1212" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1224"><net_src comp="76" pin="0"/><net_sink comp="1218" pin=1"/></net>

<net id="1225"><net_src comp="1206" pin="2"/><net_sink comp="1218" pin=2"/></net>

<net id="1230"><net_src comp="150" pin="0"/><net_sink comp="1226" pin=0"/></net>

<net id="1231"><net_src comp="1198" pin="3"/><net_sink comp="1226" pin=1"/></net>

<net id="1236"><net_src comp="1226" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1237"><net_src comp="1190" pin="3"/><net_sink comp="1232" pin=1"/></net>

<net id="1241"><net_src comp="1232" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1247"><net_src comp="1130" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1248"><net_src comp="1134" pin="1"/><net_sink comp="1242" pin=1"/></net>

<net id="1249"><net_src comp="1146" pin="1"/><net_sink comp="1242" pin=2"/></net>

<net id="1250"><net_src comp="1242" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1251"><net_src comp="1242" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1255"><net_src comp="900" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1260"><net_src comp="904" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1265"><net_src comp="908" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1270"><net_src comp="912" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="1275"><net_src comp="916" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1280"><net_src comp="920" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1285"><net_src comp="924" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1290"><net_src comp="928" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1295"><net_src comp="932" pin="1"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1300"><net_src comp="936" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1305"><net_src comp="940" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1310"><net_src comp="944" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1315"><net_src comp="948" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1320"><net_src comp="952" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1325"><net_src comp="956" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1330"><net_src comp="960" pin="1"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1335"><net_src comp="964" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1340"><net_src comp="968" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1345"><net_src comp="972" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1350"><net_src comp="976" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1355"><net_src comp="980" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1360"><net_src comp="984" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1365"><net_src comp="988" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1370"><net_src comp="992" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1375"><net_src comp="996" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1380"><net_src comp="152" pin="3"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1385"><net_src comp="165" pin="3"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1390"><net_src comp="1006" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="1395"><net_src comp="1012" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1399"><net_src comp="1190" pin="3"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="1404"><net_src comp="1198" pin="3"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="1409"><net_src comp="1218" pin="3"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="562" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outidx | {}
	Port: w2 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed | {}
 - Input state : 
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : outidx | {2 3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : w2 | {2 3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14 | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13 | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12 | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11 | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10 | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9 | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8 | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7 | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6 | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5 | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4 | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3 | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2 | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1 | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed | {2 }
  - Chain level:
	State 1
	State 2
		zext_ln135 : 1
		outidx_addr : 2
		out_index : 3
		w2_addr : 2
		w : 3
		w_index : 1
		icmp_ln135 : 1
		br_ln135 : 2
	State 3
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120 : 1
		trunc_ln135 : 1
		a : 2
		zext_ln145 : 3
		sext_ln73 : 1
		mul_ln73 : 4
		select_ln144 : 1
		sext_ln144 : 2
		sext_ln144_1 : 5
		add_ln144 : 6
		icmp_ln144 : 7
		select_ln144_1 : 1
		select_ln144_2 : 1
		acc_3 : 8
		acc_2 : 8
		acc : 7
		acc_5 : 9
		acc_4 : 9
		in_index_1 : 1
		icmp_ln154 : 2
		in_index : 3
		mrv_i : 10
		mrv_1_i : 11
		return_ln166 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |  select_ln144_fu_1138  |    0    |    0    |    20   |
|          | select_ln144_1_fu_1155 |    0    |    0    |    20   |
|          | select_ln144_2_fu_1163 |    0    |    0    |    20   |
|  select  |      acc_3_fu_1171     |    0    |    0    |    20   |
|          |      acc_2_fu_1179     |    0    |    0    |    20   |
|          |      acc_5_fu_1190     |    0    |    0    |    20   |
|          |      acc_4_fu_1198     |    0    |    0    |    20   |
|          |    in_index_fu_1218    |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
| sparsemux|        a_fu_1022       |    0    |    0    |   123   |
|----------|------------------------|---------|---------|---------|
|          |   icmp_ln135_fu_1012   |    0    |    0    |    14   |
|   icmp   |   icmp_ln144_fu_1150   |    0    |    0    |    28   |
|          |   icmp_ln154_fu_1212   |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|    add   |     w_index_fu_1006    |    0    |    0    |    14   |
|          |   in_index_1_fu_1206   |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_1242      |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |   zext_ln135_fu_1000   |    0    |    0    |    0    |
|          |   zext_ln145_fu_1130   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |   trunc_ln135_fu_1018  |    0    |    0    |    0    |
|          |       acc_fu_1187      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |    sext_ln73_fu_1134   |    0    |    0    |    0    |
|          |   sext_ln144_fu_1146   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|insertvalue|      mrv_i_fu_1226     |    0    |    0    |    0    |
|          |     mrv_1_i_fu_1232    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|  return  |  return_ln166_fu_1238  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |    0    |   429   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------------------------------+--------+
|                                                                                             |   FF   |
+---------------------------------------------------------------------------------------------+--------+
|                                        acc12_reg_572                                        |   20   |
|                                       acc_110_reg_586                                       |   20   |
|                                        acc_4_reg_1401                                       |   20   |
|                                        acc_5_reg_1396                                       |   20   |
|                                       do_init_reg_178                                       |    1   |
|                                     icmp_ln135_reg_1392                                     |    1   |
|                                      in_index14_reg_558                                     |   32   |
|                                      in_index_reg_1406                                      |   32   |
|                                     outidx_addr_reg_1377                                    |    6   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_reg_600|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_reg_612|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_reg_624|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_reg_636|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_reg_648|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_reg_660|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_reg_672|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_reg_684|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_reg_696|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_reg_708|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_reg_720|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_reg_732|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_reg_744|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_reg_756|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_reg_768|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_42_reg_1302|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_43_reg_1307|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_44_reg_1312|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_45_reg_1317|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_46_reg_1322|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_47_reg_1327|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_48_reg_1332|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_49_reg_1337|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_50_reg_1342|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_51_reg_1347|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_52_reg_1352|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_53_reg_1357|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_54_reg_1362|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_55_reg_1367|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_56_reg_1372|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_57_reg_208|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_58_reg_222|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_59_reg_236|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_60_reg_250|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_61_reg_264|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_62_reg_278|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_63_reg_292|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_64_reg_306|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_65_reg_320|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_66_reg_334|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_67_reg_348|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_68_reg_362|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_69_reg_376|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_70_reg_390|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_71_reg_404|    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_780    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_792    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_804    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114_reg_816    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115_reg_828    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116_reg_840    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117_reg_852    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118_reg_864    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119_reg_876    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120_reg_888    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_121_reg_1252   |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_122_reg_1257   |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_123_reg_1262   |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_124_reg_1267   |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_125_reg_1272   |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_126_reg_1277   |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_127_reg_1282   |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_128_reg_1287   |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_129_reg_1292   |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_130_reg_1297   |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_131_reg_418    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_132_reg_432    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_133_reg_446    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_134_reg_460    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_135_reg_474    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_136_reg_488    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_137_reg_502    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_138_reg_516    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_139_reg_530    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_140_reg_544    |    8   |
|                                       w2_addr_reg_1382                                      |    6   |
|                                      w_index13_reg_194                                      |    6   |
|                                       w_index_reg_1387                                      |    6   |
+---------------------------------------------------------------------------------------------+--------+
|                                            Total                                            |   770  |
+---------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_159 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_172 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|  do_init_reg_178  |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   26   ||   4.83  ||    0    ||    27   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   429  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    0   |   27   |
|  Register |    -   |    -   |   770  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   770  |   456  |
+-----------+--------+--------+--------+--------+
