Path: news.gmane.org!not-for-mail
From: Robert Richter <robert.richter@amd.com>
Newsgroups: gmane.linux.kernel
Subject: =?UTF-8?q?=5BPATCH=206/6=5D=20perf=2C=20tools=3A=20Document=20precise=20event=20sampling=20for=20AMD=20IBS?=
Date: Tue, 7 Aug 2012 19:43:16 +0200
Lines: 80
Approved: news@gmane.org
Message-ID: <1344361396-7237-7-git-send-email-robert.richter@amd.com>
References: <1344361396-7237-1-git-send-email-robert.richter@amd.com>
NNTP-Posting-Host: plane.gmane.org
Mime-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: QUOTED-PRINTABLE
X-Trace: dough.gmane.org 1344361544 23855 80.91.229.3 (7 Aug 2012 17:45:44 GMT)
X-Complaints-To: usenet@dough.gmane.org
NNTP-Posting-Date: Tue, 7 Aug 2012 17:45:44 +0000 (UTC)
Cc: Ingo Molnar <mingo@kernel.org>,
	LKML <linux-kernel@vger.kernel.org>,
	Robert Richter <robert.richter@amd.com>
To: Arnaldo Carvalho de Melo <acme@redhat.com>
Original-X-From: linux-kernel-owner@vger.kernel.org Tue Aug 07 19:45:44 2012
Return-path: <linux-kernel-owner@vger.kernel.org>
Envelope-to: glk-linux-kernel-3@plane.gmane.org
Original-Received: from vger.kernel.org ([209.132.180.67])
	by plane.gmane.org with esmtp (Exim 4.69)
	(envelope-from <linux-kernel-owner@vger.kernel.org>)
	id 1Synqg-000563-LL
	for glk-linux-kernel-3@plane.gmane.org; Tue, 07 Aug 2012 19:45:43 +0200
Original-Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1755899Ab2HGRon convert rfc822-to-quoted-printable (ORCPT
	<rfc822;glk-linux-kernel-3@m.gmane.org>);
	Tue, 7 Aug 2012 13:44:43 -0400
Original-Received: from db3ehsobe001.messaging.microsoft.com ([213.199.154.139]:47605
	"EHLO db3outboundpool.messaging.microsoft.com" rhost-flags-OK-OK-OK-OK)
	by vger.kernel.org with ESMTP id S1755680Ab2HGRog convert rfc822-to-8bit
	(ORCPT <rfc822;linux-kernel@vger.kernel.org>);
	Tue, 7 Aug 2012 13:44:36 -0400
Original-Received: from mail3-db3-R.bigfish.com (10.3.81.248) by
 DB3EHSOBE002.bigfish.com (10.3.84.22) with Microsoft SMTP Server id
 14.1.225.23; Tue, 7 Aug 2012 17:44:35 +0000
Original-Received: from mail3-db3 (localhost [127.0.0.1])	by mail3-db3-R.bigfish.com
 (Postfix) with ESMTP id 8EB6C34036F;	Tue,  7 Aug 2012 17:44:35 +0000 (UTC)
X-Forefront-Antispam-Report: CIP:163.181.249.109;KIP:(null);UIP:(null);IPV:NLI;H:ausb3twp02.amd.com;RD:none;EFVD:NLI
X-SpamScore: 0
X-BigFish: VPS0(z3e12hzc89bhzz1202hzz8275bhz2dh668h839h93fhd24he5bhf0ah)
Original-Received: from mail3-db3 (localhost.localdomain [127.0.0.1]) by mail3-db3
 (MessageSwitch) id 1344361473710776_31478; Tue,  7 Aug 2012 17:44:33 +0000
 (UTC)
Original-Received: from DB3EHSMHS007.bigfish.com (unknown [10.3.81.251])	by
 mail3-db3.bigfish.com (Postfix) with ESMTP id AB963A00F1;	Tue,  7 Aug 2012
 17:44:33 +0000 (UTC)
Original-Received: from ausb3twp02.amd.com (163.181.249.109) by
 DB3EHSMHS007.bigfish.com (10.3.87.107) with Microsoft SMTP Server id
 14.1.225.23; Tue, 7 Aug 2012 17:44:33 +0000
X-WSS-ID: 0M8EBY6-02-01M-02
X-M-MSG: 
Original-Received: from sausexedgep02.amd.com (sausexedgep02-ext.amd.com
 [163.181.249.73])	(using TLSv1 with cipher AES128-SHA (128/128 bits))	(No
 client certificate requested)	by ausb3twp02.amd.com (Axway MailGate 3.8.1)
 with ESMTP id 24283C8109;	Tue,  7 Aug 2012 12:44:30 -0500 (CDT)
Original-Received: from SAUSEXDAG02.amd.com (163.181.55.2) by sausexedgep02.amd.com
 (163.181.36.59) with Microsoft SMTP Server (TLS) id 8.3.192.1; Tue, 7 Aug
 2012 12:44:39 -0500
Original-Received: from storexhtp01.amd.com (172.24.4.3) by sausexdag02.amd.com
 (163.181.55.2) with Microsoft SMTP Server (TLS) id 14.1.323.3; Tue, 7 Aug
 2012 12:44:30 -0500
Original-Received: from gwo.osrc.amd.com (165.204.16.204) by storexhtp01.amd.com
 (172.24.4.3) with Microsoft SMTP Server id 8.3.213.0; Tue, 7 Aug 2012
 13:44:29 -0400
Original-Received: from erda.amd.com (erda.osrc.amd.com [165.204.15.17])	by
 gwo.osrc.amd.com (Postfix) with ESMTP id 4491049C6DD;	Tue,  7 Aug 2012
 18:44:27 +0100 (BST)
Original-Received: by erda.amd.com (Postfix, from userid 35569)	id 403E183BB; Tue,  7
 Aug 2012 19:44:27 +0200 (CEST)
X-Mailer: git-send-email 1.7.8.4
In-Reply-To: <1344361396-7237-1-git-send-email-robert.richter@amd.com>
X-OriginatorOrg: amd.com
Original-Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
Xref: news.gmane.org gmane.linux.kernel:1339217
Archived-At: <http://permalink.gmane.org/gmane.linux.kernel/1339217>

Updating man perf-list.

Signed-off-by: Robert Richter <robert.richter@amd.com>
---
 tools/perf/Documentation/perf-list.txt |   42 ++++++++++++++++++++++--=
-------
 1 files changed, 30 insertions(+), 12 deletions(-)

diff --git a/tools/perf/Documentation/perf-list.txt b/tools/perf/Docume=
ntation/perf-list.txt
index 232be51..d1e39dc 100644
--- a/tools/perf/Documentation/perf-list.txt
+++ b/tools/perf/Documentation/perf-list.txt
@@ -20,20 +20,38 @@ EVENT MODIFIERS
 ---------------
=20
 Events can optionally have a modifer by appending a colon and one or
-more modifiers.  Modifiers allow the user to restrict when events are
-counted with 'u' for user-space, 'k' for kernel, 'h' for hypervisor.
-Additional modifiers are 'G' for guest counting (in KVM guests) and 'H=
'
-for host counting (not in KVM guests).
+more modifiers. Modifiers allow the user to restrict the events to be
+counted. The following modifiers exist:
+
+ u - user-space counting
+ k - kernel counting
+ h - hypervisor counting
+ G - guest counting (in KVM guests)
+ H - host counting (not in KVM guests)
+ p - precise level
=20
 The 'p' modifier can be used for specifying how precise the instructio=
n
-address should be. The 'p' modifier is currently only implemented for
-Intel PEBS and can be specified multiple times:
-  0 - SAMPLE_IP can have arbitrary skid
-  1 - SAMPLE_IP must have constant skid
-  2 - SAMPLE_IP requested to have 0 skid
-  3 - SAMPLE_IP must have 0 skid
+address should be. The 'p' modifier can be specified multiple times:
+
+ 0 - SAMPLE_IP can have arbitrary skid
+ 1 - SAMPLE_IP must have constant skid
+ 2 - SAMPLE_IP requested to have 0 skid
+ 3 - SAMPLE_IP must have 0 skid
+
+For Intel systems precise event sampling is implemented with PEBS
+which supports up to precise-level 2.
+
+On AMD systems it is implemented using IBS (up to precise-level 2).
+The precise modifier works with event types 0x76 (cpu-cycles, CPU
+clocks not halted) and 0xC1 (micro-ops retired). Both events map to
+IBS execution sampling (IBS op) with the IBS Op Counter Control bit
+(IbsOpCntCtl) set respectively (see AMD64 Architecture Programmer=E2=80=
=99s
+Manual Volume 2: System Programming, 13.3 Instruction-Based
+Sampling). Examples to use IBS:
=20
-The PEBS implementation now supports up to 2.
+ perf record -a -e cpu-cycles:p ...    # use ibs op counting cycles
+ perf record -a -e r076:p ...          # same as -e cpu-cycles:p
+ perf record -a -e r0C1:p ...          # use ibs op counting micro-ops
=20
 RAW HARDWARE EVENT DESCRIPTOR
 -----------------------------
@@ -97,4 +115,4 @@ SEE ALSO
 linkperf:perf-stat[1], linkperf:perf-top[1],
 linkperf:perf-record[1],
 http://www.intel.com/Assets/PDF/manual/253669.pdf[Intel=C2=AE 64 and I=
A-32 Architectures Software Developer's Manual Volume 3B: System Progra=
mming Guide],
-http://support.amd.com/us/Processor_TechDocs/24593.pdf[AMD64 Architect=
ure Programmer=E2=80=99s Manual Volume 2: System Programming]
+http://support.amd.com/us/Processor_TechDocs/24593_APM_v2.pdf[AMD64 Ar=
chitecture Programmer=E2=80=99s Manual Volume 2: System Programming]
--=20
1.7.8.4


