Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Wed Dec  2 18:27:11 2020
| Host         : LAPTOP-D1KU5EN8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.453        0.000                      0                  851        0.133        0.000                      0                  851        4.500        0.000                       0                   371  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.453        0.000                      0                  851        0.133        0.000                      0                  851        4.500        0.000                       0                   371  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 game/random_position/M_rednum_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/M_redpos_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 2.207ns (45.169%)  route 2.679ns (54.831%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.547     5.131    game/random_position/clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  game/random_position/M_rednum_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  game/random_position/M_rednum_q_reg[1]/Q
                         net (fo=2, routed)           0.469     6.118    game/random_position/alumod1/adder/Q[1]
    SLICE_X55Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.242 r  game/random_position/alumod1/adder/M_redpos_q[15]_i_12/O
                         net (fo=1, routed)           0.000     6.242    game/random_position/alumod1/adder/M_redpos_q[15]_i_12_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.792 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.792    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.906    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.020    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_9_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.354 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_8/O[1]
                         net (fo=1, routed)           0.815     8.169    game/random_position/M_alumod1_alu[13]
    SLICE_X56Y73         LUT4 (Prop_lut4_I0_O)        0.303     8.472 r  game/random_position/M_redpos_q[15]_i_4/O
                         net (fo=4, routed)           0.673     9.145    game/random_position/M_redpos_q[15]_i_4_n_0
    SLICE_X56Y71         LUT5 (Prop_lut5_I2_O)        0.150     9.295 r  game/random_position/M_redpos_q[7]_i_1__0/O
                         net (fo=4, routed)           0.723    10.017    game/random_position/M_redpos_q[7]_i_1__0_n_0
    SLICE_X58Y71         FDRE                                         r  game/random_position/M_redpos_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.496    14.900    game/random_position/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  game/random_position/M_redpos_q_reg[4]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X58Y71         FDRE (Setup_fdre_C_R)       -0.653    14.470    game/random_position/M_redpos_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 game/random_position/M_rednum_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/M_redpos_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 2.207ns (45.169%)  route 2.679ns (54.831%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.547     5.131    game/random_position/clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  game/random_position/M_rednum_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  game/random_position/M_rednum_q_reg[1]/Q
                         net (fo=2, routed)           0.469     6.118    game/random_position/alumod1/adder/Q[1]
    SLICE_X55Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.242 r  game/random_position/alumod1/adder/M_redpos_q[15]_i_12/O
                         net (fo=1, routed)           0.000     6.242    game/random_position/alumod1/adder/M_redpos_q[15]_i_12_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.792 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.792    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.906    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.020    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_9_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.354 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_8/O[1]
                         net (fo=1, routed)           0.815     8.169    game/random_position/M_alumod1_alu[13]
    SLICE_X56Y73         LUT4 (Prop_lut4_I0_O)        0.303     8.472 r  game/random_position/M_redpos_q[15]_i_4/O
                         net (fo=4, routed)           0.673     9.145    game/random_position/M_redpos_q[15]_i_4_n_0
    SLICE_X56Y71         LUT5 (Prop_lut5_I2_O)        0.150     9.295 r  game/random_position/M_redpos_q[7]_i_1__0/O
                         net (fo=4, routed)           0.723    10.017    game/random_position/M_redpos_q[7]_i_1__0_n_0
    SLICE_X58Y71         FDRE                                         r  game/random_position/M_redpos_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.496    14.900    game/random_position/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  game/random_position/M_redpos_q_reg[5]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X58Y71         FDRE (Setup_fdre_C_R)       -0.653    14.470    game/random_position/M_redpos_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 game/random_position/M_rednum_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/M_redpos_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 2.207ns (45.169%)  route 2.679ns (54.831%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.547     5.131    game/random_position/clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  game/random_position/M_rednum_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  game/random_position/M_rednum_q_reg[1]/Q
                         net (fo=2, routed)           0.469     6.118    game/random_position/alumod1/adder/Q[1]
    SLICE_X55Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.242 r  game/random_position/alumod1/adder/M_redpos_q[15]_i_12/O
                         net (fo=1, routed)           0.000     6.242    game/random_position/alumod1/adder/M_redpos_q[15]_i_12_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.792 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.792    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.906    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.020    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_9_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.354 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_8/O[1]
                         net (fo=1, routed)           0.815     8.169    game/random_position/M_alumod1_alu[13]
    SLICE_X56Y73         LUT4 (Prop_lut4_I0_O)        0.303     8.472 r  game/random_position/M_redpos_q[15]_i_4/O
                         net (fo=4, routed)           0.673     9.145    game/random_position/M_redpos_q[15]_i_4_n_0
    SLICE_X56Y71         LUT5 (Prop_lut5_I2_O)        0.150     9.295 r  game/random_position/M_redpos_q[7]_i_1__0/O
                         net (fo=4, routed)           0.723    10.017    game/random_position/M_redpos_q[7]_i_1__0_n_0
    SLICE_X58Y71         FDRE                                         r  game/random_position/M_redpos_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.496    14.900    game/random_position/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  game/random_position/M_redpos_q_reg[6]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X58Y71         FDRE (Setup_fdre_C_R)       -0.653    14.470    game/random_position/M_redpos_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 game/random_position/M_rednum_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/M_redpos_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 2.207ns (45.169%)  route 2.679ns (54.831%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.547     5.131    game/random_position/clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  game/random_position/M_rednum_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  game/random_position/M_rednum_q_reg[1]/Q
                         net (fo=2, routed)           0.469     6.118    game/random_position/alumod1/adder/Q[1]
    SLICE_X55Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.242 r  game/random_position/alumod1/adder/M_redpos_q[15]_i_12/O
                         net (fo=1, routed)           0.000     6.242    game/random_position/alumod1/adder/M_redpos_q[15]_i_12_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.792 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.792    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.906    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.020    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_9_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.354 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_8/O[1]
                         net (fo=1, routed)           0.815     8.169    game/random_position/M_alumod1_alu[13]
    SLICE_X56Y73         LUT4 (Prop_lut4_I0_O)        0.303     8.472 r  game/random_position/M_redpos_q[15]_i_4/O
                         net (fo=4, routed)           0.673     9.145    game/random_position/M_redpos_q[15]_i_4_n_0
    SLICE_X56Y71         LUT5 (Prop_lut5_I2_O)        0.150     9.295 r  game/random_position/M_redpos_q[7]_i_1__0/O
                         net (fo=4, routed)           0.723    10.017    game/random_position/M_redpos_q[7]_i_1__0_n_0
    SLICE_X58Y71         FDRE                                         r  game/random_position/M_redpos_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.496    14.900    game/random_position/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  game/random_position/M_redpos_q_reg[7]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X58Y71         FDRE (Setup_fdre_C_R)       -0.653    14.470    game/random_position/M_redpos_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 game/random_position/M_rednum_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/M_redpos_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 2.205ns (45.094%)  route 2.685ns (54.906%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.547     5.131    game/random_position/clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  game/random_position/M_rednum_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  game/random_position/M_rednum_q_reg[1]/Q
                         net (fo=2, routed)           0.469     6.118    game/random_position/alumod1/adder/Q[1]
    SLICE_X55Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.242 r  game/random_position/alumod1/adder/M_redpos_q[15]_i_12/O
                         net (fo=1, routed)           0.000     6.242    game/random_position/alumod1/adder/M_redpos_q[15]_i_12_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.792 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.792    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.906    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.020    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_9_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.354 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_8/O[1]
                         net (fo=1, routed)           0.815     8.169    game/random_position/M_alumod1_alu[13]
    SLICE_X56Y73         LUT4 (Prop_lut4_I0_O)        0.303     8.472 r  game/random_position/M_redpos_q[15]_i_4/O
                         net (fo=4, routed)           0.675     9.147    game/random_position/M_redpos_q[15]_i_4_n_0
    SLICE_X56Y71         LUT5 (Prop_lut5_I1_O)        0.148     9.295 r  game/random_position/M_redpos_q[15]_i_1/O
                         net (fo=4, routed)           0.726    10.021    game/random_position/M_redpos_q[15]_i_1_n_0
    SLICE_X61Y72         FDRE                                         r  game/random_position/M_redpos_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.494    14.898    game/random_position/clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  game/random_position/M_redpos_q_reg[12]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X61Y72         FDRE (Setup_fdre_C_R)       -0.633    14.488    game/random_position/M_redpos_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 game/random_position/M_rednum_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/M_redpos_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 2.205ns (45.094%)  route 2.685ns (54.906%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.547     5.131    game/random_position/clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  game/random_position/M_rednum_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  game/random_position/M_rednum_q_reg[1]/Q
                         net (fo=2, routed)           0.469     6.118    game/random_position/alumod1/adder/Q[1]
    SLICE_X55Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.242 r  game/random_position/alumod1/adder/M_redpos_q[15]_i_12/O
                         net (fo=1, routed)           0.000     6.242    game/random_position/alumod1/adder/M_redpos_q[15]_i_12_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.792 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.792    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.906    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.020    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_9_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.354 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_8/O[1]
                         net (fo=1, routed)           0.815     8.169    game/random_position/M_alumod1_alu[13]
    SLICE_X56Y73         LUT4 (Prop_lut4_I0_O)        0.303     8.472 r  game/random_position/M_redpos_q[15]_i_4/O
                         net (fo=4, routed)           0.675     9.147    game/random_position/M_redpos_q[15]_i_4_n_0
    SLICE_X56Y71         LUT5 (Prop_lut5_I1_O)        0.148     9.295 r  game/random_position/M_redpos_q[15]_i_1/O
                         net (fo=4, routed)           0.726    10.021    game/random_position/M_redpos_q[15]_i_1_n_0
    SLICE_X61Y72         FDRE                                         r  game/random_position/M_redpos_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.494    14.898    game/random_position/clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  game/random_position/M_redpos_q_reg[13]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X61Y72         FDRE (Setup_fdre_C_R)       -0.633    14.488    game/random_position/M_redpos_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 game/random_position/M_rednum_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/M_redpos_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 2.205ns (45.094%)  route 2.685ns (54.906%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.547     5.131    game/random_position/clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  game/random_position/M_rednum_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  game/random_position/M_rednum_q_reg[1]/Q
                         net (fo=2, routed)           0.469     6.118    game/random_position/alumod1/adder/Q[1]
    SLICE_X55Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.242 r  game/random_position/alumod1/adder/M_redpos_q[15]_i_12/O
                         net (fo=1, routed)           0.000     6.242    game/random_position/alumod1/adder/M_redpos_q[15]_i_12_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.792 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.792    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.906    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.020    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_9_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.354 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_8/O[1]
                         net (fo=1, routed)           0.815     8.169    game/random_position/M_alumod1_alu[13]
    SLICE_X56Y73         LUT4 (Prop_lut4_I0_O)        0.303     8.472 r  game/random_position/M_redpos_q[15]_i_4/O
                         net (fo=4, routed)           0.675     9.147    game/random_position/M_redpos_q[15]_i_4_n_0
    SLICE_X56Y71         LUT5 (Prop_lut5_I1_O)        0.148     9.295 r  game/random_position/M_redpos_q[15]_i_1/O
                         net (fo=4, routed)           0.726    10.021    game/random_position/M_redpos_q[15]_i_1_n_0
    SLICE_X61Y72         FDRE                                         r  game/random_position/M_redpos_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.494    14.898    game/random_position/clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  game/random_position/M_redpos_q_reg[14]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X61Y72         FDRE (Setup_fdre_C_R)       -0.633    14.488    game/random_position/M_redpos_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 game/random_position/M_rednum_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/M_redpos_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 2.181ns (43.749%)  route 2.804ns (56.251%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.547     5.131    game/random_position/clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  game/random_position/M_rednum_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  game/random_position/M_rednum_q_reg[1]/Q
                         net (fo=2, routed)           0.469     6.118    game/random_position/alumod1/adder/Q[1]
    SLICE_X55Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.242 r  game/random_position/alumod1/adder/M_redpos_q[15]_i_12/O
                         net (fo=1, routed)           0.000     6.242    game/random_position/alumod1/adder/M_redpos_q[15]_i_12_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.792 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.792    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.906    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.020    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_9_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.354 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_8/O[1]
                         net (fo=1, routed)           0.815     8.169    game/random_position/M_alumod1_alu[13]
    SLICE_X56Y73         LUT4 (Prop_lut4_I0_O)        0.303     8.472 r  game/random_position/M_redpos_q[15]_i_4/O
                         net (fo=4, routed)           0.675     9.147    game/random_position/M_redpos_q[15]_i_4_n_0
    SLICE_X56Y71         LUT5 (Prop_lut5_I2_O)        0.124     9.271 r  game/random_position/M_redpos_q[11]_i_1__0/O
                         net (fo=4, routed)           0.846    10.116    game/random_position/M_redpos_q[11]_i_1__0_n_0
    SLICE_X58Y72         FDRE                                         r  game/random_position/M_redpos_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.494    14.898    game/random_position/clk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  game/random_position/M_redpos_q_reg[10]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X58Y72         FDRE (Setup_fdre_C_R)       -0.429    14.692    game/random_position/M_redpos_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  4.575    

Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 game/random_position/M_rednum_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/M_redpos_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 2.181ns (43.749%)  route 2.804ns (56.251%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.547     5.131    game/random_position/clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  game/random_position/M_rednum_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  game/random_position/M_rednum_q_reg[1]/Q
                         net (fo=2, routed)           0.469     6.118    game/random_position/alumod1/adder/Q[1]
    SLICE_X55Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.242 r  game/random_position/alumod1/adder/M_redpos_q[15]_i_12/O
                         net (fo=1, routed)           0.000     6.242    game/random_position/alumod1/adder/M_redpos_q[15]_i_12_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.792 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.792    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.906    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.020    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_9_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.354 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_8/O[1]
                         net (fo=1, routed)           0.815     8.169    game/random_position/M_alumod1_alu[13]
    SLICE_X56Y73         LUT4 (Prop_lut4_I0_O)        0.303     8.472 r  game/random_position/M_redpos_q[15]_i_4/O
                         net (fo=4, routed)           0.675     9.147    game/random_position/M_redpos_q[15]_i_4_n_0
    SLICE_X56Y71         LUT5 (Prop_lut5_I2_O)        0.124     9.271 r  game/random_position/M_redpos_q[11]_i_1__0/O
                         net (fo=4, routed)           0.846    10.116    game/random_position/M_redpos_q[11]_i_1__0_n_0
    SLICE_X58Y72         FDRE                                         r  game/random_position/M_redpos_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.494    14.898    game/random_position/clk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  game/random_position/M_redpos_q_reg[11]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X58Y72         FDRE (Setup_fdre_C_R)       -0.429    14.692    game/random_position/M_redpos_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  4.575    

Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 game/random_position/M_rednum_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/M_redpos_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 2.181ns (43.749%)  route 2.804ns (56.251%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.547     5.131    game/random_position/clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  game/random_position/M_rednum_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  game/random_position/M_rednum_q_reg[1]/Q
                         net (fo=2, routed)           0.469     6.118    game/random_position/alumod1/adder/Q[1]
    SLICE_X55Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.242 r  game/random_position/alumod1/adder/M_redpos_q[15]_i_12/O
                         net (fo=1, routed)           0.000     6.242    game/random_position/alumod1/adder/M_redpos_q[15]_i_12_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.792 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.792    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_6_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.906    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_7_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.020    game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_9_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.354 r  game/random_position/alumod1/adder/M_redpos_q_reg[15]_i_8/O[1]
                         net (fo=1, routed)           0.815     8.169    game/random_position/M_alumod1_alu[13]
    SLICE_X56Y73         LUT4 (Prop_lut4_I0_O)        0.303     8.472 r  game/random_position/M_redpos_q[15]_i_4/O
                         net (fo=4, routed)           0.675     9.147    game/random_position/M_redpos_q[15]_i_4_n_0
    SLICE_X56Y71         LUT5 (Prop_lut5_I2_O)        0.124     9.271 r  game/random_position/M_redpos_q[11]_i_1__0/O
                         net (fo=4, routed)           0.846    10.116    game/random_position/M_redpos_q[11]_i_1__0_n_0
    SLICE_X58Y72         FDRE                                         r  game/random_position/M_redpos_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.494    14.898    game/random_position/clk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  game/random_position/M_redpos_q_reg[8]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X58Y72         FDRE (Setup_fdre_C_R)       -0.429    14.692    game/random_position/M_redpos_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  4.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 game/random_position/random/M_x_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_w_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.810%)  route 0.080ns (30.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.556     1.500    game/random_position/random/clk_IBUF_BUFG
    SLICE_X51Y69         FDRE                                         r  game/random_position/random/M_x_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  game/random_position/random/M_x_q_reg[3]/Q
                         net (fo=3, routed)           0.080     1.721    game/random_position/random/M_x_q[3]
    SLICE_X50Y69         LUT5 (Prop_lut5_I1_O)        0.045     1.766 r  game/random_position/random/M_w_q[14]_i_1/O
                         net (fo=1, routed)           0.000     1.766    game/random_position/random/M_w_d0__68[14]
    SLICE_X50Y69         FDRE                                         r  game/random_position/random/M_w_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.824     2.014    game/random_position/random/clk_IBUF_BUFG
    SLICE_X50Y69         FDRE                                         r  game/random_position/random/M_w_q_reg[14]/C
                         clock pessimism             -0.502     1.513    
    SLICE_X50Y69         FDRE (Hold_fdre_C_D)         0.120     1.633    game/random_position/random/M_w_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 game/random_position/random/M_w_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_z_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.559     1.503    game/random_position/random/clk_IBUF_BUFG
    SLICE_X48Y66         FDRE                                         r  game/random_position/random/M_w_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  game/random_position/random/M_w_q_reg[18]/Q
                         net (fo=2, routed)           0.076     1.720    game/random_position/random/M_w_q_reg_n_0_[18]
    SLICE_X48Y66         FDRE                                         r  game/random_position/random/M_z_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.826     2.016    game/random_position/random/clk_IBUF_BUFG
    SLICE_X48Y66         FDRE                                         r  game/random_position/random/M_z_q_reg[18]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X48Y66         FDRE (Hold_fdre_C_D)         0.075     1.578    game/random_position/random/M_z_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 game/random_position/random/M_w_q_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_z_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.524%)  route 0.081ns (36.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.559     1.503    game/random_position/random/clk_IBUF_BUFG
    SLICE_X48Y66         FDSE                                         r  game/random_position/random/M_w_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  game/random_position/random/M_w_q_reg[26]/Q
                         net (fo=3, routed)           0.081     1.725    game/random_position/random/M_w_q_reg_n_0_[26]
    SLICE_X48Y66         FDRE                                         r  game/random_position/random/M_z_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.826     2.016    game/random_position/random/clk_IBUF_BUFG
    SLICE_X48Y66         FDRE                                         r  game/random_position/random/M_z_q_reg[26]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X48Y66         FDRE (Hold_fdre_C_D)         0.071     1.574    game/random_position/random/M_z_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 game/random_position/random/M_x_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_w_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.558     1.502    game/random_position/random/clk_IBUF_BUFG
    SLICE_X53Y67         FDRE                                         r  game/random_position/random/M_x_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  game/random_position/random/M_x_q_reg[27]/Q
                         net (fo=2, routed)           0.098     1.741    game/random_position/random/M_x_q[27]
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.045     1.786 r  game/random_position/random/M_w_q[19]_i_1/O
                         net (fo=1, routed)           0.000     1.786    game/random_position/random/M_w_d0__68[19]
    SLICE_X52Y67         FDRE                                         r  game/random_position/random/M_w_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.826     2.016    game/random_position/random/clk_IBUF_BUFG
    SLICE_X52Y67         FDRE                                         r  game/random_position/random/M_w_q_reg[19]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X52Y67         FDRE (Hold_fdre_C_D)         0.120     1.635    game/random_position/random/M_w_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game/random_position/random/M_x_q_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_w_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.559     1.503    game/random_position/random/clk_IBUF_BUFG
    SLICE_X53Y66         FDSE                                         r  game/random_position/random/M_x_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  game/random_position/random/M_x_q_reg[16]/Q
                         net (fo=4, routed)           0.099     1.743    game/random_position/random/M_x_q[16]
    SLICE_X52Y66         LUT5 (Prop_lut5_I0_O)        0.045     1.788 r  game/random_position/random/M_w_q[16]_i_1/O
                         net (fo=1, routed)           0.000     1.788    game/random_position/random/M_w_d0__68[16]
    SLICE_X52Y66         FDRE                                         r  game/random_position/random/M_w_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.827     2.017    game/random_position/random/clk_IBUF_BUFG
    SLICE_X52Y66         FDRE                                         r  game/random_position/random/M_w_q_reg[16]/C
                         clock pessimism             -0.502     1.516    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.120     1.636    game/random_position/random/M_w_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 game/random_position/random/M_x_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_w_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.558     1.502    game/random_position/random/clk_IBUF_BUFG
    SLICE_X53Y67         FDRE                                         r  game/random_position/random/M_x_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  game/random_position/random/M_x_q_reg[27]/Q
                         net (fo=2, routed)           0.102     1.745    game/random_position/random/M_x_q[27]
    SLICE_X52Y67         LUT3 (Prop_lut3_I0_O)        0.045     1.790 r  game/random_position/random/M_w_q[27]_i_1/O
                         net (fo=1, routed)           0.000     1.790    game/random_position/random/M_w_d0__68[27]
    SLICE_X52Y67         FDRE                                         r  game/random_position/random/M_w_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.826     2.016    game/random_position/random/clk_IBUF_BUFG
    SLICE_X52Y67         FDRE                                         r  game/random_position/random/M_w_q_reg[27]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X52Y67         FDRE (Hold_fdre_C_D)         0.121     1.636    game/random_position/random/M_w_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 game/random_position/random/M_x_q_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_w_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.557     1.501    game/random_position/random/clk_IBUF_BUFG
    SLICE_X53Y68         FDSE                                         r  game/random_position/random/M_x_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDSE (Prop_fdse_C_Q)         0.141     1.642 r  game/random_position/random/M_x_q_reg[11]/Q
                         net (fo=4, routed)           0.103     1.745    game/random_position/random/M_x_q[11]
    SLICE_X52Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  game/random_position/random/M_w_q[11]_i_1/O
                         net (fo=1, routed)           0.000     1.790    game/random_position/random/M_w_d0__68[11]
    SLICE_X52Y68         FDRE                                         r  game/random_position/random/M_w_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.825     2.015    game/random_position/random/clk_IBUF_BUFG
    SLICE_X52Y68         FDRE                                         r  game/random_position/random/M_w_q_reg[11]/C
                         clock pessimism             -0.502     1.514    
    SLICE_X52Y68         FDRE (Hold_fdre_C_D)         0.121     1.635    game/random_position/random/M_w_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 game/random_position/random/M_x_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_w_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.557     1.501    game/random_position/random/clk_IBUF_BUFG
    SLICE_X51Y68         FDSE                                         r  game/random_position/random/M_x_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.141     1.642 r  game/random_position/random/M_x_q_reg[1]/Q
                         net (fo=3, routed)           0.103     1.745    game/random_position/random/M_x_q[1]
    SLICE_X50Y68         LUT4 (Prop_lut4_I0_O)        0.045     1.790 r  game/random_position/random/M_w_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.790    game/random_position/random/M_w_d0__68[1]
    SLICE_X50Y68         FDRE                                         r  game/random_position/random/M_w_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.825     2.015    game/random_position/random/clk_IBUF_BUFG
    SLICE_X50Y68         FDRE                                         r  game/random_position/random/M_w_q_reg[1]/C
                         clock pessimism             -0.502     1.514    
    SLICE_X50Y68         FDRE (Hold_fdre_C_D)         0.121     1.635    game/random_position/random/M_w_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 game/random_position/random/M_z_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_y_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.559     1.503    game/random_position/random/clk_IBUF_BUFG
    SLICE_X48Y66         FDRE                                         r  game/random_position/random/M_z_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  game/random_position/random/M_z_q_reg[18]/Q
                         net (fo=1, routed)           0.059     1.690    game/random_position/random/M_z_q[18]
    SLICE_X49Y66         FDRE                                         r  game/random_position/random/M_y_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.826     2.016    game/random_position/random/clk_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  game/random_position/random/M_y_q_reg[18]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X49Y66         FDRE (Hold_fdre_C_D)         0.016     1.532    game/random_position/random/M_y_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 game/random_position/random/M_z_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_y_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.559     1.503    game/random_position/random/clk_IBUF_BUFG
    SLICE_X48Y66         FDRE                                         r  game/random_position/random/M_z_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  game/random_position/random/M_z_q_reg[26]/Q
                         net (fo=1, routed)           0.064     1.695    game/random_position/random/M_z_q[26]
    SLICE_X49Y66         FDRE                                         r  game/random_position/random/M_y_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.826     2.016    game/random_position/random/clk_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  game/random_position/random/M_y_q_reg[26]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X49Y66         FDRE (Hold_fdre_C_D)         0.019     1.535    game/random_position/random/M_y_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y70   game/M_bluepos_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y70   game/M_bluepos_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y74   game/M_bluepos_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y74   game/M_bluepos_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y74   game/M_bluepos_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y74   game/M_bluepos_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y70   game/M_bluepos_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y69   game/M_bluepos_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y69   game/M_bluepos_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   game/M_count_q_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   game/M_count_q_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   game/M_count_q_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   game/M_count_q_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   game/M_greenpos_q_reg[10]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   game/M_greenpos_q_reg[14]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   game/M_greenpos_q_reg[15]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   game/M_greenpos_q_reg[8]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y71   game/M_redpos_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y71   game/M_redpos_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y70   game/M_bluepos_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y70   game/M_bluepos_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y74   game/M_bluepos_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y74   game/M_bluepos_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y74   game/M_bluepos_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y74   game/M_bluepos_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y70   game/M_bluepos_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   game/M_bluepos_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   game/M_bluepos_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y70   game/M_bluepos_q_reg[3]/C



