// Seed: 1307206695
module module_0 (
    input tri id_0,
    input wor id_1,
    output supply1 id_2,
    output uwire id_3,
    output wor id_4,
    input uwire id_5,
    input wire id_6,
    input tri id_7,
    input tri0 id_8,
    input uwire id_9,
    input tri1 id_10,
    input wire id_11,
    input supply1 id_12,
    output wor id_13,
    input wor id_14,
    input supply1 id_15
);
  wire id_17;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input wire id_2,
    input supply1 id_3
    , id_8,
    input tri1 id_4,
    input tri1 id_5,
    inout wor id_6
);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_6,
      id_0,
      id_6,
      id_4,
      id_5,
      id_6,
      id_3,
      id_3,
      id_3,
      id_5,
      id_5,
      id_6,
      id_2,
      id_2
  );
endmodule
