#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000123dbd0 .scope module, "reg_file_test" "reg_file_test" 2 1;
 .timescale 0 0;
v00000000008cb390_0 .var "clk", 0 0;
v00000000008cb890_0 .var/i "i", 31 0;
v00000000008cb930_0 .net "read_data_1", 31 0, L_000000000087c6a0;  1 drivers
v00000000008cbb10_0 .net "read_data_2", 31 0, L_0000000000866c30;  1 drivers
v00000000008cb4d0_0 .var "read_reg_num_1", 4 0;
v00000000008cb070_0 .var "read_reg_num_2", 4 0;
v00000000008cb9d0_0 .var "rst", 0 0;
v00000000008cbcf0_0 .var "writeReg", 0 0;
v00000000008cb570_0 .var "write_data", 31 0;
v00000000008cba70_0 .var "write_reg_num", 4 0;
S_000000000123dd60 .scope module, "DUT" "reg_file" 2 9, 3 1 0, S_000000000123dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "writeReg";
    .port_info 3 /INPUT 5 "read_reg_num_1";
    .port_info 4 /INPUT 5 "read_reg_num_2";
    .port_info 5 /INPUT 5 "write_reg_num";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
L_000000000087c6a0 .functor BUFZ 32, L_00000000008cbed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000000866c30 .functor BUFZ 32, L_00000000008cbf70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000869180_0 .net *"_s0", 31 0, L_00000000008cbed0;  1 drivers
v0000000000874520_0 .net *"_s10", 6 0, L_00000000008cb1b0;  1 drivers
L_00000000008cc080 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000008745c0_0 .net *"_s13", 1 0, L_00000000008cc080;  1 drivers
v0000000000874660_0 .net *"_s2", 6 0, L_00000000008cbd90;  1 drivers
L_00000000008cc038 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000874700_0 .net *"_s5", 1 0, L_00000000008cc038;  1 drivers
v00000000008747a0_0 .net *"_s8", 31 0, L_00000000008cbf70;  1 drivers
v0000000000874840_0 .net "clk", 0 0, v00000000008cb390_0;  1 drivers
v00000000008cb7f0_0 .var/i "i", 31 0;
v00000000008cb430_0 .net "read_data_1", 31 0, L_000000000087c6a0;  alias, 1 drivers
v00000000008cbbb0_0 .net "read_data_2", 31 0, L_0000000000866c30;  alias, 1 drivers
v00000000008cb610_0 .net "read_reg_num_1", 4 0, v00000000008cb4d0_0;  1 drivers
v00000000008cbc50_0 .net "read_reg_num_2", 4 0, v00000000008cb070_0;  1 drivers
v00000000008cb2f0 .array "regfile", 0 31, 31 0;
v00000000008cbe30_0 .net "rst", 0 0, v00000000008cb9d0_0;  1 drivers
v00000000008cb110_0 .net "writeReg", 0 0, v00000000008cbcf0_0;  1 drivers
v00000000008cb6b0_0 .net "write_data", 31 0, v00000000008cb570_0;  1 drivers
v00000000008cb750_0 .net "write_reg_num", 4 0, v00000000008cba70_0;  1 drivers
E_0000000000865660/0 .event negedge, v00000000008cbe30_0;
E_0000000000865660/1 .event posedge, v0000000000874840_0;
E_0000000000865660 .event/or E_0000000000865660/0, E_0000000000865660/1;
L_00000000008cbed0 .array/port v00000000008cb2f0, L_00000000008cbd90;
L_00000000008cbd90 .concat [ 5 2 0 0], v00000000008cb4d0_0, L_00000000008cc038;
L_00000000008cbf70 .array/port v00000000008cb2f0, L_00000000008cb1b0;
L_00000000008cb1b0 .concat [ 5 2 0 0], v00000000008cb070_0, L_00000000008cc080;
    .scope S_000000000123dd60;
T_0 ;
    %wait E_0000000000865660;
    %load/vec4 v00000000008cbe30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008cb7f0_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000000008cb7f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000000008cb7f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000008cb2f0, 0, 4;
    %load/vec4 v00000000008cb7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008cb7f0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000008cb110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000000008cb6b0_0;
    %load/vec4 v00000000008cb750_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000008cb2f0, 4, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000123dbd0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008cb890_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_000000000123dbd0;
T_2 ;
    %vpi_call 2 12 "$dumpfile", "reg_file_out.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008cb390_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v00000000008cb390_0;
    %nor/r;
    %store/vec4 v00000000008cb390_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000000000123dbd0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008cb9d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008cb9d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008cb9d0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000000000123dbd0;
T_4 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000008cb4d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000008cb070_0, 0, 5;
    %delay 15, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000008cb4d0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000008cb070_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000008cb4d0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000000008cb070_0, 0, 5;
    %end;
    .thread T_4;
    .scope S_000000000123dbd0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008cbcf0_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008cbcf0_0, 0, 1;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v00000000008cb570_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000008cba70_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008cbcf0_0, 0, 1;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v00000000008cb570_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000008cba70_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008cbcf0_0, 0, 1;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v00000000008cb570_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000008cba70_0, 0, 5;
    %delay 10, 0;
    %delay 10, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_file_test.v";
    "reg_file.v";
