{"metadata":{"role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"!=","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"extendedModule":"Swift","externalID":"s:SQsE2neoiySbx_xtFZ::SYNTHESIZED::s:11VHDLParsing19ComponentDefinitionV","modules":[{"relatedModules":["Swift"],"name":"VHDLParsing"}],"title":"!=(_:_:)","symbolKind":"op","roleHeading":"Operator"},"kind":"symbol","abstract":[{"type":"text","text":"Inherited from "},{"type":"codeVoice","code":"Equatable.!=(_:_:)"},{"type":"text","text":"."}],"primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"!="},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"internalParam","text":"lhs"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":", "},{"kind":"internalParam","text":"rhs"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"platforms":["Linux"],"languages":["swift"]}],"kind":"declarations"}],"sections":[],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentDefinition\/!=(_:_:)","interfaceLanguage":"swift"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentDefinition","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentDefinition\/Equatable-Implementations"]]},"schemaVersion":{"minor":3,"patch":0,"major":0},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/componentdefinition\/!=(_:_:)"]}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/ComponentDefinition/Equatable-Implementations":{"role":"collectionGroup","type":"topic","kind":"article","title":"Equatable Implementations","url":"\/documentation\/vhdlparsing\/componentdefinition\/equatable-implementations","abstract":[],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentDefinition\/Equatable-Implementations"},"doc://VHDLParsing/documentation/VHDLParsing/ComponentDefinition/!=(_:_:)":{"kind":"symbol","abstract":[],"role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentDefinition\/!=(_:_:)","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"!="},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"typeIdentifier","text":"Self"},{"text":", ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"type":"topic","title":"!=(_:_:)","url":"\/documentation\/vhdlparsing\/componentdefinition\/!=(_:_:)"},"doc://VHDLParsing/documentation/VHDLParsing/ComponentDefinition":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/componentdefinition","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentDefinition","abstract":[{"text":"A definition of a ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" component that can be instantiated in the architecture body.","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ComponentDefinition"}],"type":"topic","title":"ComponentDefinition","navigatorTitle":[{"kind":"identifier","text":"ComponentDefinition"}]},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"}}}