library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity modulo_saida is
    port (
        clock  	: IN std_logic;
        end_alg   : IN std_logic;
        --addr    : in std_logic_vector(ADDR_WIDTH - 1 downto 0);
		  t_alg 		: IN std_logic_vector( 1 downto 0 );
        saida 		: OUT std_logic_vector( 15 downto 0 )
        
    );
end modulo_saida;

architecture arch of ram is
    
end arch;
