
---------- Begin Simulation Statistics ----------
final_tick                               170794403000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 399833                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662172                       # Number of bytes of host memory used
host_op_rate                                   400618                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   250.10                       # Real time elapsed on the host
host_tick_rate                              682892333                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.170794                       # Number of seconds simulated
sim_ticks                                170794403000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.707944                       # CPI: cycles per instruction
system.cpu.discardedOps                        191383                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        37625276                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.585499                       # IPC: instructions per cycle
system.cpu.numCycles                        170794403                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       133169127                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278667                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        566126                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1391                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           18                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       981644                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3730                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1964430                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3748                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485653                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735046                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80994                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104026                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101990                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.903233                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65409                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             708                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              420                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51040943                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51040943                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51041360                       # number of overall hits
system.cpu.dcache.overall_hits::total        51041360                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1033475                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1033475                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1041477                       # number of overall misses
system.cpu.dcache.overall_misses::total       1041477                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  51660516915                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  51660516915                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  51660516915                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  51660516915                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52074418                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52074418                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52082837                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52082837                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019846                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019846                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019997                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019997                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49987.195544                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49987.195544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49603.127976                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49603.127976                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        93357                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3850                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.248571                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       874032                       # number of writebacks
system.cpu.dcache.writebacks::total            874032                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59358                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59358                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59358                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59358                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       974117                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       974117                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       982113                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       982113                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  47813289998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  47813289998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  48623124997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  48623124997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018706                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018706                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018857                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018857                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49083.724027                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49083.724027                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 49508.686879                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49508.686879                       # average overall mshr miss latency
system.cpu.dcache.replacements                 981601                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40529264                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40529264                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       595914                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        595914                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  24281691000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24281691000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41125178                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41125178                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014490                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014490                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40746.971878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40746.971878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4385                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4385                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       591529                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       591529                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  22865517000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  22865517000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38654.938304                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38654.938304                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10511679                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10511679                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       437561                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       437561                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27378825915                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27378825915                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039963                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039963                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62571.449272                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62571.449272                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54973                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54973                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       382588                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       382588                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24947772998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24947772998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.034942                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034942                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65207.933856                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65207.933856                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          417                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           417                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950469                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950469                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7996                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7996                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    809834999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    809834999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.949757                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.949757                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 101280.014882                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 101280.014882                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 170794403000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.580627                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52023549                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            982113                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.971042                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.580627                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991368                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991368                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          270                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53065026                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53065026                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170794403000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170794403000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170794403000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685336                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474641                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025915                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      9701046                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9701046                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9701046                       # number of overall hits
system.cpu.icache.overall_hits::total         9701046                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          675                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            675                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          675                       # number of overall misses
system.cpu.icache.overall_misses::total           675                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     67682000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67682000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     67682000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67682000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9701721                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9701721                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9701721                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9701721                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100269.629630                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100269.629630                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100269.629630                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100269.629630                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           41                       # number of writebacks
system.cpu.icache.writebacks::total                41                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          675                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          675                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     66332000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66332000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     66332000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66332000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98269.629630                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98269.629630                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98269.629630                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98269.629630                       # average overall mshr miss latency
system.cpu.icache.replacements                     41                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9701046                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9701046                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          675                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           675                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     67682000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67682000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9701721                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9701721                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100269.629630                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100269.629630                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     66332000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66332000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98269.629630                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98269.629630                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 170794403000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           512.128902                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9701721                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14372.920000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   512.128902                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.500126                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.500126                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          634                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          634                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.619141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          38807559                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         38807559                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170794403000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170794403000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170794403000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 170794403000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   18                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               695275                       # number of demand (read+write) hits
system.l2.demand_hits::total                   695293                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  18                       # number of overall hits
system.l2.overall_hits::.cpu.data              695275                       # number of overall hits
system.l2.overall_hits::total                  695293                       # number of overall hits
system.l2.demand_misses::.cpu.inst                657                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286838                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287495                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               657                       # number of overall misses
system.l2.overall_misses::.cpu.data            286838                       # number of overall misses
system.l2.overall_misses::total                287495                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     63892000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30619772000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30683664000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     63892000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30619772000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30683664000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           982113                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               982788                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          982113                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              982788                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.973333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.292062                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.292530                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.973333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.292062                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.292530                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97248.097412                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106749.356780                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106727.643959                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97248.097412                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106749.356780                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106727.643959                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199886                       # number of writebacks
system.l2.writebacks::total                    199886                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286834                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287491                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286834                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287491                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     50752000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24882802000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24933554000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     50752000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24882802000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24933554000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.973333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.292058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.292526                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.973333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.292058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.292526                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77248.097412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86749.834399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86728.120185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77248.097412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86749.834399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86728.120185                       # average overall mshr miss latency
system.l2.replacements                         282105                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       874032                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           874032                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       874032                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       874032                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           40                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               40                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           40                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           40                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          278                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           278                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            206102                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                206102                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176922                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176922                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19269548000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19269548000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        383024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            383024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.461908                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.461908                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108915.499486                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108915.499486                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176922                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176922                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15731108000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15731108000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.461908                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.461908                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88915.499486                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88915.499486                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     63892000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63892000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.973333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97248.097412                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97248.097412                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     50752000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50752000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.973333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.973333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77248.097412                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77248.097412                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        489173                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            489173                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109916                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109916                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11350224000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11350224000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       599089                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        599089                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.183472                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.183472                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103262.709706                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103262.709706                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109912                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109912                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9151694000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9151694000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.183465                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.183465                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83263.829245                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83263.829245                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 170794403000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8086.514335                       # Cycle average of tags in use
system.l2.tags.total_refs                     1962757                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    290297                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.761203                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      63.517253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        14.908505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8008.088577                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987123                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2278                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5087                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          588                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4216375                       # Number of tag accesses
system.l2.tags.data_accesses                  4216375                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170794403000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006454048500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11706                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11706                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              803843                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188443                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287491                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199886                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287491                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199886                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    907                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    24                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287491                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199886                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  232253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11706                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.480779                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.074018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.283108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11651     99.53%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           22      0.19%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           30      0.26%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11706                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.071416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.038029                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.069890                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5663     48.38%     48.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              177      1.51%     49.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5247     44.82%     94.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              606      5.18%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11706                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   58048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18399424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12792704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    107.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     74.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  170794353000                       # Total gap between requests
system.mem_ctrls.avgGap                     350435.81                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18299328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12789632                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 246190.737292486097                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 107142433.701413497329                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 74883203.286234140396                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          657                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286834                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199886                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17035250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10128960750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4080927938750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25928.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35312.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  20416276.97                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18357376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18399424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12792704                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12792704                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          657                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286834                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         287491                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199886                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199886                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       246191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    107482304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        107728495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       246191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       246191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     74901190                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        74901190                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     74901190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       246191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    107482304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       182629685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               286584                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199838                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17401                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17970                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17379                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16897                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        19375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        19199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        17885                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16793                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        19244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        16832                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17714                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        19497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17005                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11839                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12470                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11829                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11654                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        14134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13834                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12727                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        11700                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        13914                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        11269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        13937                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        11527                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4772546000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1432920000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10145996000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16653.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35403.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              145539                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             101995                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            50.78                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.04                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       238878                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.317769                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.161502                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   187.998835                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       184017     77.03%     77.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        29720     12.44%     89.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5837      2.44%     91.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1552      0.65%     92.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9318      3.90%     96.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          906      0.38%     96.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          621      0.26%     97.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          566      0.24%     97.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6341      2.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       238878                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18341376                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12789632                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              107.388624                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               74.883203                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.42                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 170794403000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       858442200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       456257670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1027788720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     524432520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13482128400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  42239041170                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  30015332160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   88603422840                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.772403                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  77594350750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5703100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  87496952250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       847218120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       450284340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1018421040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     518721840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13482128400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  41968845210                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  30242865600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   88528484550                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.333640                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  78190772250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5703100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  86900530750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 170794403000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110569                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199886                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78749                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176922                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176922                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110569                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       853617                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 853617                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31192128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31192128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287491                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287491    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287491                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 170794403000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1365670000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1564989000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            599764                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1073918                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           41                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          189788                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           383024                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          383024                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           675                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       599089                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1391                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2945827                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2947218                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        45824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    118793280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              118839104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          282105                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12792704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1264893                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004079                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063957                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1259752     99.59%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5123      0.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     18      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1264893                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 170794403000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3712576000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2025000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2946342996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
