Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Aug 11 18:49:04 2025
| Host         : afiflaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    927         
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16336)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1908)
5. checking no_input_delay (5)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16336)
----------------------------
 There are 905 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[10]/Q (HIGH)

 There are 905 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[11]/Q (HIGH)

 There are 905 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[12]/Q (HIGH)

 There are 905 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[13]/Q (HIGH)

 There are 905 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[14]/Q (HIGH)

 There are 905 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[15]/Q (HIGH)

 There are 905 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[16]/Q (HIGH)

 There are 905 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[17]/Q (HIGH)

 There are 905 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[18]/Q (HIGH)

 There are 905 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[19]/Q (HIGH)

 There are 905 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[20]/Q (HIGH)

 There are 905 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[21]/Q (HIGH)

 There are 905 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[22]/Q (HIGH)

 There are 905 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[23]/Q (HIGH)

 There are 905 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[6]/Q (HIGH)

 There are 905 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[7]/Q (HIGH)

 There are 905 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[8]/Q (HIGH)

 There are 905 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_clk/counter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1908)
---------------------------------------------------
 There are 1908 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.893        0.000                      0                  144        0.187        0.000                      0                  144        4.500        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.893        0.000                      0                  144        0.187        0.000                      0                  144        4.500        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.890ns (25.271%)  route 2.632ns (74.729%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.624     5.145    seg_clk/CLK
    SLICE_X64Y59         FDRE                                         r  seg_clk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  seg_clk/counter_reg[8]/Q
                         net (fo=3, routed)           1.151     6.814    seg_clk/counter_reg_n_0_[8]
    SLICE_X65Y59         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.405     7.343    seg_clk/counter[16]_i_4_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.467 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.407     7.874    seg_clk/counter[16]_i_2_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.998 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.668     8.667    seg_clk/counter[16]_i_1_n_0
    SLICE_X64Y61         FDRE                                         r  seg_clk/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.506    14.847    seg_clk/CLK
    SLICE_X64Y61         FDRE                                         r  seg_clk/counter_reg[13]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y61         FDRE (Setup_fdre_C_R)       -0.524    14.560    seg_clk/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.890ns (25.271%)  route 2.632ns (74.729%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.624     5.145    seg_clk/CLK
    SLICE_X64Y59         FDRE                                         r  seg_clk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  seg_clk/counter_reg[8]/Q
                         net (fo=3, routed)           1.151     6.814    seg_clk/counter_reg_n_0_[8]
    SLICE_X65Y59         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.405     7.343    seg_clk/counter[16]_i_4_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.467 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.407     7.874    seg_clk/counter[16]_i_2_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.998 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.668     8.667    seg_clk/counter[16]_i_1_n_0
    SLICE_X64Y61         FDRE                                         r  seg_clk/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.506    14.847    seg_clk/CLK
    SLICE_X64Y61         FDRE                                         r  seg_clk/counter_reg[14]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y61         FDRE (Setup_fdre_C_R)       -0.524    14.560    seg_clk/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.890ns (25.271%)  route 2.632ns (74.729%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.624     5.145    seg_clk/CLK
    SLICE_X64Y59         FDRE                                         r  seg_clk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  seg_clk/counter_reg[8]/Q
                         net (fo=3, routed)           1.151     6.814    seg_clk/counter_reg_n_0_[8]
    SLICE_X65Y59         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.405     7.343    seg_clk/counter[16]_i_4_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.467 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.407     7.874    seg_clk/counter[16]_i_2_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.998 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.668     8.667    seg_clk/counter[16]_i_1_n_0
    SLICE_X64Y61         FDRE                                         r  seg_clk/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.506    14.847    seg_clk/CLK
    SLICE_X64Y61         FDRE                                         r  seg_clk/counter_reg[15]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y61         FDRE (Setup_fdre_C_R)       -0.524    14.560    seg_clk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.890ns (25.271%)  route 2.632ns (74.729%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.624     5.145    seg_clk/CLK
    SLICE_X64Y59         FDRE                                         r  seg_clk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  seg_clk/counter_reg[8]/Q
                         net (fo=3, routed)           1.151     6.814    seg_clk/counter_reg_n_0_[8]
    SLICE_X65Y59         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.405     7.343    seg_clk/counter[16]_i_4_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.467 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.407     7.874    seg_clk/counter[16]_i_2_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.998 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.668     8.667    seg_clk/counter[16]_i_1_n_0
    SLICE_X64Y61         FDRE                                         r  seg_clk/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.506    14.847    seg_clk/CLK
    SLICE_X64Y61         FDRE                                         r  seg_clk/counter_reg[16]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y61         FDRE (Setup_fdre_C_R)       -0.524    14.560    seg_clk/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.890ns (25.517%)  route 2.598ns (74.483%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.624     5.145    seg_clk/CLK
    SLICE_X64Y59         FDRE                                         r  seg_clk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  seg_clk/counter_reg[8]/Q
                         net (fo=3, routed)           1.151     6.814    seg_clk/counter_reg_n_0_[8]
    SLICE_X65Y59         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.405     7.343    seg_clk/counter[16]_i_4_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.467 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.407     7.874    seg_clk/counter[16]_i_2_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.998 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.635     8.633    seg_clk/counter[16]_i_1_n_0
    SLICE_X64Y60         FDRE                                         r  seg_clk/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.507    14.848    seg_clk/CLK
    SLICE_X64Y60         FDRE                                         r  seg_clk/counter_reg[10]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y60         FDRE (Setup_fdre_C_R)       -0.524    14.561    seg_clk/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.890ns (25.517%)  route 2.598ns (74.483%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.624     5.145    seg_clk/CLK
    SLICE_X64Y59         FDRE                                         r  seg_clk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  seg_clk/counter_reg[8]/Q
                         net (fo=3, routed)           1.151     6.814    seg_clk/counter_reg_n_0_[8]
    SLICE_X65Y59         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.405     7.343    seg_clk/counter[16]_i_4_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.467 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.407     7.874    seg_clk/counter[16]_i_2_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.998 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.635     8.633    seg_clk/counter[16]_i_1_n_0
    SLICE_X64Y60         FDRE                                         r  seg_clk/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.507    14.848    seg_clk/CLK
    SLICE_X64Y60         FDRE                                         r  seg_clk/counter_reg[11]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y60         FDRE (Setup_fdre_C_R)       -0.524    14.561    seg_clk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.890ns (25.517%)  route 2.598ns (74.483%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.624     5.145    seg_clk/CLK
    SLICE_X64Y59         FDRE                                         r  seg_clk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  seg_clk/counter_reg[8]/Q
                         net (fo=3, routed)           1.151     6.814    seg_clk/counter_reg_n_0_[8]
    SLICE_X65Y59         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.405     7.343    seg_clk/counter[16]_i_4_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.467 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.407     7.874    seg_clk/counter[16]_i_2_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.998 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.635     8.633    seg_clk/counter[16]_i_1_n_0
    SLICE_X64Y60         FDRE                                         r  seg_clk/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.507    14.848    seg_clk/CLK
    SLICE_X64Y60         FDRE                                         r  seg_clk/counter_reg[12]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y60         FDRE (Setup_fdre_C_R)       -0.524    14.561    seg_clk/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.890ns (25.517%)  route 2.598ns (74.483%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.624     5.145    seg_clk/CLK
    SLICE_X64Y59         FDRE                                         r  seg_clk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  seg_clk/counter_reg[8]/Q
                         net (fo=3, routed)           1.151     6.814    seg_clk/counter_reg_n_0_[8]
    SLICE_X65Y59         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.405     7.343    seg_clk/counter[16]_i_4_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.467 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.407     7.874    seg_clk/counter[16]_i_2_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.998 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.635     8.633    seg_clk/counter[16]_i_1_n_0
    SLICE_X64Y60         FDRE                                         r  seg_clk/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.507    14.848    seg_clk/CLK
    SLICE_X64Y60         FDRE                                         r  seg_clk/counter_reg[9]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y60         FDRE (Setup_fdre_C_R)       -0.524    14.561    seg_clk/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 game_clk/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.704ns (20.186%)  route 2.784ns (79.814%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.565     5.086    game_clk/CLK
    SLICE_X33Y45         FDRE                                         r  game_clk/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  game_clk/counter_reg[12]/Q
                         net (fo=3, routed)           1.021     6.564    game_clk/counter_reg_n_0_[12]
    SLICE_X32Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.688 r  game_clk/counter[23]_i_4/O
                         net (fo=1, routed)           0.798     7.486    game_clk/counter[23]_i_4_n_0
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.124     7.610 r  game_clk/counter[23]_i_1/O
                         net (fo=24, routed)          0.964     8.574    game_clk/counter[23]_i_1_n_0
    SLICE_X33Y48         FDRE                                         r  game_clk/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.446    14.787    game_clk/CLK
    SLICE_X33Y48         FDRE                                         r  game_clk/counter_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    game_clk/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 game_clk/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.704ns (20.186%)  route 2.784ns (79.814%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.565     5.086    game_clk/CLK
    SLICE_X33Y45         FDRE                                         r  game_clk/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  game_clk/counter_reg[12]/Q
                         net (fo=3, routed)           1.021     6.564    game_clk/counter_reg_n_0_[12]
    SLICE_X32Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.688 r  game_clk/counter[23]_i_4/O
                         net (fo=1, routed)           0.798     7.486    game_clk/counter[23]_i_4_n_0
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.124     7.610 r  game_clk/counter[23]_i_1/O
                         net (fo=24, routed)          0.964     8.574    game_clk/counter[23]_i_1_n_0
    SLICE_X33Y48         FDRE                                         r  game_clk/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.446    14.787    game_clk/CLK
    SLICE_X33Y48         FDRE                                         r  game_clk/counter_reg[22]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    game_clk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                  6.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 db_up/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_up/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.557%)  route 0.108ns (43.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.474    db_up/CLK
    SLICE_X1Y61          FDRE                                         r  db_up/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  db_up/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.108     1.724    db_up/shift_reg[3]
    SLICE_X3Y61          FDRE                                         r  db_up/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     1.989    db_up/CLK
    SLICE_X3Y61          FDRE                                         r  db_up/shift_reg_reg[4]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X3Y61          FDRE (Hold_fdre_C_D)         0.046     1.536    db_up/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 db_right/shift_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_right/shift_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.473    db_right/CLK
    SLICE_X3Y62          FDRE                                         r  db_right/shift_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  db_right/shift_reg_reg[11]/Q
                         net (fo=2, routed)           0.127     1.741    db_right/shift_reg_reg_n_0_[11]
    SLICE_X2Y62          FDRE                                         r  db_right/shift_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.859     1.987    db_right/CLK
    SLICE_X2Y62          FDRE                                         r  db_right/shift_reg_reg[12]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X2Y62          FDRE (Hold_fdre_C_D)         0.059     1.545    db_right/shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 db_left/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_left/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.589     1.472    db_left/CLK
    SLICE_X1Y64          FDRE                                         r  db_left/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  db_left/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.113     1.726    db_left/shift_reg_reg_n_0_[3]
    SLICE_X1Y64          FDRE                                         r  db_left/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.858     1.986    db_left/CLK
    SLICE_X1Y64          FDRE                                         r  db_left/shift_reg_reg[4]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.047     1.519    db_left/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 db_up/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_up/shift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.474    db_up/CLK
    SLICE_X3Y61          FDRE                                         r  db_up/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  db_up/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.113     1.728    db_up/shift_reg[4]
    SLICE_X3Y61          FDRE                                         r  db_up/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     1.989    db_up/CLK
    SLICE_X3Y61          FDRE                                         r  db_up/shift_reg_reg[5]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X3Y61          FDRE (Hold_fdre_C_D)         0.047     1.521    db_up/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 db_left/shift_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_left/shift_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.293%)  route 0.113ns (40.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.589     1.472    db_left/CLK
    SLICE_X2Y64          FDRE                                         r  db_left/shift_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  db_left/shift_reg_reg[11]/Q
                         net (fo=2, routed)           0.113     1.749    db_left/shift_reg_reg_n_0_[11]
    SLICE_X0Y64          FDRE                                         r  db_left/shift_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.858     1.986    db_left/CLK
    SLICE_X0Y64          FDRE                                         r  db_left/shift_reg_reg[12]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.046     1.533    db_left/shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 db_down/shift_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_down/shift_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.560     1.443    db_down/CLK
    SLICE_X10Y63         FDRE                                         r  db_down/shift_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  db_down/shift_reg_reg[14]/Q
                         net (fo=2, routed)           0.112     1.719    db_down/shift_reg_reg_n_0_[14]
    SLICE_X10Y63         FDRE                                         r  db_down/shift_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.828     1.956    db_down/CLK
    SLICE_X10Y63         FDRE                                         r  db_down/shift_reg_reg[15]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X10Y63         FDRE (Hold_fdre_C_D)         0.060     1.503    db_down/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 db_up/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_up/shift_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.768%)  route 0.154ns (52.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.474    db_up/CLK
    SLICE_X3Y61          FDRE                                         r  db_up/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  db_up/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.154     1.769    db_up/shift_reg[7]
    SLICE_X3Y61          FDRE                                         r  db_up/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     1.989    db_up/CLK
    SLICE_X3Y61          FDRE                                         r  db_up/shift_reg_reg[8]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X3Y61          FDRE (Hold_fdre_C_D)         0.075     1.549    db_up/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 db_right/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_right/shift_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.206%)  route 0.171ns (54.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.473    db_right/CLK
    SLICE_X0Y62          FDRE                                         r  db_right/shift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  db_right/shift_reg_reg[9]/Q
                         net (fo=2, routed)           0.171     1.785    db_right/shift_reg_reg_n_0_[9]
    SLICE_X3Y62          FDRE                                         r  db_right/shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.859     1.987    db_right/CLK
    SLICE_X3Y62          FDRE                                         r  db_right/shift_reg_reg[10]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X3Y62          FDRE (Hold_fdre_C_D)         0.070     1.558    db_right/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 db_up/shift_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_up/shift_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.474    db_up/CLK
    SLICE_X2Y61          FDRE                                         r  db_up/shift_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  db_up/shift_reg_reg[13]/Q
                         net (fo=2, routed)           0.123     1.761    db_up/shift_reg[13]
    SLICE_X2Y61          FDRE                                         r  db_up/shift_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     1.989    db_up/CLK
    SLICE_X2Y61          FDRE                                         r  db_up/shift_reg_reg[14]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.060     1.534    db_up/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 db_down/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_down/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.867%)  route 0.180ns (56.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.560     1.443    db_down/CLK
    SLICE_X9Y63          FDRE                                         r  db_down/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  db_down/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.180     1.765    db_down/shift_reg_reg_n_0_[2]
    SLICE_X10Y63         FDRE                                         r  db_down/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.828     1.956    db_down/CLK
    SLICE_X10Y63         FDRE                                         r  db_down/shift_reg_reg[3]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X10Y63         FDRE (Hold_fdre_C_D)         0.053     1.531    db_down/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y62    db_down/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y63   db_down/shift_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y63   db_down/shift_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y63   db_down/shift_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y63   db_down/shift_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y63   db_down/shift_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y63   db_down/shift_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y63    db_down/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y63    db_down/shift_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y62    db_down/shift_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y62    db_down/shift_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y63   db_down/shift_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y63   db_down/shift_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y63   db_down/shift_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y63   db_down/shift_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y63   db_down/shift_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y63   db_down/shift_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y63   db_down/shift_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y63   db_down/shift_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y62    db_down/shift_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y62    db_down/shift_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y63   db_down/shift_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y63   db_down/shift_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y63   db_down/shift_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y63   db_down/shift_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y63   db_down/shift_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y63   db_down/shift_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y63   db_down/shift_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y63   db_down/shift_reg_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1930 Endpoints
Min Delay          1930 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/gm_memory_reg[19][6][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[7][2][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.726ns  (logic 16.635ns (27.852%)  route 43.091ns (72.148%))
  Logic Levels:           48  (CARRY4=22 FDRE=1 LUT1=13 LUT3=4 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE                         0.000     0.000 r  game/gm_memory_reg[19][6][2]/C
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game/gm_memory_reg[19][6][2]/Q
                         net (fo=11, routed)          2.323     2.779    game/gm_memory_reg_n_0_[19][6][2]
    SLICE_X29Y122        LUT4 (Prop_lut4_I1_O)        0.124     2.903 f  game/gm_score2_i_187/O
                         net (fo=2, routed)           0.994     3.897    game/gm_score2_i_187_n_0
    SLICE_X25Y111        LUT5 (Prop_lut5_I4_O)        0.150     4.047 f  game/gm_score2_i_88/O
                         net (fo=1, routed)           0.793     4.840    game/gm_score2_i_88_n_0
    SLICE_X27Y111        LUT5 (Prop_lut5_I4_O)        0.332     5.172 r  game/gm_score2_i_27/O
                         net (fo=19, routed)          4.114     9.286    game/gm_score2_i_27_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.150     9.436 r  game/gm_memory[15][0][3]_i_106/O
                         net (fo=34, routed)          1.135    10.571    game/write_row[0]
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.326    10.897 r  game/gm_memory[15][0][3]_i_56/O
                         net (fo=17, routed)          2.145    13.043    game/gm_memory[15][0][3]_i_101_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    13.568 r  game/gm_memory_reg[15][0][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.568    game/gm_memory_reg[15][0][3]_i_53_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.902 f  game/gm_memory_reg[19][0][3]_i_46/O[1]
                         net (fo=18, routed)          0.830    14.732    game/gm_memory_reg[19][0][3]_i_46_n_6
    SLICE_X11Y66         LUT1 (Prop_lut1_I0_O)        0.303    15.035 r  game/gm_memory[19][0][3]_i_49/O
                         net (fo=1, routed)           0.000    15.035    game/gm_memory[19][0][3]_i_49_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.615 f  game/gm_memory_reg[19][0][3]_i_23/O[2]
                         net (fo=16, routed)          0.993    16.608    game/gm_memory_reg[19][0][3]_i_23_n_5
    SLICE_X14Y67         LUT1 (Prop_lut1_I0_O)        0.302    16.910 r  game/gm_memory[19][0][3]_i_95/O
                         net (fo=1, routed)           0.000    16.910    game/gm_memory[19][0][3]_i_95_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.290 r  game/gm_memory_reg[19][0][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    17.290    game/gm_memory_reg[19][0][3]_i_68_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.613 f  game/gm_memory_reg[13][2][3]_i_43/O[1]
                         net (fo=9, routed)           1.596    19.209    game/gm_memory_reg[13][2][3]_i_43_n_6
    SLICE_X31Y64         LUT1 (Prop_lut1_I0_O)        0.306    19.515 r  game/gm_memory[10][0][3]_i_114/O
                         net (fo=1, routed)           0.000    19.515    game/gm_memory[10][0][3]_i_114_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.065 r  game/gm_memory_reg[10][0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    20.065    game/gm_memory_reg[10][0][3]_i_91_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.378 f  game/gm_memory_reg[13][0][3]_i_96/O[3]
                         net (fo=8, routed)           1.416    21.794    game/gm_memory_reg[13][0][3]_i_96_n_4
    SLICE_X35Y61         LUT1 (Prop_lut1_I0_O)        0.306    22.100 r  game/gm_memory[15][0][3]_i_144/O
                         net (fo=1, routed)           0.000    22.100    game/gm_memory[15][0][3]_i_144_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.501 r  game/gm_memory_reg[15][0][3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.501    game/gm_memory_reg[15][0][3]_i_113_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.835 f  game/gm_memory_reg[10][0][3]_i_63/O[1]
                         net (fo=8, routed)           1.169    24.004    game/gm_memory_reg[10][0][3]_i_63_n_6
    SLICE_X39Y60         LUT1 (Prop_lut1_I0_O)        0.303    24.307 r  game/gm_memory[7][0][3]_i_123/O
                         net (fo=1, routed)           0.000    24.307    game/gm_memory[7][0][3]_i_123_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    24.947 f  game/gm_memory_reg[7][0][3]_i_100/O[3]
                         net (fo=9, routed)           1.174    26.121    game/gm_memory_reg[7][0][3]_i_100_n_4
    SLICE_X44Y60         LUT1 (Prop_lut1_I0_O)        0.306    26.427 r  game/gm_memory[7][0][3]_i_101/O
                         net (fo=1, routed)           0.000    26.427    game/gm_memory[7][0][3]_i_101_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    26.675 f  game/gm_memory_reg[7][0][3]_i_72/O[3]
                         net (fo=10, routed)          2.005    28.679    game/gm_memory_reg[7][0][3]_i_72_n_4
    SLICE_X50Y67         LUT1 (Prop_lut1_I0_O)        0.306    28.985 r  game/gm_memory[7][0][3]_i_73/O
                         net (fo=1, routed)           0.000    28.985    game/gm_memory[7][0][3]_i_73_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.361 r  game/gm_memory_reg[7][0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.361    game/gm_memory_reg[7][0][3]_i_40_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.684 f  game/gm_memory_reg[7][0][3]_i_39/O[1]
                         net (fo=10, routed)          1.437    31.121    game/gm_memory_reg[7][0][3]_i_39_n_6
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.306    31.427 r  game/gm_memory[6][0][3]_i_92/O
                         net (fo=1, routed)           0.000    31.427    game/gm_memory[6][0][3]_i_92_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    32.067 f  game/gm_memory_reg[6][0][3]_i_55/O[3]
                         net (fo=13, routed)          1.691    33.759    game/gm_memory_reg[6][0][3]_i_55_n_4
    SLICE_X60Y74         LUT1 (Prop_lut1_I0_O)        0.306    34.065 r  game/gm_memory[6][5][2]_i_13/O
                         net (fo=1, routed)           0.000    34.065    game/gm_memory[6][5][2]_i_13_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    34.320 f  game/gm_memory_reg[6][5][2]_i_10/O[3]
                         net (fo=11, routed)          1.526    35.845    game/gm_memory_reg[6][5][2]_i_10_n_4
    SLICE_X62Y79         LUT1 (Prop_lut1_I0_O)        0.307    36.152 r  game/gm_memory[8][0][3]_i_76/O
                         net (fo=1, routed)           0.000    36.152    game/gm_memory[8][0][3]_i_76_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.553 r  game/gm_memory_reg[8][0][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.553    game/gm_memory_reg[8][0][3]_i_57_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.775 f  game/gm_memory_reg[9][0][3]_i_56/O[0]
                         net (fo=12, routed)          1.757    38.532    game/gm_memory_reg[9][0][3]_i_56_n_7
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.299    38.831 r  game/gm_memory[3][8][3]_i_29/O
                         net (fo=1, routed)           0.000    38.831    game/gm_memory[3][8][3]_i_29_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.255 f  game/gm_memory_reg[3][8][3]_i_18/O[1]
                         net (fo=7, routed)           0.982    40.237    game/gm_memory_reg[3][8][3]_i_18_n_6
    SLICE_X62Y88         LUT1 (Prop_lut1_I0_O)        0.303    40.540 r  game/gm_memory[3][8][3]_i_21/O
                         net (fo=1, routed)           0.000    40.540    game/gm_memory[3][8][3]_i_21_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    41.120 r  game/gm_memory_reg[3][8][3]_i_14/O[2]
                         net (fo=12, routed)          1.580    42.700    game/gm_memory_reg[3][8][3]_i_14_n_5
    SLICE_X63Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    43.276 r  game/gm_memory_reg[1][0][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.276    game/gm_memory_reg[1][0][3]_i_37_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.610 f  game/gm_memory_reg[2][0][3]_i_40/O[1]
                         net (fo=7, routed)           0.855    44.465    game/gm_memory_reg[2][0][3]_i_40_n_6
    SLICE_X62Y98         LUT1 (Prop_lut1_I0_O)        0.303    44.768 r  game/gm_memory[1][0][3]_i_43/O
                         net (fo=1, routed)           0.000    44.768    game/gm_memory[1][0][3]_i_43_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.408 f  game/gm_memory_reg[1][0][3]_i_32/O[3]
                         net (fo=8, routed)           0.835    46.242    game/gm_memory_reg[1][0][3]_i_32_n_4
    SLICE_X65Y97         LUT4 (Prop_lut4_I3_O)        0.306    46.548 f  game/gm_memory[8][2][3]_i_35/O
                         net (fo=1, routed)           0.433    46.981    game/gm_memory[8][2][3]_i_35_n_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.124    47.105 r  game/gm_memory[8][2][3]_i_23/O
                         net (fo=2, routed)           1.697    48.802    game/gm_memory[8][2][3]_i_23_n_0
    SLICE_X53Y82         LUT3 (Prop_lut3_I0_O)        0.152    48.954 f  game/gm_memory[8][2][3]_i_16/O
                         net (fo=4, routed)           1.836    50.790    game/gm_memory[8][2][3]_i_16_n_0
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.354    51.144 f  game/gm_memory[7][0][3]_i_23/O
                         net (fo=10, routed)          1.088    52.232    game/gm_memory[7][0][3]_i_23_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I0_O)        0.355    52.587 r  game/gm_memory[7][0][3]_i_13/O
                         net (fo=5, routed)           1.387    53.974    game/gm_memory[7][0][3]_i_13_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I4_O)        0.327    54.301 r  game/gm_memory[7][0][3]_i_4/O
                         net (fo=10, routed)          3.333    57.634    game/gm_memory[7][0][3]_i_4_n_0
    SLICE_X46Y125        LUT6 (Prop_lut6_I5_O)        0.124    57.758 r  game/gm_memory[7][2][3]_i_1/O
                         net (fo=4, routed)           1.968    59.726    game/gm_memory[7][2][3]_i_1_n_0
    SLICE_X52Y93         FDRE                                         r  game/gm_memory_reg[7][2][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[19][6][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[7][2][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.726ns  (logic 16.635ns (27.852%)  route 43.091ns (72.148%))
  Logic Levels:           48  (CARRY4=22 FDRE=1 LUT1=13 LUT3=4 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE                         0.000     0.000 r  game/gm_memory_reg[19][6][2]/C
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game/gm_memory_reg[19][6][2]/Q
                         net (fo=11, routed)          2.323     2.779    game/gm_memory_reg_n_0_[19][6][2]
    SLICE_X29Y122        LUT4 (Prop_lut4_I1_O)        0.124     2.903 f  game/gm_score2_i_187/O
                         net (fo=2, routed)           0.994     3.897    game/gm_score2_i_187_n_0
    SLICE_X25Y111        LUT5 (Prop_lut5_I4_O)        0.150     4.047 f  game/gm_score2_i_88/O
                         net (fo=1, routed)           0.793     4.840    game/gm_score2_i_88_n_0
    SLICE_X27Y111        LUT5 (Prop_lut5_I4_O)        0.332     5.172 r  game/gm_score2_i_27/O
                         net (fo=19, routed)          4.114     9.286    game/gm_score2_i_27_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.150     9.436 r  game/gm_memory[15][0][3]_i_106/O
                         net (fo=34, routed)          1.135    10.571    game/write_row[0]
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.326    10.897 r  game/gm_memory[15][0][3]_i_56/O
                         net (fo=17, routed)          2.145    13.043    game/gm_memory[15][0][3]_i_101_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    13.568 r  game/gm_memory_reg[15][0][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.568    game/gm_memory_reg[15][0][3]_i_53_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.902 f  game/gm_memory_reg[19][0][3]_i_46/O[1]
                         net (fo=18, routed)          0.830    14.732    game/gm_memory_reg[19][0][3]_i_46_n_6
    SLICE_X11Y66         LUT1 (Prop_lut1_I0_O)        0.303    15.035 r  game/gm_memory[19][0][3]_i_49/O
                         net (fo=1, routed)           0.000    15.035    game/gm_memory[19][0][3]_i_49_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.615 f  game/gm_memory_reg[19][0][3]_i_23/O[2]
                         net (fo=16, routed)          0.993    16.608    game/gm_memory_reg[19][0][3]_i_23_n_5
    SLICE_X14Y67         LUT1 (Prop_lut1_I0_O)        0.302    16.910 r  game/gm_memory[19][0][3]_i_95/O
                         net (fo=1, routed)           0.000    16.910    game/gm_memory[19][0][3]_i_95_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.290 r  game/gm_memory_reg[19][0][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    17.290    game/gm_memory_reg[19][0][3]_i_68_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.613 f  game/gm_memory_reg[13][2][3]_i_43/O[1]
                         net (fo=9, routed)           1.596    19.209    game/gm_memory_reg[13][2][3]_i_43_n_6
    SLICE_X31Y64         LUT1 (Prop_lut1_I0_O)        0.306    19.515 r  game/gm_memory[10][0][3]_i_114/O
                         net (fo=1, routed)           0.000    19.515    game/gm_memory[10][0][3]_i_114_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.065 r  game/gm_memory_reg[10][0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    20.065    game/gm_memory_reg[10][0][3]_i_91_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.378 f  game/gm_memory_reg[13][0][3]_i_96/O[3]
                         net (fo=8, routed)           1.416    21.794    game/gm_memory_reg[13][0][3]_i_96_n_4
    SLICE_X35Y61         LUT1 (Prop_lut1_I0_O)        0.306    22.100 r  game/gm_memory[15][0][3]_i_144/O
                         net (fo=1, routed)           0.000    22.100    game/gm_memory[15][0][3]_i_144_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.501 r  game/gm_memory_reg[15][0][3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.501    game/gm_memory_reg[15][0][3]_i_113_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.835 f  game/gm_memory_reg[10][0][3]_i_63/O[1]
                         net (fo=8, routed)           1.169    24.004    game/gm_memory_reg[10][0][3]_i_63_n_6
    SLICE_X39Y60         LUT1 (Prop_lut1_I0_O)        0.303    24.307 r  game/gm_memory[7][0][3]_i_123/O
                         net (fo=1, routed)           0.000    24.307    game/gm_memory[7][0][3]_i_123_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    24.947 f  game/gm_memory_reg[7][0][3]_i_100/O[3]
                         net (fo=9, routed)           1.174    26.121    game/gm_memory_reg[7][0][3]_i_100_n_4
    SLICE_X44Y60         LUT1 (Prop_lut1_I0_O)        0.306    26.427 r  game/gm_memory[7][0][3]_i_101/O
                         net (fo=1, routed)           0.000    26.427    game/gm_memory[7][0][3]_i_101_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    26.675 f  game/gm_memory_reg[7][0][3]_i_72/O[3]
                         net (fo=10, routed)          2.005    28.679    game/gm_memory_reg[7][0][3]_i_72_n_4
    SLICE_X50Y67         LUT1 (Prop_lut1_I0_O)        0.306    28.985 r  game/gm_memory[7][0][3]_i_73/O
                         net (fo=1, routed)           0.000    28.985    game/gm_memory[7][0][3]_i_73_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.361 r  game/gm_memory_reg[7][0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.361    game/gm_memory_reg[7][0][3]_i_40_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.684 f  game/gm_memory_reg[7][0][3]_i_39/O[1]
                         net (fo=10, routed)          1.437    31.121    game/gm_memory_reg[7][0][3]_i_39_n_6
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.306    31.427 r  game/gm_memory[6][0][3]_i_92/O
                         net (fo=1, routed)           0.000    31.427    game/gm_memory[6][0][3]_i_92_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    32.067 f  game/gm_memory_reg[6][0][3]_i_55/O[3]
                         net (fo=13, routed)          1.691    33.759    game/gm_memory_reg[6][0][3]_i_55_n_4
    SLICE_X60Y74         LUT1 (Prop_lut1_I0_O)        0.306    34.065 r  game/gm_memory[6][5][2]_i_13/O
                         net (fo=1, routed)           0.000    34.065    game/gm_memory[6][5][2]_i_13_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    34.320 f  game/gm_memory_reg[6][5][2]_i_10/O[3]
                         net (fo=11, routed)          1.526    35.845    game/gm_memory_reg[6][5][2]_i_10_n_4
    SLICE_X62Y79         LUT1 (Prop_lut1_I0_O)        0.307    36.152 r  game/gm_memory[8][0][3]_i_76/O
                         net (fo=1, routed)           0.000    36.152    game/gm_memory[8][0][3]_i_76_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.553 r  game/gm_memory_reg[8][0][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.553    game/gm_memory_reg[8][0][3]_i_57_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.775 f  game/gm_memory_reg[9][0][3]_i_56/O[0]
                         net (fo=12, routed)          1.757    38.532    game/gm_memory_reg[9][0][3]_i_56_n_7
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.299    38.831 r  game/gm_memory[3][8][3]_i_29/O
                         net (fo=1, routed)           0.000    38.831    game/gm_memory[3][8][3]_i_29_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.255 f  game/gm_memory_reg[3][8][3]_i_18/O[1]
                         net (fo=7, routed)           0.982    40.237    game/gm_memory_reg[3][8][3]_i_18_n_6
    SLICE_X62Y88         LUT1 (Prop_lut1_I0_O)        0.303    40.540 r  game/gm_memory[3][8][3]_i_21/O
                         net (fo=1, routed)           0.000    40.540    game/gm_memory[3][8][3]_i_21_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    41.120 r  game/gm_memory_reg[3][8][3]_i_14/O[2]
                         net (fo=12, routed)          1.580    42.700    game/gm_memory_reg[3][8][3]_i_14_n_5
    SLICE_X63Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    43.276 r  game/gm_memory_reg[1][0][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.276    game/gm_memory_reg[1][0][3]_i_37_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.610 f  game/gm_memory_reg[2][0][3]_i_40/O[1]
                         net (fo=7, routed)           0.855    44.465    game/gm_memory_reg[2][0][3]_i_40_n_6
    SLICE_X62Y98         LUT1 (Prop_lut1_I0_O)        0.303    44.768 r  game/gm_memory[1][0][3]_i_43/O
                         net (fo=1, routed)           0.000    44.768    game/gm_memory[1][0][3]_i_43_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.408 f  game/gm_memory_reg[1][0][3]_i_32/O[3]
                         net (fo=8, routed)           0.835    46.242    game/gm_memory_reg[1][0][3]_i_32_n_4
    SLICE_X65Y97         LUT4 (Prop_lut4_I3_O)        0.306    46.548 f  game/gm_memory[8][2][3]_i_35/O
                         net (fo=1, routed)           0.433    46.981    game/gm_memory[8][2][3]_i_35_n_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.124    47.105 r  game/gm_memory[8][2][3]_i_23/O
                         net (fo=2, routed)           1.697    48.802    game/gm_memory[8][2][3]_i_23_n_0
    SLICE_X53Y82         LUT3 (Prop_lut3_I0_O)        0.152    48.954 f  game/gm_memory[8][2][3]_i_16/O
                         net (fo=4, routed)           1.836    50.790    game/gm_memory[8][2][3]_i_16_n_0
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.354    51.144 f  game/gm_memory[7][0][3]_i_23/O
                         net (fo=10, routed)          1.088    52.232    game/gm_memory[7][0][3]_i_23_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I0_O)        0.355    52.587 r  game/gm_memory[7][0][3]_i_13/O
                         net (fo=5, routed)           1.387    53.974    game/gm_memory[7][0][3]_i_13_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I4_O)        0.327    54.301 r  game/gm_memory[7][0][3]_i_4/O
                         net (fo=10, routed)          3.333    57.634    game/gm_memory[7][0][3]_i_4_n_0
    SLICE_X46Y125        LUT6 (Prop_lut6_I5_O)        0.124    57.758 r  game/gm_memory[7][2][3]_i_1/O
                         net (fo=4, routed)           1.968    59.726    game/gm_memory[7][2][3]_i_1_n_0
    SLICE_X52Y93         FDRE                                         r  game/gm_memory_reg[7][2][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[19][6][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[7][0][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.656ns  (logic 16.635ns (27.885%)  route 43.021ns (72.115%))
  Logic Levels:           48  (CARRY4=22 FDRE=1 LUT1=13 LUT3=4 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE                         0.000     0.000 r  game/gm_memory_reg[19][6][2]/C
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game/gm_memory_reg[19][6][2]/Q
                         net (fo=11, routed)          2.323     2.779    game/gm_memory_reg_n_0_[19][6][2]
    SLICE_X29Y122        LUT4 (Prop_lut4_I1_O)        0.124     2.903 f  game/gm_score2_i_187/O
                         net (fo=2, routed)           0.994     3.897    game/gm_score2_i_187_n_0
    SLICE_X25Y111        LUT5 (Prop_lut5_I4_O)        0.150     4.047 f  game/gm_score2_i_88/O
                         net (fo=1, routed)           0.793     4.840    game/gm_score2_i_88_n_0
    SLICE_X27Y111        LUT5 (Prop_lut5_I4_O)        0.332     5.172 r  game/gm_score2_i_27/O
                         net (fo=19, routed)          4.114     9.286    game/gm_score2_i_27_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.150     9.436 r  game/gm_memory[15][0][3]_i_106/O
                         net (fo=34, routed)          1.135    10.571    game/write_row[0]
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.326    10.897 r  game/gm_memory[15][0][3]_i_56/O
                         net (fo=17, routed)          2.145    13.043    game/gm_memory[15][0][3]_i_101_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    13.568 r  game/gm_memory_reg[15][0][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.568    game/gm_memory_reg[15][0][3]_i_53_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.902 f  game/gm_memory_reg[19][0][3]_i_46/O[1]
                         net (fo=18, routed)          0.830    14.732    game/gm_memory_reg[19][0][3]_i_46_n_6
    SLICE_X11Y66         LUT1 (Prop_lut1_I0_O)        0.303    15.035 r  game/gm_memory[19][0][3]_i_49/O
                         net (fo=1, routed)           0.000    15.035    game/gm_memory[19][0][3]_i_49_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.615 f  game/gm_memory_reg[19][0][3]_i_23/O[2]
                         net (fo=16, routed)          0.993    16.608    game/gm_memory_reg[19][0][3]_i_23_n_5
    SLICE_X14Y67         LUT1 (Prop_lut1_I0_O)        0.302    16.910 r  game/gm_memory[19][0][3]_i_95/O
                         net (fo=1, routed)           0.000    16.910    game/gm_memory[19][0][3]_i_95_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.290 r  game/gm_memory_reg[19][0][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    17.290    game/gm_memory_reg[19][0][3]_i_68_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.613 f  game/gm_memory_reg[13][2][3]_i_43/O[1]
                         net (fo=9, routed)           1.596    19.209    game/gm_memory_reg[13][2][3]_i_43_n_6
    SLICE_X31Y64         LUT1 (Prop_lut1_I0_O)        0.306    19.515 r  game/gm_memory[10][0][3]_i_114/O
                         net (fo=1, routed)           0.000    19.515    game/gm_memory[10][0][3]_i_114_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.065 r  game/gm_memory_reg[10][0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    20.065    game/gm_memory_reg[10][0][3]_i_91_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.378 f  game/gm_memory_reg[13][0][3]_i_96/O[3]
                         net (fo=8, routed)           1.416    21.794    game/gm_memory_reg[13][0][3]_i_96_n_4
    SLICE_X35Y61         LUT1 (Prop_lut1_I0_O)        0.306    22.100 r  game/gm_memory[15][0][3]_i_144/O
                         net (fo=1, routed)           0.000    22.100    game/gm_memory[15][0][3]_i_144_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.501 r  game/gm_memory_reg[15][0][3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.501    game/gm_memory_reg[15][0][3]_i_113_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.835 f  game/gm_memory_reg[10][0][3]_i_63/O[1]
                         net (fo=8, routed)           1.169    24.004    game/gm_memory_reg[10][0][3]_i_63_n_6
    SLICE_X39Y60         LUT1 (Prop_lut1_I0_O)        0.303    24.307 r  game/gm_memory[7][0][3]_i_123/O
                         net (fo=1, routed)           0.000    24.307    game/gm_memory[7][0][3]_i_123_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    24.947 f  game/gm_memory_reg[7][0][3]_i_100/O[3]
                         net (fo=9, routed)           1.174    26.121    game/gm_memory_reg[7][0][3]_i_100_n_4
    SLICE_X44Y60         LUT1 (Prop_lut1_I0_O)        0.306    26.427 r  game/gm_memory[7][0][3]_i_101/O
                         net (fo=1, routed)           0.000    26.427    game/gm_memory[7][0][3]_i_101_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    26.675 f  game/gm_memory_reg[7][0][3]_i_72/O[3]
                         net (fo=10, routed)          2.005    28.679    game/gm_memory_reg[7][0][3]_i_72_n_4
    SLICE_X50Y67         LUT1 (Prop_lut1_I0_O)        0.306    28.985 r  game/gm_memory[7][0][3]_i_73/O
                         net (fo=1, routed)           0.000    28.985    game/gm_memory[7][0][3]_i_73_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.361 r  game/gm_memory_reg[7][0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.361    game/gm_memory_reg[7][0][3]_i_40_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.684 f  game/gm_memory_reg[7][0][3]_i_39/O[1]
                         net (fo=10, routed)          1.437    31.121    game/gm_memory_reg[7][0][3]_i_39_n_6
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.306    31.427 r  game/gm_memory[6][0][3]_i_92/O
                         net (fo=1, routed)           0.000    31.427    game/gm_memory[6][0][3]_i_92_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    32.067 f  game/gm_memory_reg[6][0][3]_i_55/O[3]
                         net (fo=13, routed)          1.691    33.759    game/gm_memory_reg[6][0][3]_i_55_n_4
    SLICE_X60Y74         LUT1 (Prop_lut1_I0_O)        0.306    34.065 r  game/gm_memory[6][5][2]_i_13/O
                         net (fo=1, routed)           0.000    34.065    game/gm_memory[6][5][2]_i_13_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    34.320 f  game/gm_memory_reg[6][5][2]_i_10/O[3]
                         net (fo=11, routed)          1.526    35.845    game/gm_memory_reg[6][5][2]_i_10_n_4
    SLICE_X62Y79         LUT1 (Prop_lut1_I0_O)        0.307    36.152 r  game/gm_memory[8][0][3]_i_76/O
                         net (fo=1, routed)           0.000    36.152    game/gm_memory[8][0][3]_i_76_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.553 r  game/gm_memory_reg[8][0][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.553    game/gm_memory_reg[8][0][3]_i_57_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.775 f  game/gm_memory_reg[9][0][3]_i_56/O[0]
                         net (fo=12, routed)          1.757    38.532    game/gm_memory_reg[9][0][3]_i_56_n_7
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.299    38.831 r  game/gm_memory[3][8][3]_i_29/O
                         net (fo=1, routed)           0.000    38.831    game/gm_memory[3][8][3]_i_29_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.255 f  game/gm_memory_reg[3][8][3]_i_18/O[1]
                         net (fo=7, routed)           0.982    40.237    game/gm_memory_reg[3][8][3]_i_18_n_6
    SLICE_X62Y88         LUT1 (Prop_lut1_I0_O)        0.303    40.540 r  game/gm_memory[3][8][3]_i_21/O
                         net (fo=1, routed)           0.000    40.540    game/gm_memory[3][8][3]_i_21_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    41.120 r  game/gm_memory_reg[3][8][3]_i_14/O[2]
                         net (fo=12, routed)          1.580    42.700    game/gm_memory_reg[3][8][3]_i_14_n_5
    SLICE_X63Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    43.276 r  game/gm_memory_reg[1][0][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.276    game/gm_memory_reg[1][0][3]_i_37_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.610 f  game/gm_memory_reg[2][0][3]_i_40/O[1]
                         net (fo=7, routed)           0.855    44.465    game/gm_memory_reg[2][0][3]_i_40_n_6
    SLICE_X62Y98         LUT1 (Prop_lut1_I0_O)        0.303    44.768 r  game/gm_memory[1][0][3]_i_43/O
                         net (fo=1, routed)           0.000    44.768    game/gm_memory[1][0][3]_i_43_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.408 f  game/gm_memory_reg[1][0][3]_i_32/O[3]
                         net (fo=8, routed)           0.835    46.242    game/gm_memory_reg[1][0][3]_i_32_n_4
    SLICE_X65Y97         LUT4 (Prop_lut4_I3_O)        0.306    46.548 f  game/gm_memory[8][2][3]_i_35/O
                         net (fo=1, routed)           0.433    46.981    game/gm_memory[8][2][3]_i_35_n_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.124    47.105 r  game/gm_memory[8][2][3]_i_23/O
                         net (fo=2, routed)           1.697    48.802    game/gm_memory[8][2][3]_i_23_n_0
    SLICE_X53Y82         LUT3 (Prop_lut3_I0_O)        0.152    48.954 f  game/gm_memory[8][2][3]_i_16/O
                         net (fo=4, routed)           1.836    50.790    game/gm_memory[8][2][3]_i_16_n_0
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.354    51.144 f  game/gm_memory[7][0][3]_i_23/O
                         net (fo=10, routed)          1.088    52.232    game/gm_memory[7][0][3]_i_23_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I0_O)        0.355    52.587 r  game/gm_memory[7][0][3]_i_13/O
                         net (fo=5, routed)           1.387    53.974    game/gm_memory[7][0][3]_i_13_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I4_O)        0.327    54.301 r  game/gm_memory[7][0][3]_i_4/O
                         net (fo=10, routed)          3.323    57.624    game/gm_memory[7][0][3]_i_4_n_0
    SLICE_X46Y125        LUT6 (Prop_lut6_I5_O)        0.124    57.748 r  game/gm_memory[7][0][3]_i_1/O
                         net (fo=4, routed)           1.908    59.656    game/gm_memory[7][0][3]_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  game/gm_memory_reg[7][0][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[19][6][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[7][0][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.656ns  (logic 16.635ns (27.885%)  route 43.021ns (72.115%))
  Logic Levels:           48  (CARRY4=22 FDRE=1 LUT1=13 LUT3=4 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE                         0.000     0.000 r  game/gm_memory_reg[19][6][2]/C
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game/gm_memory_reg[19][6][2]/Q
                         net (fo=11, routed)          2.323     2.779    game/gm_memory_reg_n_0_[19][6][2]
    SLICE_X29Y122        LUT4 (Prop_lut4_I1_O)        0.124     2.903 f  game/gm_score2_i_187/O
                         net (fo=2, routed)           0.994     3.897    game/gm_score2_i_187_n_0
    SLICE_X25Y111        LUT5 (Prop_lut5_I4_O)        0.150     4.047 f  game/gm_score2_i_88/O
                         net (fo=1, routed)           0.793     4.840    game/gm_score2_i_88_n_0
    SLICE_X27Y111        LUT5 (Prop_lut5_I4_O)        0.332     5.172 r  game/gm_score2_i_27/O
                         net (fo=19, routed)          4.114     9.286    game/gm_score2_i_27_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.150     9.436 r  game/gm_memory[15][0][3]_i_106/O
                         net (fo=34, routed)          1.135    10.571    game/write_row[0]
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.326    10.897 r  game/gm_memory[15][0][3]_i_56/O
                         net (fo=17, routed)          2.145    13.043    game/gm_memory[15][0][3]_i_101_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    13.568 r  game/gm_memory_reg[15][0][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.568    game/gm_memory_reg[15][0][3]_i_53_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.902 f  game/gm_memory_reg[19][0][3]_i_46/O[1]
                         net (fo=18, routed)          0.830    14.732    game/gm_memory_reg[19][0][3]_i_46_n_6
    SLICE_X11Y66         LUT1 (Prop_lut1_I0_O)        0.303    15.035 r  game/gm_memory[19][0][3]_i_49/O
                         net (fo=1, routed)           0.000    15.035    game/gm_memory[19][0][3]_i_49_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.615 f  game/gm_memory_reg[19][0][3]_i_23/O[2]
                         net (fo=16, routed)          0.993    16.608    game/gm_memory_reg[19][0][3]_i_23_n_5
    SLICE_X14Y67         LUT1 (Prop_lut1_I0_O)        0.302    16.910 r  game/gm_memory[19][0][3]_i_95/O
                         net (fo=1, routed)           0.000    16.910    game/gm_memory[19][0][3]_i_95_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.290 r  game/gm_memory_reg[19][0][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    17.290    game/gm_memory_reg[19][0][3]_i_68_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.613 f  game/gm_memory_reg[13][2][3]_i_43/O[1]
                         net (fo=9, routed)           1.596    19.209    game/gm_memory_reg[13][2][3]_i_43_n_6
    SLICE_X31Y64         LUT1 (Prop_lut1_I0_O)        0.306    19.515 r  game/gm_memory[10][0][3]_i_114/O
                         net (fo=1, routed)           0.000    19.515    game/gm_memory[10][0][3]_i_114_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.065 r  game/gm_memory_reg[10][0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    20.065    game/gm_memory_reg[10][0][3]_i_91_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.378 f  game/gm_memory_reg[13][0][3]_i_96/O[3]
                         net (fo=8, routed)           1.416    21.794    game/gm_memory_reg[13][0][3]_i_96_n_4
    SLICE_X35Y61         LUT1 (Prop_lut1_I0_O)        0.306    22.100 r  game/gm_memory[15][0][3]_i_144/O
                         net (fo=1, routed)           0.000    22.100    game/gm_memory[15][0][3]_i_144_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.501 r  game/gm_memory_reg[15][0][3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.501    game/gm_memory_reg[15][0][3]_i_113_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.835 f  game/gm_memory_reg[10][0][3]_i_63/O[1]
                         net (fo=8, routed)           1.169    24.004    game/gm_memory_reg[10][0][3]_i_63_n_6
    SLICE_X39Y60         LUT1 (Prop_lut1_I0_O)        0.303    24.307 r  game/gm_memory[7][0][3]_i_123/O
                         net (fo=1, routed)           0.000    24.307    game/gm_memory[7][0][3]_i_123_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    24.947 f  game/gm_memory_reg[7][0][3]_i_100/O[3]
                         net (fo=9, routed)           1.174    26.121    game/gm_memory_reg[7][0][3]_i_100_n_4
    SLICE_X44Y60         LUT1 (Prop_lut1_I0_O)        0.306    26.427 r  game/gm_memory[7][0][3]_i_101/O
                         net (fo=1, routed)           0.000    26.427    game/gm_memory[7][0][3]_i_101_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    26.675 f  game/gm_memory_reg[7][0][3]_i_72/O[3]
                         net (fo=10, routed)          2.005    28.679    game/gm_memory_reg[7][0][3]_i_72_n_4
    SLICE_X50Y67         LUT1 (Prop_lut1_I0_O)        0.306    28.985 r  game/gm_memory[7][0][3]_i_73/O
                         net (fo=1, routed)           0.000    28.985    game/gm_memory[7][0][3]_i_73_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.361 r  game/gm_memory_reg[7][0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.361    game/gm_memory_reg[7][0][3]_i_40_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.684 f  game/gm_memory_reg[7][0][3]_i_39/O[1]
                         net (fo=10, routed)          1.437    31.121    game/gm_memory_reg[7][0][3]_i_39_n_6
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.306    31.427 r  game/gm_memory[6][0][3]_i_92/O
                         net (fo=1, routed)           0.000    31.427    game/gm_memory[6][0][3]_i_92_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    32.067 f  game/gm_memory_reg[6][0][3]_i_55/O[3]
                         net (fo=13, routed)          1.691    33.759    game/gm_memory_reg[6][0][3]_i_55_n_4
    SLICE_X60Y74         LUT1 (Prop_lut1_I0_O)        0.306    34.065 r  game/gm_memory[6][5][2]_i_13/O
                         net (fo=1, routed)           0.000    34.065    game/gm_memory[6][5][2]_i_13_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    34.320 f  game/gm_memory_reg[6][5][2]_i_10/O[3]
                         net (fo=11, routed)          1.526    35.845    game/gm_memory_reg[6][5][2]_i_10_n_4
    SLICE_X62Y79         LUT1 (Prop_lut1_I0_O)        0.307    36.152 r  game/gm_memory[8][0][3]_i_76/O
                         net (fo=1, routed)           0.000    36.152    game/gm_memory[8][0][3]_i_76_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.553 r  game/gm_memory_reg[8][0][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.553    game/gm_memory_reg[8][0][3]_i_57_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.775 f  game/gm_memory_reg[9][0][3]_i_56/O[0]
                         net (fo=12, routed)          1.757    38.532    game/gm_memory_reg[9][0][3]_i_56_n_7
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.299    38.831 r  game/gm_memory[3][8][3]_i_29/O
                         net (fo=1, routed)           0.000    38.831    game/gm_memory[3][8][3]_i_29_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.255 f  game/gm_memory_reg[3][8][3]_i_18/O[1]
                         net (fo=7, routed)           0.982    40.237    game/gm_memory_reg[3][8][3]_i_18_n_6
    SLICE_X62Y88         LUT1 (Prop_lut1_I0_O)        0.303    40.540 r  game/gm_memory[3][8][3]_i_21/O
                         net (fo=1, routed)           0.000    40.540    game/gm_memory[3][8][3]_i_21_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    41.120 r  game/gm_memory_reg[3][8][3]_i_14/O[2]
                         net (fo=12, routed)          1.580    42.700    game/gm_memory_reg[3][8][3]_i_14_n_5
    SLICE_X63Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    43.276 r  game/gm_memory_reg[1][0][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.276    game/gm_memory_reg[1][0][3]_i_37_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.610 f  game/gm_memory_reg[2][0][3]_i_40/O[1]
                         net (fo=7, routed)           0.855    44.465    game/gm_memory_reg[2][0][3]_i_40_n_6
    SLICE_X62Y98         LUT1 (Prop_lut1_I0_O)        0.303    44.768 r  game/gm_memory[1][0][3]_i_43/O
                         net (fo=1, routed)           0.000    44.768    game/gm_memory[1][0][3]_i_43_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.408 f  game/gm_memory_reg[1][0][3]_i_32/O[3]
                         net (fo=8, routed)           0.835    46.242    game/gm_memory_reg[1][0][3]_i_32_n_4
    SLICE_X65Y97         LUT4 (Prop_lut4_I3_O)        0.306    46.548 f  game/gm_memory[8][2][3]_i_35/O
                         net (fo=1, routed)           0.433    46.981    game/gm_memory[8][2][3]_i_35_n_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.124    47.105 r  game/gm_memory[8][2][3]_i_23/O
                         net (fo=2, routed)           1.697    48.802    game/gm_memory[8][2][3]_i_23_n_0
    SLICE_X53Y82         LUT3 (Prop_lut3_I0_O)        0.152    48.954 f  game/gm_memory[8][2][3]_i_16/O
                         net (fo=4, routed)           1.836    50.790    game/gm_memory[8][2][3]_i_16_n_0
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.354    51.144 f  game/gm_memory[7][0][3]_i_23/O
                         net (fo=10, routed)          1.088    52.232    game/gm_memory[7][0][3]_i_23_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I0_O)        0.355    52.587 r  game/gm_memory[7][0][3]_i_13/O
                         net (fo=5, routed)           1.387    53.974    game/gm_memory[7][0][3]_i_13_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I4_O)        0.327    54.301 r  game/gm_memory[7][0][3]_i_4/O
                         net (fo=10, routed)          3.323    57.624    game/gm_memory[7][0][3]_i_4_n_0
    SLICE_X46Y125        LUT6 (Prop_lut6_I5_O)        0.124    57.748 r  game/gm_memory[7][0][3]_i_1/O
                         net (fo=4, routed)           1.908    59.656    game/gm_memory[7][0][3]_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  game/gm_memory_reg[7][0][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[19][6][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[7][2][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.587ns  (logic 16.635ns (27.917%)  route 42.952ns (72.083%))
  Logic Levels:           48  (CARRY4=22 FDRE=1 LUT1=13 LUT3=4 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE                         0.000     0.000 r  game/gm_memory_reg[19][6][2]/C
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game/gm_memory_reg[19][6][2]/Q
                         net (fo=11, routed)          2.323     2.779    game/gm_memory_reg_n_0_[19][6][2]
    SLICE_X29Y122        LUT4 (Prop_lut4_I1_O)        0.124     2.903 f  game/gm_score2_i_187/O
                         net (fo=2, routed)           0.994     3.897    game/gm_score2_i_187_n_0
    SLICE_X25Y111        LUT5 (Prop_lut5_I4_O)        0.150     4.047 f  game/gm_score2_i_88/O
                         net (fo=1, routed)           0.793     4.840    game/gm_score2_i_88_n_0
    SLICE_X27Y111        LUT5 (Prop_lut5_I4_O)        0.332     5.172 r  game/gm_score2_i_27/O
                         net (fo=19, routed)          4.114     9.286    game/gm_score2_i_27_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.150     9.436 r  game/gm_memory[15][0][3]_i_106/O
                         net (fo=34, routed)          1.135    10.571    game/write_row[0]
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.326    10.897 r  game/gm_memory[15][0][3]_i_56/O
                         net (fo=17, routed)          2.145    13.043    game/gm_memory[15][0][3]_i_101_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    13.568 r  game/gm_memory_reg[15][0][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.568    game/gm_memory_reg[15][0][3]_i_53_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.902 f  game/gm_memory_reg[19][0][3]_i_46/O[1]
                         net (fo=18, routed)          0.830    14.732    game/gm_memory_reg[19][0][3]_i_46_n_6
    SLICE_X11Y66         LUT1 (Prop_lut1_I0_O)        0.303    15.035 r  game/gm_memory[19][0][3]_i_49/O
                         net (fo=1, routed)           0.000    15.035    game/gm_memory[19][0][3]_i_49_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.615 f  game/gm_memory_reg[19][0][3]_i_23/O[2]
                         net (fo=16, routed)          0.993    16.608    game/gm_memory_reg[19][0][3]_i_23_n_5
    SLICE_X14Y67         LUT1 (Prop_lut1_I0_O)        0.302    16.910 r  game/gm_memory[19][0][3]_i_95/O
                         net (fo=1, routed)           0.000    16.910    game/gm_memory[19][0][3]_i_95_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.290 r  game/gm_memory_reg[19][0][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    17.290    game/gm_memory_reg[19][0][3]_i_68_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.613 f  game/gm_memory_reg[13][2][3]_i_43/O[1]
                         net (fo=9, routed)           1.596    19.209    game/gm_memory_reg[13][2][3]_i_43_n_6
    SLICE_X31Y64         LUT1 (Prop_lut1_I0_O)        0.306    19.515 r  game/gm_memory[10][0][3]_i_114/O
                         net (fo=1, routed)           0.000    19.515    game/gm_memory[10][0][3]_i_114_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.065 r  game/gm_memory_reg[10][0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    20.065    game/gm_memory_reg[10][0][3]_i_91_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.378 f  game/gm_memory_reg[13][0][3]_i_96/O[3]
                         net (fo=8, routed)           1.416    21.794    game/gm_memory_reg[13][0][3]_i_96_n_4
    SLICE_X35Y61         LUT1 (Prop_lut1_I0_O)        0.306    22.100 r  game/gm_memory[15][0][3]_i_144/O
                         net (fo=1, routed)           0.000    22.100    game/gm_memory[15][0][3]_i_144_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.501 r  game/gm_memory_reg[15][0][3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.501    game/gm_memory_reg[15][0][3]_i_113_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.835 f  game/gm_memory_reg[10][0][3]_i_63/O[1]
                         net (fo=8, routed)           1.169    24.004    game/gm_memory_reg[10][0][3]_i_63_n_6
    SLICE_X39Y60         LUT1 (Prop_lut1_I0_O)        0.303    24.307 r  game/gm_memory[7][0][3]_i_123/O
                         net (fo=1, routed)           0.000    24.307    game/gm_memory[7][0][3]_i_123_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    24.947 f  game/gm_memory_reg[7][0][3]_i_100/O[3]
                         net (fo=9, routed)           1.174    26.121    game/gm_memory_reg[7][0][3]_i_100_n_4
    SLICE_X44Y60         LUT1 (Prop_lut1_I0_O)        0.306    26.427 r  game/gm_memory[7][0][3]_i_101/O
                         net (fo=1, routed)           0.000    26.427    game/gm_memory[7][0][3]_i_101_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    26.675 f  game/gm_memory_reg[7][0][3]_i_72/O[3]
                         net (fo=10, routed)          2.005    28.679    game/gm_memory_reg[7][0][3]_i_72_n_4
    SLICE_X50Y67         LUT1 (Prop_lut1_I0_O)        0.306    28.985 r  game/gm_memory[7][0][3]_i_73/O
                         net (fo=1, routed)           0.000    28.985    game/gm_memory[7][0][3]_i_73_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.361 r  game/gm_memory_reg[7][0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.361    game/gm_memory_reg[7][0][3]_i_40_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.684 f  game/gm_memory_reg[7][0][3]_i_39/O[1]
                         net (fo=10, routed)          1.437    31.121    game/gm_memory_reg[7][0][3]_i_39_n_6
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.306    31.427 r  game/gm_memory[6][0][3]_i_92/O
                         net (fo=1, routed)           0.000    31.427    game/gm_memory[6][0][3]_i_92_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    32.067 f  game/gm_memory_reg[6][0][3]_i_55/O[3]
                         net (fo=13, routed)          1.691    33.759    game/gm_memory_reg[6][0][3]_i_55_n_4
    SLICE_X60Y74         LUT1 (Prop_lut1_I0_O)        0.306    34.065 r  game/gm_memory[6][5][2]_i_13/O
                         net (fo=1, routed)           0.000    34.065    game/gm_memory[6][5][2]_i_13_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    34.320 f  game/gm_memory_reg[6][5][2]_i_10/O[3]
                         net (fo=11, routed)          1.526    35.845    game/gm_memory_reg[6][5][2]_i_10_n_4
    SLICE_X62Y79         LUT1 (Prop_lut1_I0_O)        0.307    36.152 r  game/gm_memory[8][0][3]_i_76/O
                         net (fo=1, routed)           0.000    36.152    game/gm_memory[8][0][3]_i_76_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.553 r  game/gm_memory_reg[8][0][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.553    game/gm_memory_reg[8][0][3]_i_57_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.775 f  game/gm_memory_reg[9][0][3]_i_56/O[0]
                         net (fo=12, routed)          1.757    38.532    game/gm_memory_reg[9][0][3]_i_56_n_7
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.299    38.831 r  game/gm_memory[3][8][3]_i_29/O
                         net (fo=1, routed)           0.000    38.831    game/gm_memory[3][8][3]_i_29_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.255 f  game/gm_memory_reg[3][8][3]_i_18/O[1]
                         net (fo=7, routed)           0.982    40.237    game/gm_memory_reg[3][8][3]_i_18_n_6
    SLICE_X62Y88         LUT1 (Prop_lut1_I0_O)        0.303    40.540 r  game/gm_memory[3][8][3]_i_21/O
                         net (fo=1, routed)           0.000    40.540    game/gm_memory[3][8][3]_i_21_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    41.120 r  game/gm_memory_reg[3][8][3]_i_14/O[2]
                         net (fo=12, routed)          1.580    42.700    game/gm_memory_reg[3][8][3]_i_14_n_5
    SLICE_X63Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    43.276 r  game/gm_memory_reg[1][0][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.276    game/gm_memory_reg[1][0][3]_i_37_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.610 f  game/gm_memory_reg[2][0][3]_i_40/O[1]
                         net (fo=7, routed)           0.855    44.465    game/gm_memory_reg[2][0][3]_i_40_n_6
    SLICE_X62Y98         LUT1 (Prop_lut1_I0_O)        0.303    44.768 r  game/gm_memory[1][0][3]_i_43/O
                         net (fo=1, routed)           0.000    44.768    game/gm_memory[1][0][3]_i_43_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.408 f  game/gm_memory_reg[1][0][3]_i_32/O[3]
                         net (fo=8, routed)           0.835    46.242    game/gm_memory_reg[1][0][3]_i_32_n_4
    SLICE_X65Y97         LUT4 (Prop_lut4_I3_O)        0.306    46.548 f  game/gm_memory[8][2][3]_i_35/O
                         net (fo=1, routed)           0.433    46.981    game/gm_memory[8][2][3]_i_35_n_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.124    47.105 r  game/gm_memory[8][2][3]_i_23/O
                         net (fo=2, routed)           1.697    48.802    game/gm_memory[8][2][3]_i_23_n_0
    SLICE_X53Y82         LUT3 (Prop_lut3_I0_O)        0.152    48.954 f  game/gm_memory[8][2][3]_i_16/O
                         net (fo=4, routed)           1.836    50.790    game/gm_memory[8][2][3]_i_16_n_0
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.354    51.144 f  game/gm_memory[7][0][3]_i_23/O
                         net (fo=10, routed)          1.088    52.232    game/gm_memory[7][0][3]_i_23_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I0_O)        0.355    52.587 r  game/gm_memory[7][0][3]_i_13/O
                         net (fo=5, routed)           1.387    53.974    game/gm_memory[7][0][3]_i_13_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I4_O)        0.327    54.301 r  game/gm_memory[7][0][3]_i_4/O
                         net (fo=10, routed)          3.333    57.634    game/gm_memory[7][0][3]_i_4_n_0
    SLICE_X46Y125        LUT6 (Prop_lut6_I5_O)        0.124    57.758 r  game/gm_memory[7][2][3]_i_1/O
                         net (fo=4, routed)           1.829    59.587    game/gm_memory[7][2][3]_i_1_n_0
    SLICE_X52Y95         FDRE                                         r  game/gm_memory_reg[7][2][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[19][6][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[7][2][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.587ns  (logic 16.635ns (27.917%)  route 42.952ns (72.083%))
  Logic Levels:           48  (CARRY4=22 FDRE=1 LUT1=13 LUT3=4 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE                         0.000     0.000 r  game/gm_memory_reg[19][6][2]/C
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game/gm_memory_reg[19][6][2]/Q
                         net (fo=11, routed)          2.323     2.779    game/gm_memory_reg_n_0_[19][6][2]
    SLICE_X29Y122        LUT4 (Prop_lut4_I1_O)        0.124     2.903 f  game/gm_score2_i_187/O
                         net (fo=2, routed)           0.994     3.897    game/gm_score2_i_187_n_0
    SLICE_X25Y111        LUT5 (Prop_lut5_I4_O)        0.150     4.047 f  game/gm_score2_i_88/O
                         net (fo=1, routed)           0.793     4.840    game/gm_score2_i_88_n_0
    SLICE_X27Y111        LUT5 (Prop_lut5_I4_O)        0.332     5.172 r  game/gm_score2_i_27/O
                         net (fo=19, routed)          4.114     9.286    game/gm_score2_i_27_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.150     9.436 r  game/gm_memory[15][0][3]_i_106/O
                         net (fo=34, routed)          1.135    10.571    game/write_row[0]
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.326    10.897 r  game/gm_memory[15][0][3]_i_56/O
                         net (fo=17, routed)          2.145    13.043    game/gm_memory[15][0][3]_i_101_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    13.568 r  game/gm_memory_reg[15][0][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.568    game/gm_memory_reg[15][0][3]_i_53_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.902 f  game/gm_memory_reg[19][0][3]_i_46/O[1]
                         net (fo=18, routed)          0.830    14.732    game/gm_memory_reg[19][0][3]_i_46_n_6
    SLICE_X11Y66         LUT1 (Prop_lut1_I0_O)        0.303    15.035 r  game/gm_memory[19][0][3]_i_49/O
                         net (fo=1, routed)           0.000    15.035    game/gm_memory[19][0][3]_i_49_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.615 f  game/gm_memory_reg[19][0][3]_i_23/O[2]
                         net (fo=16, routed)          0.993    16.608    game/gm_memory_reg[19][0][3]_i_23_n_5
    SLICE_X14Y67         LUT1 (Prop_lut1_I0_O)        0.302    16.910 r  game/gm_memory[19][0][3]_i_95/O
                         net (fo=1, routed)           0.000    16.910    game/gm_memory[19][0][3]_i_95_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.290 r  game/gm_memory_reg[19][0][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    17.290    game/gm_memory_reg[19][0][3]_i_68_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.613 f  game/gm_memory_reg[13][2][3]_i_43/O[1]
                         net (fo=9, routed)           1.596    19.209    game/gm_memory_reg[13][2][3]_i_43_n_6
    SLICE_X31Y64         LUT1 (Prop_lut1_I0_O)        0.306    19.515 r  game/gm_memory[10][0][3]_i_114/O
                         net (fo=1, routed)           0.000    19.515    game/gm_memory[10][0][3]_i_114_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.065 r  game/gm_memory_reg[10][0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    20.065    game/gm_memory_reg[10][0][3]_i_91_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.378 f  game/gm_memory_reg[13][0][3]_i_96/O[3]
                         net (fo=8, routed)           1.416    21.794    game/gm_memory_reg[13][0][3]_i_96_n_4
    SLICE_X35Y61         LUT1 (Prop_lut1_I0_O)        0.306    22.100 r  game/gm_memory[15][0][3]_i_144/O
                         net (fo=1, routed)           0.000    22.100    game/gm_memory[15][0][3]_i_144_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.501 r  game/gm_memory_reg[15][0][3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.501    game/gm_memory_reg[15][0][3]_i_113_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.835 f  game/gm_memory_reg[10][0][3]_i_63/O[1]
                         net (fo=8, routed)           1.169    24.004    game/gm_memory_reg[10][0][3]_i_63_n_6
    SLICE_X39Y60         LUT1 (Prop_lut1_I0_O)        0.303    24.307 r  game/gm_memory[7][0][3]_i_123/O
                         net (fo=1, routed)           0.000    24.307    game/gm_memory[7][0][3]_i_123_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    24.947 f  game/gm_memory_reg[7][0][3]_i_100/O[3]
                         net (fo=9, routed)           1.174    26.121    game/gm_memory_reg[7][0][3]_i_100_n_4
    SLICE_X44Y60         LUT1 (Prop_lut1_I0_O)        0.306    26.427 r  game/gm_memory[7][0][3]_i_101/O
                         net (fo=1, routed)           0.000    26.427    game/gm_memory[7][0][3]_i_101_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    26.675 f  game/gm_memory_reg[7][0][3]_i_72/O[3]
                         net (fo=10, routed)          2.005    28.679    game/gm_memory_reg[7][0][3]_i_72_n_4
    SLICE_X50Y67         LUT1 (Prop_lut1_I0_O)        0.306    28.985 r  game/gm_memory[7][0][3]_i_73/O
                         net (fo=1, routed)           0.000    28.985    game/gm_memory[7][0][3]_i_73_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.361 r  game/gm_memory_reg[7][0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.361    game/gm_memory_reg[7][0][3]_i_40_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.684 f  game/gm_memory_reg[7][0][3]_i_39/O[1]
                         net (fo=10, routed)          1.437    31.121    game/gm_memory_reg[7][0][3]_i_39_n_6
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.306    31.427 r  game/gm_memory[6][0][3]_i_92/O
                         net (fo=1, routed)           0.000    31.427    game/gm_memory[6][0][3]_i_92_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    32.067 f  game/gm_memory_reg[6][0][3]_i_55/O[3]
                         net (fo=13, routed)          1.691    33.759    game/gm_memory_reg[6][0][3]_i_55_n_4
    SLICE_X60Y74         LUT1 (Prop_lut1_I0_O)        0.306    34.065 r  game/gm_memory[6][5][2]_i_13/O
                         net (fo=1, routed)           0.000    34.065    game/gm_memory[6][5][2]_i_13_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    34.320 f  game/gm_memory_reg[6][5][2]_i_10/O[3]
                         net (fo=11, routed)          1.526    35.845    game/gm_memory_reg[6][5][2]_i_10_n_4
    SLICE_X62Y79         LUT1 (Prop_lut1_I0_O)        0.307    36.152 r  game/gm_memory[8][0][3]_i_76/O
                         net (fo=1, routed)           0.000    36.152    game/gm_memory[8][0][3]_i_76_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.553 r  game/gm_memory_reg[8][0][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.553    game/gm_memory_reg[8][0][3]_i_57_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.775 f  game/gm_memory_reg[9][0][3]_i_56/O[0]
                         net (fo=12, routed)          1.757    38.532    game/gm_memory_reg[9][0][3]_i_56_n_7
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.299    38.831 r  game/gm_memory[3][8][3]_i_29/O
                         net (fo=1, routed)           0.000    38.831    game/gm_memory[3][8][3]_i_29_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.255 f  game/gm_memory_reg[3][8][3]_i_18/O[1]
                         net (fo=7, routed)           0.982    40.237    game/gm_memory_reg[3][8][3]_i_18_n_6
    SLICE_X62Y88         LUT1 (Prop_lut1_I0_O)        0.303    40.540 r  game/gm_memory[3][8][3]_i_21/O
                         net (fo=1, routed)           0.000    40.540    game/gm_memory[3][8][3]_i_21_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    41.120 r  game/gm_memory_reg[3][8][3]_i_14/O[2]
                         net (fo=12, routed)          1.580    42.700    game/gm_memory_reg[3][8][3]_i_14_n_5
    SLICE_X63Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    43.276 r  game/gm_memory_reg[1][0][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.276    game/gm_memory_reg[1][0][3]_i_37_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.610 f  game/gm_memory_reg[2][0][3]_i_40/O[1]
                         net (fo=7, routed)           0.855    44.465    game/gm_memory_reg[2][0][3]_i_40_n_6
    SLICE_X62Y98         LUT1 (Prop_lut1_I0_O)        0.303    44.768 r  game/gm_memory[1][0][3]_i_43/O
                         net (fo=1, routed)           0.000    44.768    game/gm_memory[1][0][3]_i_43_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.408 f  game/gm_memory_reg[1][0][3]_i_32/O[3]
                         net (fo=8, routed)           0.835    46.242    game/gm_memory_reg[1][0][3]_i_32_n_4
    SLICE_X65Y97         LUT4 (Prop_lut4_I3_O)        0.306    46.548 f  game/gm_memory[8][2][3]_i_35/O
                         net (fo=1, routed)           0.433    46.981    game/gm_memory[8][2][3]_i_35_n_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.124    47.105 r  game/gm_memory[8][2][3]_i_23/O
                         net (fo=2, routed)           1.697    48.802    game/gm_memory[8][2][3]_i_23_n_0
    SLICE_X53Y82         LUT3 (Prop_lut3_I0_O)        0.152    48.954 f  game/gm_memory[8][2][3]_i_16/O
                         net (fo=4, routed)           1.836    50.790    game/gm_memory[8][2][3]_i_16_n_0
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.354    51.144 f  game/gm_memory[7][0][3]_i_23/O
                         net (fo=10, routed)          1.088    52.232    game/gm_memory[7][0][3]_i_23_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I0_O)        0.355    52.587 r  game/gm_memory[7][0][3]_i_13/O
                         net (fo=5, routed)           1.387    53.974    game/gm_memory[7][0][3]_i_13_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I4_O)        0.327    54.301 r  game/gm_memory[7][0][3]_i_4/O
                         net (fo=10, routed)          3.333    57.634    game/gm_memory[7][0][3]_i_4_n_0
    SLICE_X46Y125        LUT6 (Prop_lut6_I5_O)        0.124    57.758 r  game/gm_memory[7][2][3]_i_1/O
                         net (fo=4, routed)           1.829    59.587    game/gm_memory[7][2][3]_i_1_n_0
    SLICE_X52Y95         FDRE                                         r  game/gm_memory_reg[7][2][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[19][6][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[7][0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.516ns  (logic 16.635ns (27.951%)  route 42.881ns (72.049%))
  Logic Levels:           48  (CARRY4=22 FDRE=1 LUT1=13 LUT3=4 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE                         0.000     0.000 r  game/gm_memory_reg[19][6][2]/C
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game/gm_memory_reg[19][6][2]/Q
                         net (fo=11, routed)          2.323     2.779    game/gm_memory_reg_n_0_[19][6][2]
    SLICE_X29Y122        LUT4 (Prop_lut4_I1_O)        0.124     2.903 f  game/gm_score2_i_187/O
                         net (fo=2, routed)           0.994     3.897    game/gm_score2_i_187_n_0
    SLICE_X25Y111        LUT5 (Prop_lut5_I4_O)        0.150     4.047 f  game/gm_score2_i_88/O
                         net (fo=1, routed)           0.793     4.840    game/gm_score2_i_88_n_0
    SLICE_X27Y111        LUT5 (Prop_lut5_I4_O)        0.332     5.172 r  game/gm_score2_i_27/O
                         net (fo=19, routed)          4.114     9.286    game/gm_score2_i_27_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.150     9.436 r  game/gm_memory[15][0][3]_i_106/O
                         net (fo=34, routed)          1.135    10.571    game/write_row[0]
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.326    10.897 r  game/gm_memory[15][0][3]_i_56/O
                         net (fo=17, routed)          2.145    13.043    game/gm_memory[15][0][3]_i_101_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    13.568 r  game/gm_memory_reg[15][0][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.568    game/gm_memory_reg[15][0][3]_i_53_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.902 f  game/gm_memory_reg[19][0][3]_i_46/O[1]
                         net (fo=18, routed)          0.830    14.732    game/gm_memory_reg[19][0][3]_i_46_n_6
    SLICE_X11Y66         LUT1 (Prop_lut1_I0_O)        0.303    15.035 r  game/gm_memory[19][0][3]_i_49/O
                         net (fo=1, routed)           0.000    15.035    game/gm_memory[19][0][3]_i_49_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.615 f  game/gm_memory_reg[19][0][3]_i_23/O[2]
                         net (fo=16, routed)          0.993    16.608    game/gm_memory_reg[19][0][3]_i_23_n_5
    SLICE_X14Y67         LUT1 (Prop_lut1_I0_O)        0.302    16.910 r  game/gm_memory[19][0][3]_i_95/O
                         net (fo=1, routed)           0.000    16.910    game/gm_memory[19][0][3]_i_95_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.290 r  game/gm_memory_reg[19][0][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    17.290    game/gm_memory_reg[19][0][3]_i_68_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.613 f  game/gm_memory_reg[13][2][3]_i_43/O[1]
                         net (fo=9, routed)           1.596    19.209    game/gm_memory_reg[13][2][3]_i_43_n_6
    SLICE_X31Y64         LUT1 (Prop_lut1_I0_O)        0.306    19.515 r  game/gm_memory[10][0][3]_i_114/O
                         net (fo=1, routed)           0.000    19.515    game/gm_memory[10][0][3]_i_114_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.065 r  game/gm_memory_reg[10][0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    20.065    game/gm_memory_reg[10][0][3]_i_91_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.378 f  game/gm_memory_reg[13][0][3]_i_96/O[3]
                         net (fo=8, routed)           1.416    21.794    game/gm_memory_reg[13][0][3]_i_96_n_4
    SLICE_X35Y61         LUT1 (Prop_lut1_I0_O)        0.306    22.100 r  game/gm_memory[15][0][3]_i_144/O
                         net (fo=1, routed)           0.000    22.100    game/gm_memory[15][0][3]_i_144_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.501 r  game/gm_memory_reg[15][0][3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.501    game/gm_memory_reg[15][0][3]_i_113_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.835 f  game/gm_memory_reg[10][0][3]_i_63/O[1]
                         net (fo=8, routed)           1.169    24.004    game/gm_memory_reg[10][0][3]_i_63_n_6
    SLICE_X39Y60         LUT1 (Prop_lut1_I0_O)        0.303    24.307 r  game/gm_memory[7][0][3]_i_123/O
                         net (fo=1, routed)           0.000    24.307    game/gm_memory[7][0][3]_i_123_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    24.947 f  game/gm_memory_reg[7][0][3]_i_100/O[3]
                         net (fo=9, routed)           1.174    26.121    game/gm_memory_reg[7][0][3]_i_100_n_4
    SLICE_X44Y60         LUT1 (Prop_lut1_I0_O)        0.306    26.427 r  game/gm_memory[7][0][3]_i_101/O
                         net (fo=1, routed)           0.000    26.427    game/gm_memory[7][0][3]_i_101_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    26.675 f  game/gm_memory_reg[7][0][3]_i_72/O[3]
                         net (fo=10, routed)          2.005    28.679    game/gm_memory_reg[7][0][3]_i_72_n_4
    SLICE_X50Y67         LUT1 (Prop_lut1_I0_O)        0.306    28.985 r  game/gm_memory[7][0][3]_i_73/O
                         net (fo=1, routed)           0.000    28.985    game/gm_memory[7][0][3]_i_73_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.361 r  game/gm_memory_reg[7][0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.361    game/gm_memory_reg[7][0][3]_i_40_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.684 f  game/gm_memory_reg[7][0][3]_i_39/O[1]
                         net (fo=10, routed)          1.437    31.121    game/gm_memory_reg[7][0][3]_i_39_n_6
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.306    31.427 r  game/gm_memory[6][0][3]_i_92/O
                         net (fo=1, routed)           0.000    31.427    game/gm_memory[6][0][3]_i_92_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    32.067 f  game/gm_memory_reg[6][0][3]_i_55/O[3]
                         net (fo=13, routed)          1.691    33.759    game/gm_memory_reg[6][0][3]_i_55_n_4
    SLICE_X60Y74         LUT1 (Prop_lut1_I0_O)        0.306    34.065 r  game/gm_memory[6][5][2]_i_13/O
                         net (fo=1, routed)           0.000    34.065    game/gm_memory[6][5][2]_i_13_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    34.320 f  game/gm_memory_reg[6][5][2]_i_10/O[3]
                         net (fo=11, routed)          1.526    35.845    game/gm_memory_reg[6][5][2]_i_10_n_4
    SLICE_X62Y79         LUT1 (Prop_lut1_I0_O)        0.307    36.152 r  game/gm_memory[8][0][3]_i_76/O
                         net (fo=1, routed)           0.000    36.152    game/gm_memory[8][0][3]_i_76_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.553 r  game/gm_memory_reg[8][0][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.553    game/gm_memory_reg[8][0][3]_i_57_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.775 f  game/gm_memory_reg[9][0][3]_i_56/O[0]
                         net (fo=12, routed)          1.757    38.532    game/gm_memory_reg[9][0][3]_i_56_n_7
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.299    38.831 r  game/gm_memory[3][8][3]_i_29/O
                         net (fo=1, routed)           0.000    38.831    game/gm_memory[3][8][3]_i_29_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.255 f  game/gm_memory_reg[3][8][3]_i_18/O[1]
                         net (fo=7, routed)           0.982    40.237    game/gm_memory_reg[3][8][3]_i_18_n_6
    SLICE_X62Y88         LUT1 (Prop_lut1_I0_O)        0.303    40.540 r  game/gm_memory[3][8][3]_i_21/O
                         net (fo=1, routed)           0.000    40.540    game/gm_memory[3][8][3]_i_21_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    41.120 r  game/gm_memory_reg[3][8][3]_i_14/O[2]
                         net (fo=12, routed)          1.580    42.700    game/gm_memory_reg[3][8][3]_i_14_n_5
    SLICE_X63Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    43.276 r  game/gm_memory_reg[1][0][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.276    game/gm_memory_reg[1][0][3]_i_37_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.610 f  game/gm_memory_reg[2][0][3]_i_40/O[1]
                         net (fo=7, routed)           0.855    44.465    game/gm_memory_reg[2][0][3]_i_40_n_6
    SLICE_X62Y98         LUT1 (Prop_lut1_I0_O)        0.303    44.768 r  game/gm_memory[1][0][3]_i_43/O
                         net (fo=1, routed)           0.000    44.768    game/gm_memory[1][0][3]_i_43_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.408 f  game/gm_memory_reg[1][0][3]_i_32/O[3]
                         net (fo=8, routed)           0.835    46.242    game/gm_memory_reg[1][0][3]_i_32_n_4
    SLICE_X65Y97         LUT4 (Prop_lut4_I3_O)        0.306    46.548 f  game/gm_memory[8][2][3]_i_35/O
                         net (fo=1, routed)           0.433    46.981    game/gm_memory[8][2][3]_i_35_n_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.124    47.105 r  game/gm_memory[8][2][3]_i_23/O
                         net (fo=2, routed)           1.697    48.802    game/gm_memory[8][2][3]_i_23_n_0
    SLICE_X53Y82         LUT3 (Prop_lut3_I0_O)        0.152    48.954 f  game/gm_memory[8][2][3]_i_16/O
                         net (fo=4, routed)           1.836    50.790    game/gm_memory[8][2][3]_i_16_n_0
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.354    51.144 f  game/gm_memory[7][0][3]_i_23/O
                         net (fo=10, routed)          1.088    52.232    game/gm_memory[7][0][3]_i_23_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I0_O)        0.355    52.587 r  game/gm_memory[7][0][3]_i_13/O
                         net (fo=5, routed)           1.387    53.974    game/gm_memory[7][0][3]_i_13_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I4_O)        0.327    54.301 r  game/gm_memory[7][0][3]_i_4/O
                         net (fo=10, routed)          3.323    57.624    game/gm_memory[7][0][3]_i_4_n_0
    SLICE_X46Y125        LUT6 (Prop_lut6_I5_O)        0.124    57.748 r  game/gm_memory[7][0][3]_i_1/O
                         net (fo=4, routed)           1.768    59.516    game/gm_memory[7][0][3]_i_1_n_0
    SLICE_X49Y97         FDRE                                         r  game/gm_memory_reg[7][0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[19][6][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[7][0][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.516ns  (logic 16.635ns (27.951%)  route 42.881ns (72.049%))
  Logic Levels:           48  (CARRY4=22 FDRE=1 LUT1=13 LUT3=4 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE                         0.000     0.000 r  game/gm_memory_reg[19][6][2]/C
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game/gm_memory_reg[19][6][2]/Q
                         net (fo=11, routed)          2.323     2.779    game/gm_memory_reg_n_0_[19][6][2]
    SLICE_X29Y122        LUT4 (Prop_lut4_I1_O)        0.124     2.903 f  game/gm_score2_i_187/O
                         net (fo=2, routed)           0.994     3.897    game/gm_score2_i_187_n_0
    SLICE_X25Y111        LUT5 (Prop_lut5_I4_O)        0.150     4.047 f  game/gm_score2_i_88/O
                         net (fo=1, routed)           0.793     4.840    game/gm_score2_i_88_n_0
    SLICE_X27Y111        LUT5 (Prop_lut5_I4_O)        0.332     5.172 r  game/gm_score2_i_27/O
                         net (fo=19, routed)          4.114     9.286    game/gm_score2_i_27_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.150     9.436 r  game/gm_memory[15][0][3]_i_106/O
                         net (fo=34, routed)          1.135    10.571    game/write_row[0]
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.326    10.897 r  game/gm_memory[15][0][3]_i_56/O
                         net (fo=17, routed)          2.145    13.043    game/gm_memory[15][0][3]_i_101_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    13.568 r  game/gm_memory_reg[15][0][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.568    game/gm_memory_reg[15][0][3]_i_53_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.902 f  game/gm_memory_reg[19][0][3]_i_46/O[1]
                         net (fo=18, routed)          0.830    14.732    game/gm_memory_reg[19][0][3]_i_46_n_6
    SLICE_X11Y66         LUT1 (Prop_lut1_I0_O)        0.303    15.035 r  game/gm_memory[19][0][3]_i_49/O
                         net (fo=1, routed)           0.000    15.035    game/gm_memory[19][0][3]_i_49_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.615 f  game/gm_memory_reg[19][0][3]_i_23/O[2]
                         net (fo=16, routed)          0.993    16.608    game/gm_memory_reg[19][0][3]_i_23_n_5
    SLICE_X14Y67         LUT1 (Prop_lut1_I0_O)        0.302    16.910 r  game/gm_memory[19][0][3]_i_95/O
                         net (fo=1, routed)           0.000    16.910    game/gm_memory[19][0][3]_i_95_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.290 r  game/gm_memory_reg[19][0][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    17.290    game/gm_memory_reg[19][0][3]_i_68_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.613 f  game/gm_memory_reg[13][2][3]_i_43/O[1]
                         net (fo=9, routed)           1.596    19.209    game/gm_memory_reg[13][2][3]_i_43_n_6
    SLICE_X31Y64         LUT1 (Prop_lut1_I0_O)        0.306    19.515 r  game/gm_memory[10][0][3]_i_114/O
                         net (fo=1, routed)           0.000    19.515    game/gm_memory[10][0][3]_i_114_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.065 r  game/gm_memory_reg[10][0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    20.065    game/gm_memory_reg[10][0][3]_i_91_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.378 f  game/gm_memory_reg[13][0][3]_i_96/O[3]
                         net (fo=8, routed)           1.416    21.794    game/gm_memory_reg[13][0][3]_i_96_n_4
    SLICE_X35Y61         LUT1 (Prop_lut1_I0_O)        0.306    22.100 r  game/gm_memory[15][0][3]_i_144/O
                         net (fo=1, routed)           0.000    22.100    game/gm_memory[15][0][3]_i_144_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.501 r  game/gm_memory_reg[15][0][3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.501    game/gm_memory_reg[15][0][3]_i_113_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.835 f  game/gm_memory_reg[10][0][3]_i_63/O[1]
                         net (fo=8, routed)           1.169    24.004    game/gm_memory_reg[10][0][3]_i_63_n_6
    SLICE_X39Y60         LUT1 (Prop_lut1_I0_O)        0.303    24.307 r  game/gm_memory[7][0][3]_i_123/O
                         net (fo=1, routed)           0.000    24.307    game/gm_memory[7][0][3]_i_123_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    24.947 f  game/gm_memory_reg[7][0][3]_i_100/O[3]
                         net (fo=9, routed)           1.174    26.121    game/gm_memory_reg[7][0][3]_i_100_n_4
    SLICE_X44Y60         LUT1 (Prop_lut1_I0_O)        0.306    26.427 r  game/gm_memory[7][0][3]_i_101/O
                         net (fo=1, routed)           0.000    26.427    game/gm_memory[7][0][3]_i_101_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    26.675 f  game/gm_memory_reg[7][0][3]_i_72/O[3]
                         net (fo=10, routed)          2.005    28.679    game/gm_memory_reg[7][0][3]_i_72_n_4
    SLICE_X50Y67         LUT1 (Prop_lut1_I0_O)        0.306    28.985 r  game/gm_memory[7][0][3]_i_73/O
                         net (fo=1, routed)           0.000    28.985    game/gm_memory[7][0][3]_i_73_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.361 r  game/gm_memory_reg[7][0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.361    game/gm_memory_reg[7][0][3]_i_40_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.684 f  game/gm_memory_reg[7][0][3]_i_39/O[1]
                         net (fo=10, routed)          1.437    31.121    game/gm_memory_reg[7][0][3]_i_39_n_6
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.306    31.427 r  game/gm_memory[6][0][3]_i_92/O
                         net (fo=1, routed)           0.000    31.427    game/gm_memory[6][0][3]_i_92_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    32.067 f  game/gm_memory_reg[6][0][3]_i_55/O[3]
                         net (fo=13, routed)          1.691    33.759    game/gm_memory_reg[6][0][3]_i_55_n_4
    SLICE_X60Y74         LUT1 (Prop_lut1_I0_O)        0.306    34.065 r  game/gm_memory[6][5][2]_i_13/O
                         net (fo=1, routed)           0.000    34.065    game/gm_memory[6][5][2]_i_13_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    34.320 f  game/gm_memory_reg[6][5][2]_i_10/O[3]
                         net (fo=11, routed)          1.526    35.845    game/gm_memory_reg[6][5][2]_i_10_n_4
    SLICE_X62Y79         LUT1 (Prop_lut1_I0_O)        0.307    36.152 r  game/gm_memory[8][0][3]_i_76/O
                         net (fo=1, routed)           0.000    36.152    game/gm_memory[8][0][3]_i_76_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.553 r  game/gm_memory_reg[8][0][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.553    game/gm_memory_reg[8][0][3]_i_57_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.775 f  game/gm_memory_reg[9][0][3]_i_56/O[0]
                         net (fo=12, routed)          1.757    38.532    game/gm_memory_reg[9][0][3]_i_56_n_7
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.299    38.831 r  game/gm_memory[3][8][3]_i_29/O
                         net (fo=1, routed)           0.000    38.831    game/gm_memory[3][8][3]_i_29_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.255 f  game/gm_memory_reg[3][8][3]_i_18/O[1]
                         net (fo=7, routed)           0.982    40.237    game/gm_memory_reg[3][8][3]_i_18_n_6
    SLICE_X62Y88         LUT1 (Prop_lut1_I0_O)        0.303    40.540 r  game/gm_memory[3][8][3]_i_21/O
                         net (fo=1, routed)           0.000    40.540    game/gm_memory[3][8][3]_i_21_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    41.120 r  game/gm_memory_reg[3][8][3]_i_14/O[2]
                         net (fo=12, routed)          1.580    42.700    game/gm_memory_reg[3][8][3]_i_14_n_5
    SLICE_X63Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    43.276 r  game/gm_memory_reg[1][0][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.276    game/gm_memory_reg[1][0][3]_i_37_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.610 f  game/gm_memory_reg[2][0][3]_i_40/O[1]
                         net (fo=7, routed)           0.855    44.465    game/gm_memory_reg[2][0][3]_i_40_n_6
    SLICE_X62Y98         LUT1 (Prop_lut1_I0_O)        0.303    44.768 r  game/gm_memory[1][0][3]_i_43/O
                         net (fo=1, routed)           0.000    44.768    game/gm_memory[1][0][3]_i_43_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.408 f  game/gm_memory_reg[1][0][3]_i_32/O[3]
                         net (fo=8, routed)           0.835    46.242    game/gm_memory_reg[1][0][3]_i_32_n_4
    SLICE_X65Y97         LUT4 (Prop_lut4_I3_O)        0.306    46.548 f  game/gm_memory[8][2][3]_i_35/O
                         net (fo=1, routed)           0.433    46.981    game/gm_memory[8][2][3]_i_35_n_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.124    47.105 r  game/gm_memory[8][2][3]_i_23/O
                         net (fo=2, routed)           1.697    48.802    game/gm_memory[8][2][3]_i_23_n_0
    SLICE_X53Y82         LUT3 (Prop_lut3_I0_O)        0.152    48.954 f  game/gm_memory[8][2][3]_i_16/O
                         net (fo=4, routed)           1.836    50.790    game/gm_memory[8][2][3]_i_16_n_0
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.354    51.144 f  game/gm_memory[7][0][3]_i_23/O
                         net (fo=10, routed)          1.088    52.232    game/gm_memory[7][0][3]_i_23_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I0_O)        0.355    52.587 r  game/gm_memory[7][0][3]_i_13/O
                         net (fo=5, routed)           1.387    53.974    game/gm_memory[7][0][3]_i_13_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I4_O)        0.327    54.301 r  game/gm_memory[7][0][3]_i_4/O
                         net (fo=10, routed)          3.323    57.624    game/gm_memory[7][0][3]_i_4_n_0
    SLICE_X46Y125        LUT6 (Prop_lut6_I5_O)        0.124    57.748 r  game/gm_memory[7][0][3]_i_1/O
                         net (fo=4, routed)           1.768    59.516    game/gm_memory[7][0][3]_i_1_n_0
    SLICE_X49Y97         FDRE                                         r  game/gm_memory_reg[7][0][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[19][6][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[15][2][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.240ns  (logic 16.631ns (28.074%)  route 42.609ns (71.926%))
  Logic Levels:           48  (CARRY4=22 FDRE=1 LUT1=13 LUT3=4 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE                         0.000     0.000 r  game/gm_memory_reg[19][6][2]/C
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game/gm_memory_reg[19][6][2]/Q
                         net (fo=11, routed)          2.323     2.779    game/gm_memory_reg_n_0_[19][6][2]
    SLICE_X29Y122        LUT4 (Prop_lut4_I1_O)        0.124     2.903 f  game/gm_score2_i_187/O
                         net (fo=2, routed)           0.994     3.897    game/gm_score2_i_187_n_0
    SLICE_X25Y111        LUT5 (Prop_lut5_I4_O)        0.150     4.047 f  game/gm_score2_i_88/O
                         net (fo=1, routed)           0.793     4.840    game/gm_score2_i_88_n_0
    SLICE_X27Y111        LUT5 (Prop_lut5_I4_O)        0.332     5.172 r  game/gm_score2_i_27/O
                         net (fo=19, routed)          4.114     9.286    game/gm_score2_i_27_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.150     9.436 r  game/gm_memory[15][0][3]_i_106/O
                         net (fo=34, routed)          1.135    10.571    game/write_row[0]
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.326    10.897 r  game/gm_memory[15][0][3]_i_56/O
                         net (fo=17, routed)          2.145    13.043    game/gm_memory[15][0][3]_i_101_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    13.568 r  game/gm_memory_reg[15][0][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.568    game/gm_memory_reg[15][0][3]_i_53_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.902 f  game/gm_memory_reg[19][0][3]_i_46/O[1]
                         net (fo=18, routed)          0.830    14.732    game/gm_memory_reg[19][0][3]_i_46_n_6
    SLICE_X11Y66         LUT1 (Prop_lut1_I0_O)        0.303    15.035 r  game/gm_memory[19][0][3]_i_49/O
                         net (fo=1, routed)           0.000    15.035    game/gm_memory[19][0][3]_i_49_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.615 f  game/gm_memory_reg[19][0][3]_i_23/O[2]
                         net (fo=16, routed)          0.993    16.608    game/gm_memory_reg[19][0][3]_i_23_n_5
    SLICE_X14Y67         LUT1 (Prop_lut1_I0_O)        0.302    16.910 r  game/gm_memory[19][0][3]_i_95/O
                         net (fo=1, routed)           0.000    16.910    game/gm_memory[19][0][3]_i_95_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.290 r  game/gm_memory_reg[19][0][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    17.290    game/gm_memory_reg[19][0][3]_i_68_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.613 f  game/gm_memory_reg[13][2][3]_i_43/O[1]
                         net (fo=9, routed)           1.596    19.209    game/gm_memory_reg[13][2][3]_i_43_n_6
    SLICE_X31Y64         LUT1 (Prop_lut1_I0_O)        0.306    19.515 r  game/gm_memory[10][0][3]_i_114/O
                         net (fo=1, routed)           0.000    19.515    game/gm_memory[10][0][3]_i_114_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.065 r  game/gm_memory_reg[10][0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    20.065    game/gm_memory_reg[10][0][3]_i_91_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.378 f  game/gm_memory_reg[13][0][3]_i_96/O[3]
                         net (fo=8, routed)           1.416    21.794    game/gm_memory_reg[13][0][3]_i_96_n_4
    SLICE_X35Y61         LUT1 (Prop_lut1_I0_O)        0.306    22.100 r  game/gm_memory[15][0][3]_i_144/O
                         net (fo=1, routed)           0.000    22.100    game/gm_memory[15][0][3]_i_144_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.501 r  game/gm_memory_reg[15][0][3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.501    game/gm_memory_reg[15][0][3]_i_113_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.835 f  game/gm_memory_reg[10][0][3]_i_63/O[1]
                         net (fo=8, routed)           1.169    24.004    game/gm_memory_reg[10][0][3]_i_63_n_6
    SLICE_X39Y60         LUT1 (Prop_lut1_I0_O)        0.303    24.307 r  game/gm_memory[7][0][3]_i_123/O
                         net (fo=1, routed)           0.000    24.307    game/gm_memory[7][0][3]_i_123_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    24.947 f  game/gm_memory_reg[7][0][3]_i_100/O[3]
                         net (fo=9, routed)           1.174    26.121    game/gm_memory_reg[7][0][3]_i_100_n_4
    SLICE_X44Y60         LUT1 (Prop_lut1_I0_O)        0.306    26.427 r  game/gm_memory[7][0][3]_i_101/O
                         net (fo=1, routed)           0.000    26.427    game/gm_memory[7][0][3]_i_101_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    26.675 f  game/gm_memory_reg[7][0][3]_i_72/O[3]
                         net (fo=10, routed)          2.005    28.679    game/gm_memory_reg[7][0][3]_i_72_n_4
    SLICE_X50Y67         LUT1 (Prop_lut1_I0_O)        0.306    28.985 r  game/gm_memory[7][0][3]_i_73/O
                         net (fo=1, routed)           0.000    28.985    game/gm_memory[7][0][3]_i_73_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.361 r  game/gm_memory_reg[7][0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.361    game/gm_memory_reg[7][0][3]_i_40_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.684 f  game/gm_memory_reg[7][0][3]_i_39/O[1]
                         net (fo=10, routed)          1.437    31.121    game/gm_memory_reg[7][0][3]_i_39_n_6
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.306    31.427 r  game/gm_memory[6][0][3]_i_92/O
                         net (fo=1, routed)           0.000    31.427    game/gm_memory[6][0][3]_i_92_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    32.067 f  game/gm_memory_reg[6][0][3]_i_55/O[3]
                         net (fo=13, routed)          1.691    33.759    game/gm_memory_reg[6][0][3]_i_55_n_4
    SLICE_X60Y74         LUT1 (Prop_lut1_I0_O)        0.306    34.065 r  game/gm_memory[6][5][2]_i_13/O
                         net (fo=1, routed)           0.000    34.065    game/gm_memory[6][5][2]_i_13_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    34.320 f  game/gm_memory_reg[6][5][2]_i_10/O[3]
                         net (fo=11, routed)          1.526    35.845    game/gm_memory_reg[6][5][2]_i_10_n_4
    SLICE_X62Y79         LUT1 (Prop_lut1_I0_O)        0.307    36.152 r  game/gm_memory[8][0][3]_i_76/O
                         net (fo=1, routed)           0.000    36.152    game/gm_memory[8][0][3]_i_76_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.553 r  game/gm_memory_reg[8][0][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.553    game/gm_memory_reg[8][0][3]_i_57_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.775 f  game/gm_memory_reg[9][0][3]_i_56/O[0]
                         net (fo=12, routed)          1.757    38.532    game/gm_memory_reg[9][0][3]_i_56_n_7
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.299    38.831 r  game/gm_memory[3][8][3]_i_29/O
                         net (fo=1, routed)           0.000    38.831    game/gm_memory[3][8][3]_i_29_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.255 f  game/gm_memory_reg[3][8][3]_i_18/O[1]
                         net (fo=7, routed)           0.982    40.237    game/gm_memory_reg[3][8][3]_i_18_n_6
    SLICE_X62Y88         LUT1 (Prop_lut1_I0_O)        0.303    40.540 r  game/gm_memory[3][8][3]_i_21/O
                         net (fo=1, routed)           0.000    40.540    game/gm_memory[3][8][3]_i_21_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    41.120 r  game/gm_memory_reg[3][8][3]_i_14/O[2]
                         net (fo=12, routed)          1.580    42.700    game/gm_memory_reg[3][8][3]_i_14_n_5
    SLICE_X63Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    43.276 r  game/gm_memory_reg[1][0][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.276    game/gm_memory_reg[1][0][3]_i_37_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.610 f  game/gm_memory_reg[2][0][3]_i_40/O[1]
                         net (fo=7, routed)           0.855    44.465    game/gm_memory_reg[2][0][3]_i_40_n_6
    SLICE_X62Y98         LUT1 (Prop_lut1_I0_O)        0.303    44.768 r  game/gm_memory[1][0][3]_i_43/O
                         net (fo=1, routed)           0.000    44.768    game/gm_memory[1][0][3]_i_43_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.408 f  game/gm_memory_reg[1][0][3]_i_32/O[3]
                         net (fo=8, routed)           0.835    46.242    game/gm_memory_reg[1][0][3]_i_32_n_4
    SLICE_X65Y97         LUT4 (Prop_lut4_I3_O)        0.306    46.548 f  game/gm_memory[8][2][3]_i_35/O
                         net (fo=1, routed)           0.433    46.981    game/gm_memory[8][2][3]_i_35_n_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.124    47.105 r  game/gm_memory[8][2][3]_i_23/O
                         net (fo=2, routed)           1.697    48.802    game/gm_memory[8][2][3]_i_23_n_0
    SLICE_X53Y82         LUT3 (Prop_lut3_I0_O)        0.152    48.954 f  game/gm_memory[8][2][3]_i_16/O
                         net (fo=4, routed)           1.836    50.790    game/gm_memory[8][2][3]_i_16_n_0
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.354    51.144 f  game/gm_memory[7][0][3]_i_23/O
                         net (fo=10, routed)          1.192    52.336    game/gm_memory[7][0][3]_i_23_n_0
    SLICE_X36Y67         LUT4 (Prop_lut4_I3_O)        0.352    52.688 r  game/gm_memory[15][0][3]_i_15/O
                         net (fo=9, routed)           1.322    54.009    game/gm_memory[15][0][3]_i_15_n_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I5_O)        0.326    54.335 r  game/gm_memory[15][0][3]_i_4/O
                         net (fo=10, routed)          2.820    57.155    game/gm_memory[15][0][3]_i_4_n_0
    SLICE_X17Y105        LUT6 (Prop_lut6_I5_O)        0.124    57.279 r  game/gm_memory[15][2][3]_i_1/O
                         net (fo=4, routed)           1.961    59.240    game/gm_memory[15][2][3]_i_1_n_0
    SLICE_X30Y71         FDRE                                         r  game/gm_memory_reg[15][2][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[19][6][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[15][2][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.240ns  (logic 16.631ns (28.074%)  route 42.609ns (71.926%))
  Logic Levels:           48  (CARRY4=22 FDRE=1 LUT1=13 LUT3=4 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE                         0.000     0.000 r  game/gm_memory_reg[19][6][2]/C
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game/gm_memory_reg[19][6][2]/Q
                         net (fo=11, routed)          2.323     2.779    game/gm_memory_reg_n_0_[19][6][2]
    SLICE_X29Y122        LUT4 (Prop_lut4_I1_O)        0.124     2.903 f  game/gm_score2_i_187/O
                         net (fo=2, routed)           0.994     3.897    game/gm_score2_i_187_n_0
    SLICE_X25Y111        LUT5 (Prop_lut5_I4_O)        0.150     4.047 f  game/gm_score2_i_88/O
                         net (fo=1, routed)           0.793     4.840    game/gm_score2_i_88_n_0
    SLICE_X27Y111        LUT5 (Prop_lut5_I4_O)        0.332     5.172 r  game/gm_score2_i_27/O
                         net (fo=19, routed)          4.114     9.286    game/gm_score2_i_27_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.150     9.436 r  game/gm_memory[15][0][3]_i_106/O
                         net (fo=34, routed)          1.135    10.571    game/write_row[0]
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.326    10.897 r  game/gm_memory[15][0][3]_i_56/O
                         net (fo=17, routed)          2.145    13.043    game/gm_memory[15][0][3]_i_101_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    13.568 r  game/gm_memory_reg[15][0][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.568    game/gm_memory_reg[15][0][3]_i_53_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.902 f  game/gm_memory_reg[19][0][3]_i_46/O[1]
                         net (fo=18, routed)          0.830    14.732    game/gm_memory_reg[19][0][3]_i_46_n_6
    SLICE_X11Y66         LUT1 (Prop_lut1_I0_O)        0.303    15.035 r  game/gm_memory[19][0][3]_i_49/O
                         net (fo=1, routed)           0.000    15.035    game/gm_memory[19][0][3]_i_49_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.615 f  game/gm_memory_reg[19][0][3]_i_23/O[2]
                         net (fo=16, routed)          0.993    16.608    game/gm_memory_reg[19][0][3]_i_23_n_5
    SLICE_X14Y67         LUT1 (Prop_lut1_I0_O)        0.302    16.910 r  game/gm_memory[19][0][3]_i_95/O
                         net (fo=1, routed)           0.000    16.910    game/gm_memory[19][0][3]_i_95_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.290 r  game/gm_memory_reg[19][0][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    17.290    game/gm_memory_reg[19][0][3]_i_68_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.613 f  game/gm_memory_reg[13][2][3]_i_43/O[1]
                         net (fo=9, routed)           1.596    19.209    game/gm_memory_reg[13][2][3]_i_43_n_6
    SLICE_X31Y64         LUT1 (Prop_lut1_I0_O)        0.306    19.515 r  game/gm_memory[10][0][3]_i_114/O
                         net (fo=1, routed)           0.000    19.515    game/gm_memory[10][0][3]_i_114_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.065 r  game/gm_memory_reg[10][0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    20.065    game/gm_memory_reg[10][0][3]_i_91_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.378 f  game/gm_memory_reg[13][0][3]_i_96/O[3]
                         net (fo=8, routed)           1.416    21.794    game/gm_memory_reg[13][0][3]_i_96_n_4
    SLICE_X35Y61         LUT1 (Prop_lut1_I0_O)        0.306    22.100 r  game/gm_memory[15][0][3]_i_144/O
                         net (fo=1, routed)           0.000    22.100    game/gm_memory[15][0][3]_i_144_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.501 r  game/gm_memory_reg[15][0][3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.501    game/gm_memory_reg[15][0][3]_i_113_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.835 f  game/gm_memory_reg[10][0][3]_i_63/O[1]
                         net (fo=8, routed)           1.169    24.004    game/gm_memory_reg[10][0][3]_i_63_n_6
    SLICE_X39Y60         LUT1 (Prop_lut1_I0_O)        0.303    24.307 r  game/gm_memory[7][0][3]_i_123/O
                         net (fo=1, routed)           0.000    24.307    game/gm_memory[7][0][3]_i_123_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    24.947 f  game/gm_memory_reg[7][0][3]_i_100/O[3]
                         net (fo=9, routed)           1.174    26.121    game/gm_memory_reg[7][0][3]_i_100_n_4
    SLICE_X44Y60         LUT1 (Prop_lut1_I0_O)        0.306    26.427 r  game/gm_memory[7][0][3]_i_101/O
                         net (fo=1, routed)           0.000    26.427    game/gm_memory[7][0][3]_i_101_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    26.675 f  game/gm_memory_reg[7][0][3]_i_72/O[3]
                         net (fo=10, routed)          2.005    28.679    game/gm_memory_reg[7][0][3]_i_72_n_4
    SLICE_X50Y67         LUT1 (Prop_lut1_I0_O)        0.306    28.985 r  game/gm_memory[7][0][3]_i_73/O
                         net (fo=1, routed)           0.000    28.985    game/gm_memory[7][0][3]_i_73_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.361 r  game/gm_memory_reg[7][0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.361    game/gm_memory_reg[7][0][3]_i_40_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.684 f  game/gm_memory_reg[7][0][3]_i_39/O[1]
                         net (fo=10, routed)          1.437    31.121    game/gm_memory_reg[7][0][3]_i_39_n_6
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.306    31.427 r  game/gm_memory[6][0][3]_i_92/O
                         net (fo=1, routed)           0.000    31.427    game/gm_memory[6][0][3]_i_92_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    32.067 f  game/gm_memory_reg[6][0][3]_i_55/O[3]
                         net (fo=13, routed)          1.691    33.759    game/gm_memory_reg[6][0][3]_i_55_n_4
    SLICE_X60Y74         LUT1 (Prop_lut1_I0_O)        0.306    34.065 r  game/gm_memory[6][5][2]_i_13/O
                         net (fo=1, routed)           0.000    34.065    game/gm_memory[6][5][2]_i_13_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    34.320 f  game/gm_memory_reg[6][5][2]_i_10/O[3]
                         net (fo=11, routed)          1.526    35.845    game/gm_memory_reg[6][5][2]_i_10_n_4
    SLICE_X62Y79         LUT1 (Prop_lut1_I0_O)        0.307    36.152 r  game/gm_memory[8][0][3]_i_76/O
                         net (fo=1, routed)           0.000    36.152    game/gm_memory[8][0][3]_i_76_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.553 r  game/gm_memory_reg[8][0][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.553    game/gm_memory_reg[8][0][3]_i_57_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.775 f  game/gm_memory_reg[9][0][3]_i_56/O[0]
                         net (fo=12, routed)          1.757    38.532    game/gm_memory_reg[9][0][3]_i_56_n_7
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.299    38.831 r  game/gm_memory[3][8][3]_i_29/O
                         net (fo=1, routed)           0.000    38.831    game/gm_memory[3][8][3]_i_29_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.255 f  game/gm_memory_reg[3][8][3]_i_18/O[1]
                         net (fo=7, routed)           0.982    40.237    game/gm_memory_reg[3][8][3]_i_18_n_6
    SLICE_X62Y88         LUT1 (Prop_lut1_I0_O)        0.303    40.540 r  game/gm_memory[3][8][3]_i_21/O
                         net (fo=1, routed)           0.000    40.540    game/gm_memory[3][8][3]_i_21_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    41.120 r  game/gm_memory_reg[3][8][3]_i_14/O[2]
                         net (fo=12, routed)          1.580    42.700    game/gm_memory_reg[3][8][3]_i_14_n_5
    SLICE_X63Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    43.276 r  game/gm_memory_reg[1][0][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.276    game/gm_memory_reg[1][0][3]_i_37_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.610 f  game/gm_memory_reg[2][0][3]_i_40/O[1]
                         net (fo=7, routed)           0.855    44.465    game/gm_memory_reg[2][0][3]_i_40_n_6
    SLICE_X62Y98         LUT1 (Prop_lut1_I0_O)        0.303    44.768 r  game/gm_memory[1][0][3]_i_43/O
                         net (fo=1, routed)           0.000    44.768    game/gm_memory[1][0][3]_i_43_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.408 f  game/gm_memory_reg[1][0][3]_i_32/O[3]
                         net (fo=8, routed)           0.835    46.242    game/gm_memory_reg[1][0][3]_i_32_n_4
    SLICE_X65Y97         LUT4 (Prop_lut4_I3_O)        0.306    46.548 f  game/gm_memory[8][2][3]_i_35/O
                         net (fo=1, routed)           0.433    46.981    game/gm_memory[8][2][3]_i_35_n_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.124    47.105 r  game/gm_memory[8][2][3]_i_23/O
                         net (fo=2, routed)           1.697    48.802    game/gm_memory[8][2][3]_i_23_n_0
    SLICE_X53Y82         LUT3 (Prop_lut3_I0_O)        0.152    48.954 f  game/gm_memory[8][2][3]_i_16/O
                         net (fo=4, routed)           1.836    50.790    game/gm_memory[8][2][3]_i_16_n_0
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.354    51.144 f  game/gm_memory[7][0][3]_i_23/O
                         net (fo=10, routed)          1.192    52.336    game/gm_memory[7][0][3]_i_23_n_0
    SLICE_X36Y67         LUT4 (Prop_lut4_I3_O)        0.352    52.688 r  game/gm_memory[15][0][3]_i_15/O
                         net (fo=9, routed)           1.322    54.009    game/gm_memory[15][0][3]_i_15_n_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I5_O)        0.326    54.335 r  game/gm_memory[15][0][3]_i_4/O
                         net (fo=10, routed)          2.820    57.155    game/gm_memory[15][0][3]_i_4_n_0
    SLICE_X17Y105        LUT6 (Prop_lut6_I5_O)        0.124    57.279 r  game/gm_memory[15][2][3]_i_1/O
                         net (fo=4, routed)           1.961    59.240    game/gm_memory[15][2][3]_i_1_n_0
    SLICE_X30Y71         FDRE                                         r  game/gm_memory_reg[15][2][1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/gm_memory_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[2][0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.473%)  route 0.132ns (41.527%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE                         0.000     0.000 r  game/gm_memory_reg[0][0][2]/C
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/gm_memory_reg[0][0][2]/Q
                         net (fo=30, routed)          0.132     0.273    game/gm_memory_reg_n_0_[0][0][2]
    SLICE_X49Y123        LUT6 (Prop_lut6_I0_O)        0.045     0.318 r  game/gm_memory[2][0][2]_i_1/O
                         net (fo=1, routed)           0.000     0.318    game/gm_memory[2][0][2]_i_1_n_0
    SLICE_X49Y123        FDRE                                         r  game/gm_memory_reg[2][0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[0][5][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[2][5][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.293%)  route 0.133ns (41.707%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDRE                         0.000     0.000 r  game/gm_memory_reg[0][5][2]/C
    SLICE_X55Y121        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/gm_memory_reg[0][5][2]/Q
                         net (fo=29, routed)          0.133     0.274    game/gm_memory_reg_n_0_[0][5][2]
    SLICE_X55Y120        LUT6 (Prop_lut6_I0_O)        0.045     0.319 r  game/gm_memory[2][5][2]_i_1/O
                         net (fo=1, routed)           0.000     0.319    game/gm_memory[2][5][2]_i_1_n_0
    SLICE_X55Y120        FDRE                                         r  game/gm_memory_reg[2][5][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[0][3][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[2][3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.393%)  route 0.138ns (42.607%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE                         0.000     0.000 r  game/gm_memory_reg[0][3][1]/C
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/gm_memory_reg[0][3][1]/Q
                         net (fo=29, routed)          0.138     0.279    game/gm_memory_reg_n_0_[0][3][1]
    SLICE_X49Y122        LUT6 (Prop_lut6_I0_O)        0.045     0.324 r  game/gm_memory[2][3][1]_i_1/O
                         net (fo=1, routed)           0.000     0.324    game/gm_memory[2][3][1]_i_1_n_0
    SLICE_X49Y122        FDRE                                         r  game/gm_memory_reg[2][3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[0][3][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[2][3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.205%)  route 0.139ns (42.795%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE                         0.000     0.000 r  game/gm_memory_reg[0][3][0]/C
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/gm_memory_reg[0][3][0]/Q
                         net (fo=29, routed)          0.139     0.280    game/gm_memory_reg_n_0_[0][3][0]
    SLICE_X49Y122        LUT6 (Prop_lut6_I0_O)        0.045     0.325 r  game/gm_memory[2][3][0]_i_1/O
                         net (fo=1, routed)           0.000     0.325    game/gm_memory[2][3][0]_i_1_n_0
    SLICE_X49Y122        FDRE                                         r  game/gm_memory_reg[2][3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_gm_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/FSM_onehot_gm_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.128ns (37.542%)  route 0.213ns (62.458%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE                         0.000     0.000 r  game/FSM_onehot_gm_state_reg[3]/C
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  game/FSM_onehot_gm_state_reg[3]/Q
                         net (fo=93, routed)          0.213     0.341    game/FSM_onehot_gm_state_reg_n_0_[3]
    SLICE_X38Y107        FDRE                                         r  game/FSM_onehot_gm_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[1][3][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[2][3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.942%)  route 0.159ns (46.058%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y123        FDRE                         0.000     0.000 r  game/gm_memory_reg[1][3][2]/C
    SLICE_X51Y123        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/gm_memory_reg[1][3][2]/Q
                         net (fo=29, routed)          0.159     0.300    game/gm_memory_reg_n_0_[1][3][2]
    SLICE_X49Y122        LUT6 (Prop_lut6_I2_O)        0.045     0.345 r  game/gm_memory[2][3][2]_i_1/O
                         net (fo=1, routed)           0.000     0.345    game/gm_memory[2][3][2]_i_1_n_0
    SLICE_X49Y122        FDRE                                         r  game/gm_memory_reg[2][3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[0][8][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[2][8][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.209ns (59.794%)  route 0.141ns (40.206%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y120        FDRE                         0.000     0.000 r  game/gm_memory_reg[0][8][1]/C
    SLICE_X54Y120        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  game/gm_memory_reg[0][8][1]/Q
                         net (fo=30, routed)          0.141     0.305    game/gm_memory_reg_n_0_[0][8][1]
    SLICE_X54Y118        LUT6 (Prop_lut6_I0_O)        0.045     0.350 r  game/gm_memory[2][8][1]_i_1/O
                         net (fo=1, routed)           0.000     0.350    game/gm_memory[2][8][1]_i_1_n_0
    SLICE_X54Y118        FDRE                                         r  game/gm_memory_reg[2][8][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[0][0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[2][0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.186ns (53.018%)  route 0.165ns (46.982%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE                         0.000     0.000 r  game/gm_memory_reg[0][0][0]/C
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/gm_memory_reg[0][0][0]/Q
                         net (fo=30, routed)          0.165     0.306    game/gm_memory_reg_n_0_[0][0][0]
    SLICE_X49Y123        LUT6 (Prop_lut6_I0_O)        0.045     0.351 r  game/gm_memory[2][0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.351    game/gm_memory[2][0][0]_i_1_n_0
    SLICE_X49Y123        FDRE                                         r  game/gm_memory_reg[2][0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[1][6][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[2][6][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.563%)  route 0.168ns (47.438%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE                         0.000     0.000 r  game/gm_memory_reg[1][6][3]/C
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/gm_memory_reg[1][6][3]/Q
                         net (fo=28, routed)          0.168     0.309    game/gm_memory_reg_n_0_[1][6][3]
    SLICE_X57Y123        LUT6 (Prop_lut6_I2_O)        0.045     0.354 r  game/gm_memory[2][6][3]_i_2/O
                         net (fo=1, routed)           0.000     0.354    game/gm_memory[2][6][3]_i_2_n_0
    SLICE_X57Y123        FDRE                                         r  game/gm_memory_reg[2][6][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_dsp/dig_sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score_dsp/dig_sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDCE                         0.000     0.000 r  score_dsp/dig_sel_reg[0]/C
    SLICE_X65Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  score_dsp/dig_sel_reg[0]/Q
                         net (fo=20, routed)          0.181     0.322    score_dsp/Q[0]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.043     0.365 r  score_dsp/dig_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    score_dsp/p_0_in[1]
    SLICE_X65Y63         FDCE                                         r  score_dsp/dig_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           107 Endpoints
Min Delay           107 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 db_right/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[0]_rep__1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.486ns  (logic 2.172ns (13.175%)  route 14.314ns (86.825%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.622     5.143    db_right/CLK
    SLICE_X0Y62          FDRE                                         r  db_right/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  db_right/shift_reg_reg[8]/Q
                         net (fo=2, routed)           1.101     6.700    db_right/shift_reg_reg_n_0_[8]
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     6.824 f  db_right/right_prev_i_3/O
                         net (fo=1, routed)           0.890     7.714    db_right/right_prev_i_3_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     7.838 f  db_right/right_prev_i_1/O
                         net (fo=13, routed)          1.930     9.768    game/right_clean
    SLICE_X0Y101         LUT4 (Prop_lut4_I3_O)        0.150     9.918 r  game/active_x[3]_i_6/O
                         net (fo=10, routed)          0.781    10.699    game/active_x[3]_i_6_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I2_O)        0.326    11.025 r  game/active_x[3]_i_78/O
                         net (fo=19, routed)          1.470    12.495    game/p_207_out[3]
    SLICE_X9Y104         LUT3 (Prop_lut3_I2_O)        0.124    12.619 r  game/active_x[3]_i_167/O
                         net (fo=13, routed)          1.564    14.184    game/active_x[3]_i_167_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.124    14.308 f  game/active_x[3]_i_281/O
                         net (fo=1, routed)           0.665    14.972    game/active_x[3]_i_281_n_0
    SLICE_X6Y101         LUT5 (Prop_lut5_I4_O)        0.124    15.096 f  game/active_x[3]_i_116/O
                         net (fo=1, routed)           1.046    16.142    game/active_x[3]_i_116_n_0
    SLICE_X9Y102         LUT4 (Prop_lut4_I0_O)        0.124    16.266 f  game/active_x[3]_i_52/O
                         net (fo=1, routed)           1.205    17.471    game/active_x[3]_i_52_n_0
    SLICE_X1Y104         LUT6 (Prop_lut6_I3_O)        0.124    17.595 f  game/active_x[3]_i_25/O
                         net (fo=1, routed)           0.309    17.904    game/active_x[3]_i_25_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    18.028 f  game/active_x[3]_i_10/O
                         net (fo=1, routed)           0.396    18.424    game/active_x[3]_i_10_n_0
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.124    18.548 r  game/active_x[3]_i_4/O
                         net (fo=9, routed)           1.024    19.572    game/rotate0
    SLICE_X1Y111         LUT4 (Prop_lut4_I3_O)        0.124    19.696 r  game/active_x[3]_i_2/O
                         net (fo=28, routed)          1.933    21.629    game/active_x[3]_i_2_n_0
    SLICE_X8Y124         FDRE                                         r  game/active_x_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[1]_rep__2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.486ns  (logic 2.172ns (13.175%)  route 14.314ns (86.825%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.622     5.143    db_right/CLK
    SLICE_X0Y62          FDRE                                         r  db_right/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  db_right/shift_reg_reg[8]/Q
                         net (fo=2, routed)           1.101     6.700    db_right/shift_reg_reg_n_0_[8]
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     6.824 f  db_right/right_prev_i_3/O
                         net (fo=1, routed)           0.890     7.714    db_right/right_prev_i_3_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     7.838 f  db_right/right_prev_i_1/O
                         net (fo=13, routed)          1.930     9.768    game/right_clean
    SLICE_X0Y101         LUT4 (Prop_lut4_I3_O)        0.150     9.918 r  game/active_x[3]_i_6/O
                         net (fo=10, routed)          0.781    10.699    game/active_x[3]_i_6_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I2_O)        0.326    11.025 r  game/active_x[3]_i_78/O
                         net (fo=19, routed)          1.470    12.495    game/p_207_out[3]
    SLICE_X9Y104         LUT3 (Prop_lut3_I2_O)        0.124    12.619 r  game/active_x[3]_i_167/O
                         net (fo=13, routed)          1.564    14.184    game/active_x[3]_i_167_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.124    14.308 f  game/active_x[3]_i_281/O
                         net (fo=1, routed)           0.665    14.972    game/active_x[3]_i_281_n_0
    SLICE_X6Y101         LUT5 (Prop_lut5_I4_O)        0.124    15.096 f  game/active_x[3]_i_116/O
                         net (fo=1, routed)           1.046    16.142    game/active_x[3]_i_116_n_0
    SLICE_X9Y102         LUT4 (Prop_lut4_I0_O)        0.124    16.266 f  game/active_x[3]_i_52/O
                         net (fo=1, routed)           1.205    17.471    game/active_x[3]_i_52_n_0
    SLICE_X1Y104         LUT6 (Prop_lut6_I3_O)        0.124    17.595 f  game/active_x[3]_i_25/O
                         net (fo=1, routed)           0.309    17.904    game/active_x[3]_i_25_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    18.028 f  game/active_x[3]_i_10/O
                         net (fo=1, routed)           0.396    18.424    game/active_x[3]_i_10_n_0
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.124    18.548 r  game/active_x[3]_i_4/O
                         net (fo=9, routed)           1.024    19.572    game/rotate0
    SLICE_X1Y111         LUT4 (Prop_lut4_I3_O)        0.124    19.696 r  game/active_x[3]_i_2/O
                         net (fo=28, routed)          1.933    21.629    game/active_x[3]_i_2_n_0
    SLICE_X8Y124         FDRE                                         r  game/active_x_reg[1]_rep__2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[3]_rep__1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.486ns  (logic 2.172ns (13.175%)  route 14.314ns (86.825%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.622     5.143    db_right/CLK
    SLICE_X0Y62          FDRE                                         r  db_right/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  db_right/shift_reg_reg[8]/Q
                         net (fo=2, routed)           1.101     6.700    db_right/shift_reg_reg_n_0_[8]
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     6.824 f  db_right/right_prev_i_3/O
                         net (fo=1, routed)           0.890     7.714    db_right/right_prev_i_3_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     7.838 f  db_right/right_prev_i_1/O
                         net (fo=13, routed)          1.930     9.768    game/right_clean
    SLICE_X0Y101         LUT4 (Prop_lut4_I3_O)        0.150     9.918 r  game/active_x[3]_i_6/O
                         net (fo=10, routed)          0.781    10.699    game/active_x[3]_i_6_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I2_O)        0.326    11.025 r  game/active_x[3]_i_78/O
                         net (fo=19, routed)          1.470    12.495    game/p_207_out[3]
    SLICE_X9Y104         LUT3 (Prop_lut3_I2_O)        0.124    12.619 r  game/active_x[3]_i_167/O
                         net (fo=13, routed)          1.564    14.184    game/active_x[3]_i_167_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.124    14.308 f  game/active_x[3]_i_281/O
                         net (fo=1, routed)           0.665    14.972    game/active_x[3]_i_281_n_0
    SLICE_X6Y101         LUT5 (Prop_lut5_I4_O)        0.124    15.096 f  game/active_x[3]_i_116/O
                         net (fo=1, routed)           1.046    16.142    game/active_x[3]_i_116_n_0
    SLICE_X9Y102         LUT4 (Prop_lut4_I0_O)        0.124    16.266 f  game/active_x[3]_i_52/O
                         net (fo=1, routed)           1.205    17.471    game/active_x[3]_i_52_n_0
    SLICE_X1Y104         LUT6 (Prop_lut6_I3_O)        0.124    17.595 f  game/active_x[3]_i_25/O
                         net (fo=1, routed)           0.309    17.904    game/active_x[3]_i_25_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    18.028 f  game/active_x[3]_i_10/O
                         net (fo=1, routed)           0.396    18.424    game/active_x[3]_i_10_n_0
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.124    18.548 r  game/active_x[3]_i_4/O
                         net (fo=9, routed)           1.024    19.572    game/rotate0
    SLICE_X1Y111         LUT4 (Prop_lut4_I3_O)        0.124    19.696 r  game/active_x[3]_i_2/O
                         net (fo=28, routed)          1.933    21.629    game/active_x[3]_i_2_n_0
    SLICE_X8Y124         FDRE                                         r  game/active_x_reg[3]_rep__1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[0]_rep__0/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.449ns  (logic 2.172ns (13.204%)  route 14.277ns (86.796%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.622     5.143    db_right/CLK
    SLICE_X0Y62          FDRE                                         r  db_right/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  db_right/shift_reg_reg[8]/Q
                         net (fo=2, routed)           1.101     6.700    db_right/shift_reg_reg_n_0_[8]
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     6.824 f  db_right/right_prev_i_3/O
                         net (fo=1, routed)           0.890     7.714    db_right/right_prev_i_3_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     7.838 f  db_right/right_prev_i_1/O
                         net (fo=13, routed)          1.930     9.768    game/right_clean
    SLICE_X0Y101         LUT4 (Prop_lut4_I3_O)        0.150     9.918 r  game/active_x[3]_i_6/O
                         net (fo=10, routed)          0.781    10.699    game/active_x[3]_i_6_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I2_O)        0.326    11.025 r  game/active_x[3]_i_78/O
                         net (fo=19, routed)          1.470    12.495    game/p_207_out[3]
    SLICE_X9Y104         LUT3 (Prop_lut3_I2_O)        0.124    12.619 r  game/active_x[3]_i_167/O
                         net (fo=13, routed)          1.564    14.184    game/active_x[3]_i_167_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.124    14.308 f  game/active_x[3]_i_281/O
                         net (fo=1, routed)           0.665    14.972    game/active_x[3]_i_281_n_0
    SLICE_X6Y101         LUT5 (Prop_lut5_I4_O)        0.124    15.096 f  game/active_x[3]_i_116/O
                         net (fo=1, routed)           1.046    16.142    game/active_x[3]_i_116_n_0
    SLICE_X9Y102         LUT4 (Prop_lut4_I0_O)        0.124    16.266 f  game/active_x[3]_i_52/O
                         net (fo=1, routed)           1.205    17.471    game/active_x[3]_i_52_n_0
    SLICE_X1Y104         LUT6 (Prop_lut6_I3_O)        0.124    17.595 f  game/active_x[3]_i_25/O
                         net (fo=1, routed)           0.309    17.904    game/active_x[3]_i_25_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    18.028 f  game/active_x[3]_i_10/O
                         net (fo=1, routed)           0.396    18.424    game/active_x[3]_i_10_n_0
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.124    18.548 r  game/active_x[3]_i_4/O
                         net (fo=9, routed)           1.024    19.572    game/rotate0
    SLICE_X1Y111         LUT4 (Prop_lut4_I3_O)        0.124    19.696 r  game/active_x[3]_i_2/O
                         net (fo=28, routed)          1.896    21.592    game/active_x[3]_i_2_n_0
    SLICE_X7Y124         FDRE                                         r  game/active_x_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[0]_rep__2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.449ns  (logic 2.172ns (13.204%)  route 14.277ns (86.796%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.622     5.143    db_right/CLK
    SLICE_X0Y62          FDRE                                         r  db_right/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  db_right/shift_reg_reg[8]/Q
                         net (fo=2, routed)           1.101     6.700    db_right/shift_reg_reg_n_0_[8]
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     6.824 f  db_right/right_prev_i_3/O
                         net (fo=1, routed)           0.890     7.714    db_right/right_prev_i_3_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     7.838 f  db_right/right_prev_i_1/O
                         net (fo=13, routed)          1.930     9.768    game/right_clean
    SLICE_X0Y101         LUT4 (Prop_lut4_I3_O)        0.150     9.918 r  game/active_x[3]_i_6/O
                         net (fo=10, routed)          0.781    10.699    game/active_x[3]_i_6_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I2_O)        0.326    11.025 r  game/active_x[3]_i_78/O
                         net (fo=19, routed)          1.470    12.495    game/p_207_out[3]
    SLICE_X9Y104         LUT3 (Prop_lut3_I2_O)        0.124    12.619 r  game/active_x[3]_i_167/O
                         net (fo=13, routed)          1.564    14.184    game/active_x[3]_i_167_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.124    14.308 f  game/active_x[3]_i_281/O
                         net (fo=1, routed)           0.665    14.972    game/active_x[3]_i_281_n_0
    SLICE_X6Y101         LUT5 (Prop_lut5_I4_O)        0.124    15.096 f  game/active_x[3]_i_116/O
                         net (fo=1, routed)           1.046    16.142    game/active_x[3]_i_116_n_0
    SLICE_X9Y102         LUT4 (Prop_lut4_I0_O)        0.124    16.266 f  game/active_x[3]_i_52/O
                         net (fo=1, routed)           1.205    17.471    game/active_x[3]_i_52_n_0
    SLICE_X1Y104         LUT6 (Prop_lut6_I3_O)        0.124    17.595 f  game/active_x[3]_i_25/O
                         net (fo=1, routed)           0.309    17.904    game/active_x[3]_i_25_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    18.028 f  game/active_x[3]_i_10/O
                         net (fo=1, routed)           0.396    18.424    game/active_x[3]_i_10_n_0
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.124    18.548 r  game/active_x[3]_i_4/O
                         net (fo=9, routed)           1.024    19.572    game/rotate0
    SLICE_X1Y111         LUT4 (Prop_lut4_I3_O)        0.124    19.696 r  game/active_x[3]_i_2/O
                         net (fo=28, routed)          1.896    21.592    game/active_x[3]_i_2_n_0
    SLICE_X7Y124         FDRE                                         r  game/active_x_reg[0]_rep__2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[0]_rep__3/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.260ns  (logic 2.172ns (13.358%)  route 14.088ns (86.642%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.622     5.143    db_right/CLK
    SLICE_X0Y62          FDRE                                         r  db_right/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  db_right/shift_reg_reg[8]/Q
                         net (fo=2, routed)           1.101     6.700    db_right/shift_reg_reg_n_0_[8]
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     6.824 f  db_right/right_prev_i_3/O
                         net (fo=1, routed)           0.890     7.714    db_right/right_prev_i_3_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     7.838 f  db_right/right_prev_i_1/O
                         net (fo=13, routed)          1.930     9.768    game/right_clean
    SLICE_X0Y101         LUT4 (Prop_lut4_I3_O)        0.150     9.918 r  game/active_x[3]_i_6/O
                         net (fo=10, routed)          0.781    10.699    game/active_x[3]_i_6_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I2_O)        0.326    11.025 r  game/active_x[3]_i_78/O
                         net (fo=19, routed)          1.470    12.495    game/p_207_out[3]
    SLICE_X9Y104         LUT3 (Prop_lut3_I2_O)        0.124    12.619 r  game/active_x[3]_i_167/O
                         net (fo=13, routed)          1.564    14.184    game/active_x[3]_i_167_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.124    14.308 f  game/active_x[3]_i_281/O
                         net (fo=1, routed)           0.665    14.972    game/active_x[3]_i_281_n_0
    SLICE_X6Y101         LUT5 (Prop_lut5_I4_O)        0.124    15.096 f  game/active_x[3]_i_116/O
                         net (fo=1, routed)           1.046    16.142    game/active_x[3]_i_116_n_0
    SLICE_X9Y102         LUT4 (Prop_lut4_I0_O)        0.124    16.266 f  game/active_x[3]_i_52/O
                         net (fo=1, routed)           1.205    17.471    game/active_x[3]_i_52_n_0
    SLICE_X1Y104         LUT6 (Prop_lut6_I3_O)        0.124    17.595 f  game/active_x[3]_i_25/O
                         net (fo=1, routed)           0.309    17.904    game/active_x[3]_i_25_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    18.028 f  game/active_x[3]_i_10/O
                         net (fo=1, routed)           0.396    18.424    game/active_x[3]_i_10_n_0
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.124    18.548 r  game/active_x[3]_i_4/O
                         net (fo=9, routed)           1.024    19.572    game/rotate0
    SLICE_X1Y111         LUT4 (Prop_lut4_I3_O)        0.124    19.696 r  game/active_x[3]_i_2/O
                         net (fo=28, routed)          1.707    21.403    game/active_x[3]_i_2_n_0
    SLICE_X6Y124         FDRE                                         r  game/active_x_reg[0]_rep__3/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[0]_rep__4/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.260ns  (logic 2.172ns (13.358%)  route 14.088ns (86.642%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.622     5.143    db_right/CLK
    SLICE_X0Y62          FDRE                                         r  db_right/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  db_right/shift_reg_reg[8]/Q
                         net (fo=2, routed)           1.101     6.700    db_right/shift_reg_reg_n_0_[8]
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     6.824 f  db_right/right_prev_i_3/O
                         net (fo=1, routed)           0.890     7.714    db_right/right_prev_i_3_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     7.838 f  db_right/right_prev_i_1/O
                         net (fo=13, routed)          1.930     9.768    game/right_clean
    SLICE_X0Y101         LUT4 (Prop_lut4_I3_O)        0.150     9.918 r  game/active_x[3]_i_6/O
                         net (fo=10, routed)          0.781    10.699    game/active_x[3]_i_6_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I2_O)        0.326    11.025 r  game/active_x[3]_i_78/O
                         net (fo=19, routed)          1.470    12.495    game/p_207_out[3]
    SLICE_X9Y104         LUT3 (Prop_lut3_I2_O)        0.124    12.619 r  game/active_x[3]_i_167/O
                         net (fo=13, routed)          1.564    14.184    game/active_x[3]_i_167_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.124    14.308 f  game/active_x[3]_i_281/O
                         net (fo=1, routed)           0.665    14.972    game/active_x[3]_i_281_n_0
    SLICE_X6Y101         LUT5 (Prop_lut5_I4_O)        0.124    15.096 f  game/active_x[3]_i_116/O
                         net (fo=1, routed)           1.046    16.142    game/active_x[3]_i_116_n_0
    SLICE_X9Y102         LUT4 (Prop_lut4_I0_O)        0.124    16.266 f  game/active_x[3]_i_52/O
                         net (fo=1, routed)           1.205    17.471    game/active_x[3]_i_52_n_0
    SLICE_X1Y104         LUT6 (Prop_lut6_I3_O)        0.124    17.595 f  game/active_x[3]_i_25/O
                         net (fo=1, routed)           0.309    17.904    game/active_x[3]_i_25_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    18.028 f  game/active_x[3]_i_10/O
                         net (fo=1, routed)           0.396    18.424    game/active_x[3]_i_10_n_0
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.124    18.548 r  game/active_x[3]_i_4/O
                         net (fo=9, routed)           1.024    19.572    game/rotate0
    SLICE_X1Y111         LUT4 (Prop_lut4_I3_O)        0.124    19.696 r  game/active_x[3]_i_2/O
                         net (fo=28, routed)          1.707    21.403    game/active_x[3]_i_2_n_0
    SLICE_X6Y124         FDRE                                         r  game/active_x_reg[0]_rep__4/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[1]_rep__3/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.260ns  (logic 2.172ns (13.358%)  route 14.088ns (86.642%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.622     5.143    db_right/CLK
    SLICE_X0Y62          FDRE                                         r  db_right/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  db_right/shift_reg_reg[8]/Q
                         net (fo=2, routed)           1.101     6.700    db_right/shift_reg_reg_n_0_[8]
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     6.824 f  db_right/right_prev_i_3/O
                         net (fo=1, routed)           0.890     7.714    db_right/right_prev_i_3_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     7.838 f  db_right/right_prev_i_1/O
                         net (fo=13, routed)          1.930     9.768    game/right_clean
    SLICE_X0Y101         LUT4 (Prop_lut4_I3_O)        0.150     9.918 r  game/active_x[3]_i_6/O
                         net (fo=10, routed)          0.781    10.699    game/active_x[3]_i_6_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I2_O)        0.326    11.025 r  game/active_x[3]_i_78/O
                         net (fo=19, routed)          1.470    12.495    game/p_207_out[3]
    SLICE_X9Y104         LUT3 (Prop_lut3_I2_O)        0.124    12.619 r  game/active_x[3]_i_167/O
                         net (fo=13, routed)          1.564    14.184    game/active_x[3]_i_167_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.124    14.308 f  game/active_x[3]_i_281/O
                         net (fo=1, routed)           0.665    14.972    game/active_x[3]_i_281_n_0
    SLICE_X6Y101         LUT5 (Prop_lut5_I4_O)        0.124    15.096 f  game/active_x[3]_i_116/O
                         net (fo=1, routed)           1.046    16.142    game/active_x[3]_i_116_n_0
    SLICE_X9Y102         LUT4 (Prop_lut4_I0_O)        0.124    16.266 f  game/active_x[3]_i_52/O
                         net (fo=1, routed)           1.205    17.471    game/active_x[3]_i_52_n_0
    SLICE_X1Y104         LUT6 (Prop_lut6_I3_O)        0.124    17.595 f  game/active_x[3]_i_25/O
                         net (fo=1, routed)           0.309    17.904    game/active_x[3]_i_25_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    18.028 f  game/active_x[3]_i_10/O
                         net (fo=1, routed)           0.396    18.424    game/active_x[3]_i_10_n_0
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.124    18.548 r  game/active_x[3]_i_4/O
                         net (fo=9, routed)           1.024    19.572    game/rotate0
    SLICE_X1Y111         LUT4 (Prop_lut4_I3_O)        0.124    19.696 r  game/active_x[3]_i_2/O
                         net (fo=28, routed)          1.707    21.403    game/active_x[3]_i_2_n_0
    SLICE_X6Y124         FDRE                                         r  game/active_x_reg[1]_rep__3/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[3]_rep__2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.260ns  (logic 2.172ns (13.358%)  route 14.088ns (86.642%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.622     5.143    db_right/CLK
    SLICE_X0Y62          FDRE                                         r  db_right/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  db_right/shift_reg_reg[8]/Q
                         net (fo=2, routed)           1.101     6.700    db_right/shift_reg_reg_n_0_[8]
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     6.824 f  db_right/right_prev_i_3/O
                         net (fo=1, routed)           0.890     7.714    db_right/right_prev_i_3_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     7.838 f  db_right/right_prev_i_1/O
                         net (fo=13, routed)          1.930     9.768    game/right_clean
    SLICE_X0Y101         LUT4 (Prop_lut4_I3_O)        0.150     9.918 r  game/active_x[3]_i_6/O
                         net (fo=10, routed)          0.781    10.699    game/active_x[3]_i_6_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I2_O)        0.326    11.025 r  game/active_x[3]_i_78/O
                         net (fo=19, routed)          1.470    12.495    game/p_207_out[3]
    SLICE_X9Y104         LUT3 (Prop_lut3_I2_O)        0.124    12.619 r  game/active_x[3]_i_167/O
                         net (fo=13, routed)          1.564    14.184    game/active_x[3]_i_167_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.124    14.308 f  game/active_x[3]_i_281/O
                         net (fo=1, routed)           0.665    14.972    game/active_x[3]_i_281_n_0
    SLICE_X6Y101         LUT5 (Prop_lut5_I4_O)        0.124    15.096 f  game/active_x[3]_i_116/O
                         net (fo=1, routed)           1.046    16.142    game/active_x[3]_i_116_n_0
    SLICE_X9Y102         LUT4 (Prop_lut4_I0_O)        0.124    16.266 f  game/active_x[3]_i_52/O
                         net (fo=1, routed)           1.205    17.471    game/active_x[3]_i_52_n_0
    SLICE_X1Y104         LUT6 (Prop_lut6_I3_O)        0.124    17.595 f  game/active_x[3]_i_25/O
                         net (fo=1, routed)           0.309    17.904    game/active_x[3]_i_25_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    18.028 f  game/active_x[3]_i_10/O
                         net (fo=1, routed)           0.396    18.424    game/active_x[3]_i_10_n_0
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.124    18.548 r  game/active_x[3]_i_4/O
                         net (fo=9, routed)           1.024    19.572    game/rotate0
    SLICE_X1Y111         LUT4 (Prop_lut4_I3_O)        0.124    19.696 r  game/active_x[3]_i_2/O
                         net (fo=28, routed)          1.707    21.403    game/active_x[3]_i_2_n_0
    SLICE_X6Y124         FDRE                                         r  game/active_x_reg[3]_rep__2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[0]_rep/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.107ns  (logic 2.172ns (13.485%)  route 13.935ns (86.515%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.622     5.143    db_right/CLK
    SLICE_X0Y62          FDRE                                         r  db_right/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  db_right/shift_reg_reg[8]/Q
                         net (fo=2, routed)           1.101     6.700    db_right/shift_reg_reg_n_0_[8]
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     6.824 f  db_right/right_prev_i_3/O
                         net (fo=1, routed)           0.890     7.714    db_right/right_prev_i_3_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     7.838 f  db_right/right_prev_i_1/O
                         net (fo=13, routed)          1.930     9.768    game/right_clean
    SLICE_X0Y101         LUT4 (Prop_lut4_I3_O)        0.150     9.918 r  game/active_x[3]_i_6/O
                         net (fo=10, routed)          0.781    10.699    game/active_x[3]_i_6_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I2_O)        0.326    11.025 r  game/active_x[3]_i_78/O
                         net (fo=19, routed)          1.470    12.495    game/p_207_out[3]
    SLICE_X9Y104         LUT3 (Prop_lut3_I2_O)        0.124    12.619 r  game/active_x[3]_i_167/O
                         net (fo=13, routed)          1.564    14.184    game/active_x[3]_i_167_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.124    14.308 f  game/active_x[3]_i_281/O
                         net (fo=1, routed)           0.665    14.972    game/active_x[3]_i_281_n_0
    SLICE_X6Y101         LUT5 (Prop_lut5_I4_O)        0.124    15.096 f  game/active_x[3]_i_116/O
                         net (fo=1, routed)           1.046    16.142    game/active_x[3]_i_116_n_0
    SLICE_X9Y102         LUT4 (Prop_lut4_I0_O)        0.124    16.266 f  game/active_x[3]_i_52/O
                         net (fo=1, routed)           1.205    17.471    game/active_x[3]_i_52_n_0
    SLICE_X1Y104         LUT6 (Prop_lut6_I3_O)        0.124    17.595 f  game/active_x[3]_i_25/O
                         net (fo=1, routed)           0.309    17.904    game/active_x[3]_i_25_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    18.028 f  game/active_x[3]_i_10/O
                         net (fo=1, routed)           0.396    18.424    game/active_x[3]_i_10_n_0
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.124    18.548 r  game/active_x[3]_i_4/O
                         net (fo=9, routed)           1.024    19.572    game/rotate0
    SLICE_X1Y111         LUT4 (Prop_lut4_I3_O)        0.124    19.696 r  game/active_x[3]_i_2/O
                         net (fo=28, routed)          1.553    21.249    game/active_x[3]_i_2_n_0
    SLICE_X2Y124         FDRE                                         r  game/active_x_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 db_right/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/right_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.095ns  (logic 0.186ns (16.994%)  route 0.909ns (83.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.473    db_right/CLK
    SLICE_X1Y62          FDRE                                         r  db_right/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  db_right/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.109     1.723    db_right/shift_reg_reg_n_0_[3]
    SLICE_X0Y62          LUT6 (Prop_lut6_I3_O)        0.045     1.768 r  db_right/right_prev_i_1/O
                         net (fo=13, routed)          0.800     2.568    game/right_clean
    SLICE_X1Y105         FDRE                                         r  game/right_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_left/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/left_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.160ns  (logic 0.226ns (19.477%)  route 0.934ns (80.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.589     1.472    db_left/CLK
    SLICE_X0Y64          FDRE                                         r  db_left/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.128     1.600 r  db_left/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.138     1.738    db_left/shift_reg_reg_n_0_[2]
    SLICE_X0Y64          LUT6 (Prop_lut6_I4_O)        0.098     1.836 r  db_left/left_prev_i_1/O
                         net (fo=9, routed)           0.796     2.633    game/left_clean
    SLICE_X1Y101         FDRE                                         r  game/left_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_up/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/rott_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.241ns  (logic 0.186ns (14.983%)  route 1.055ns (85.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.474    db_up/CLK
    SLICE_X1Y61          FDRE                                         r  db_up/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  db_up/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.150     1.766    db_up/shift_reg[3]
    SLICE_X1Y61          LUT6 (Prop_lut6_I3_O)        0.045     1.811 r  db_up/rott_prev_i_1/O
                         net (fo=5, routed)           0.905     2.716    game/up_clean
    SLICE_X1Y106         FDRE                                         r  game/rott_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/FSM_onehot_gm_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.525ns  (logic 0.231ns (15.151%)  route 1.294ns (84.849%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.560     1.443    db_down/CLK
    SLICE_X9Y63          FDRE                                         r  db_down/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  db_down/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.174     1.758    db_down/shift_reg_reg_n_0_[1]
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.045     1.803 r  db_down/FSM_onehot_gm_state[5]_i_2/O
                         net (fo=2, routed)           0.934     2.737    game/down
    SLICE_X29Y107        LUT6 (Prop_lut6_I0_O)        0.045     2.782 r  game/FSM_onehot_gm_state[5]_i_1/O
                         net (fo=7, routed)           0.186     2.968    game/FSM_onehot_gm_state[5]_i_1_n_0
    SLICE_X29Y106        FDSE                                         r  game/FSM_onehot_gm_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/FSM_onehot_gm_state_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.525ns  (logic 0.231ns (15.151%)  route 1.294ns (84.849%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.560     1.443    db_down/CLK
    SLICE_X9Y63          FDRE                                         r  db_down/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  db_down/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.174     1.758    db_down/shift_reg_reg_n_0_[1]
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.045     1.803 r  db_down/FSM_onehot_gm_state[5]_i_2/O
                         net (fo=2, routed)           0.934     2.737    game/down
    SLICE_X29Y107        LUT6 (Prop_lut6_I0_O)        0.045     2.782 r  game/FSM_onehot_gm_state[5]_i_1/O
                         net (fo=7, routed)           0.186     2.968    game/FSM_onehot_gm_state[5]_i_1_n_0
    SLICE_X29Y106        FDRE                                         r  game/FSM_onehot_gm_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[1]_rep__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.513ns  (logic 0.231ns (15.263%)  route 1.282ns (84.737%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.473    db_right/CLK
    SLICE_X1Y62          FDRE                                         r  db_right/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  db_right/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.109     1.723    db_right/shift_reg_reg_n_0_[3]
    SLICE_X0Y62          LUT6 (Prop_lut6_I3_O)        0.045     1.768 r  db_right/right_prev_i_1/O
                         net (fo=13, routed)          0.638     2.406    game/right_clean
    SLICE_X0Y100         LUT6 (Prop_lut6_I2_O)        0.045     2.451 r  game/active_x[1]_i_1/O
                         net (fo=21, routed)          0.536     2.987    game/p_209_out[1]
    SLICE_X1Y116         FDRE                                         r  game/active_x_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/FSM_onehot_gm_state_reg[0]_rep/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 0.231ns (14.513%)  route 1.361ns (85.487%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.560     1.443    db_down/CLK
    SLICE_X9Y63          FDRE                                         r  db_down/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  db_down/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.174     1.758    db_down/shift_reg_reg_n_0_[1]
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.045     1.803 r  db_down/FSM_onehot_gm_state[5]_i_2/O
                         net (fo=2, routed)           0.934     2.737    game/down
    SLICE_X29Y107        LUT6 (Prop_lut6_I0_O)        0.045     2.782 r  game/FSM_onehot_gm_state[5]_i_1/O
                         net (fo=7, routed)           0.253     3.035    game/FSM_onehot_gm_state[5]_i_1_n_0
    SLICE_X38Y107        FDSE                                         r  game/FSM_onehot_gm_state_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/FSM_onehot_gm_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 0.231ns (14.513%)  route 1.361ns (85.487%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.560     1.443    db_down/CLK
    SLICE_X9Y63          FDRE                                         r  db_down/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  db_down/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.174     1.758    db_down/shift_reg_reg_n_0_[1]
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.045     1.803 r  db_down/FSM_onehot_gm_state[5]_i_2/O
                         net (fo=2, routed)           0.934     2.737    game/down
    SLICE_X29Y107        LUT6 (Prop_lut6_I0_O)        0.045     2.782 r  game/FSM_onehot_gm_state[5]_i_1/O
                         net (fo=7, routed)           0.253     3.035    game/FSM_onehot_gm_state[5]_i_1_n_0
    SLICE_X38Y107        FDRE                                         r  game/FSM_onehot_gm_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/FSM_onehot_gm_state_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 0.231ns (14.513%)  route 1.361ns (85.487%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.560     1.443    db_down/CLK
    SLICE_X9Y63          FDRE                                         r  db_down/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  db_down/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.174     1.758    db_down/shift_reg_reg_n_0_[1]
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.045     1.803 r  db_down/FSM_onehot_gm_state[5]_i_2/O
                         net (fo=2, routed)           0.934     2.737    game/down
    SLICE_X29Y107        LUT6 (Prop_lut6_I0_O)        0.045     2.782 r  game/FSM_onehot_gm_state[5]_i_1/O
                         net (fo=7, routed)           0.253     3.035    game/FSM_onehot_gm_state[5]_i_1_n_0
    SLICE_X38Y107        FDRE                                         r  game/FSM_onehot_gm_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[1]_rep__1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.574ns  (logic 0.231ns (14.678%)  route 1.343ns (85.322%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.473    db_right/CLK
    SLICE_X1Y62          FDRE                                         r  db_right/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  db_right/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.109     1.723    db_right/shift_reg_reg_n_0_[3]
    SLICE_X0Y62          LUT6 (Prop_lut6_I3_O)        0.045     1.768 r  db_right/right_prev_i_1/O
                         net (fo=13, routed)          0.638     2.406    game/right_clean
    SLICE_X0Y100         LUT6 (Prop_lut6_I2_O)        0.045     2.451 r  game/active_x[1]_i_1/O
                         net (fo=21, routed)          0.596     3.047    game/p_209_out[1]
    SLICE_X1Y116         FDRE                                         r  game/active_x_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            db_right/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.723ns  (logic 1.451ns (38.978%)  route 2.272ns (61.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           2.272     3.723    db_right/D[0]
    SLICE_X0Y61          FDRE                                         r  db_right/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.506     4.847    db_right/CLK
    SLICE_X0Y61          FDRE                                         r  db_right/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            db_up/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.693ns  (logic 1.454ns (39.365%)  route 2.239ns (60.635%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.239     3.693    db_up/D[0]
    SLICE_X0Y61          FDRE                                         r  db_up/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.506     4.847    db_up/CLK
    SLICE_X0Y61          FDRE                                         r  db_up/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            db_left/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.659ns  (logic 1.451ns (39.659%)  route 2.208ns (60.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           2.208     3.659    db_left/D[0]
    SLICE_X1Y61          FDRE                                         r  db_left/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.506     4.847    db_left/CLK
    SLICE_X1Y61          FDRE                                         r  db_left/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            db_down/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.645ns  (logic 1.452ns (39.850%)  route 2.192ns (60.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           2.192     3.645    db_down/D[0]
    SLICE_X6Y62          FDRE                                         r  db_down/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.503     4.844    db_down/CLK
    SLICE_X6Y62          FDRE                                         r  db_down/shift_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            db_down/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.056ns  (logic 0.221ns (20.888%)  route 0.835ns (79.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           0.835     1.056    db_down/D[0]
    SLICE_X6Y62          FDRE                                         r  db_down/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.858     1.985    db_down/CLK
    SLICE_X6Y62          FDRE                                         r  db_down/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            db_left/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.219ns (19.990%)  route 0.878ns (80.010%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           0.878     1.097    db_left/D[0]
    SLICE_X1Y61          FDRE                                         r  db_left/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     1.989    db_left/CLK
    SLICE_X1Y61          FDRE                                         r  db_left/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            db_right/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.142ns  (logic 0.219ns (19.199%)  route 0.923ns (80.801%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           0.923     1.142    db_right/D[0]
    SLICE_X0Y61          FDRE                                         r  db_right/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     1.989    db_right/CLK
    SLICE_X0Y61          FDRE                                         r  db_right/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            db_up/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.222ns (19.075%)  route 0.941ns (80.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           0.941     1.163    db_up/D[0]
    SLICE_X0Y61          FDRE                                         r  db_up/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     1.989    db_up/CLK
    SLICE_X0Y61          FDRE                                         r  db_up/shift_reg_reg[0]/C





