// Seed: 3275108729
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    output supply0 id_3,
    input tri1 id_4,
    output tri id_5,
    input supply0 id_6,
    input tri id_7,
    input supply1 id_8,
    input uwire id_9,
    output supply1 id_10,
    output wor id_11,
    input wand id_12,
    output supply0 id_13,
    input tri1 id_14,
    input wor id_15,
    input tri0 id_16
);
  assign id_10 = !(id_7);
  wire id_18;
  always_latch @(id_8) begin
    id_2 = 1 ^ "";
  end
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input tri id_2,
    output tri1 id_3,
    input tri1 id_4,
    input supply1 id_5
    , id_8,
    input wor id_6
);
  wire id_9;
  module_0(
      id_3,
      id_1,
      id_0,
      id_0,
      id_5,
      id_3,
      id_6,
      id_1,
      id_6,
      id_2,
      id_3,
      id_0,
      id_5,
      id_0,
      id_1,
      id_1,
      id_2
  );
endmodule
