// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench template that is freely editable to  
// suit user's needs .Comments are provided in each section to help the user    
// fill out necessary details.                                                  
// *****************************************************************************
// Generated on "09/08/2021 15:03:39"
                                                                                
// Verilog Test Bench template for design : add_b
// 
// Simulation tool : ModelSim (Verilog)
// 

`timescale 1 ps/ 1 ps
module add_b_vlg_tst();
// constants                                           
// general purpose registers
reg eachvec;
// test vector input registers
reg clk;
reg [1:0] data_in;
reg rst;
// wires                                               
wire [1:0]  data_out;
// assign statements (if any)                          
add_b i1 (
// port map - connection between master ports and signals/registers   
	.clk(clk),
	.data_in(data_in),
	.data_out(data_out),
	.rst(rst)
);
initial                                                
begin                                                  
// code that executes only once                        
// insert code here --> begin                          
   clk=1'b1;
   data_in = 01;
   #20 data_in =00;
   #60 data_in =11;
   #20 data_in =01;
   #20 data_in =00;
	#60 data_in =11;
	#20 data_in =01;
	#40 data_in =00;
	#60 data_in =11;
	#20 data_in =01;
	#20 data_in =00;
	#60 data_in =11;
	#20 data_in =01;
// --> end                                             
$display("Running testbench");                       
end                                                    
always                                                 
// optional sensitivity list                           
// @(event1 or event2 or .... eventn)                  
begin                                                  
// code executes for every event on sensitivity list   
// insert code here --> begin                          
   repeat(100)
	#10 clk = ~clk;                                                   
@eachvec;                                              
// --> end                                             
end                                                    
endmodule

