   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "xmc4_scu.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.XMC_SCU_CLOCK_GetUsbClockSource,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	XMC_SCU_CLOCK_GetUsbClockSource:
  25              	.LFB136:
  26              	 .file 1 "C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc/xmc4_scu.h"
   1:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
   2:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @file xmc4_scu.h
   3:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @date 2016-06-15
   4:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
   5:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @cond
   6:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  **************************************************************************************************
   7:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMClib v2.1.18 - XMC Peripheral Driver Library 
   8:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
   9:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Copyright (c) 2015-2018, Infineon Technologies AG
  10:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * All rights reserved.                        
  11:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                                             
  12:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * following conditions are met:   
  14:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                                                                              
  15:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * disclaimer.                        
  17:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * 
  18:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * 
  21:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * products derived from this software without specific prior written permission.                  
  23:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                                                                              
  24:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                                                                              
  32:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  **************************************************************************************************
  35:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
  36:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Change History
  37:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * --------------
  38:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
  39:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * 2015-06-20:
  40:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Initial version
  41:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Documentation improved
  42:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
  43:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * 2015-11-30:
  44:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Documentation improved
  45:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *      
  46:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * 2016-03-09:
  47:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Added XMC_SCU_POWER_EnableMonitor/XMC_SCU_POWER_DisableMonitor
  48:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *             XMC_SCU_POWER_GetEVRStatus, XMC_SCU_POWER_GetEVR13Voltage, XMC_SCU_POWER_GetEVR33Vol
  49:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Added XMC_SCU_HIB_GetHibernateControlStatus,
  50:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *             XMC_SCU_HIB_GetEventStatus, XMC_SCU_HIB_ClearEventStatus, XMC_SCU_HIB_TriggerEvent, 
  51:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *             XMC_SCU_HIB_EnableEvent, XMC_SCU_HIB_DisableEvent
  52:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Added XMC_SCU_HIB_SetWakeupTriggerInput, XMC_SCU_HIB_SetPinMode, XMC_SCU_HIB_SetOutputPinL
  53:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *             XMC_SCU_HIB_SetInput0, XMC_SCU_HIB_EnterHibernateState
  54:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
  55:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * 2016-04-15:
  56:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Fixed naming of XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG peripheral clock.
  57:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *       Added enable and disable for peripheral clocks       
  58:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * 
  59:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * 2016-05-19:
  60:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Added XMC_SCU_CLOCK_IsLowPowerOscillatorStable() and XMC_SCU_CLOCK_IsHighPerformanceOscill
  61:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Added XMC_SCU_POWER_WaitForInterrupt() and XMC_SCU_POWER_WaitForEvent()
  62:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Added XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(), 
  63:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *             XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(),
  64:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *             XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus()
  65:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Added XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(), 
  66:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *             XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(),
  67:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *             XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus()
  68:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Removed XMC_SCU_INTERRUPT_EVENT_OSCULSTAT_UPDATED, XMC_SCU_INTERRUPT_EVENT_HDSTAT_UPDATED
  69:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
  70:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * 2016-06-14:
  71:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Added XMC_SCU_HIB_IsWakeupEventDetected() and XMC_SCU_HIB_ClearWakeupEventDetectionStatus(
  72:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
  73:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * 2016-06-15:
  74:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Added XMC_SCU_HIB_EnterHibernateStateEx() which allows to select between external or inter
  75:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Extended wakeup hibernate events using LPAC wakeup on events. Only available in XMC44, XMC
  76:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *     - Added LPAC APIs. Only available in XMC44, XMC42 and XMC41 series.
  77:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
  78:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @endcond 
  79:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
  80:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
  81:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
  82:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #ifndef XMC4_SCU_H
  83:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC4_SCU_H
  84:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
  85:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**************************************************************************************************
  86:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * HEADER FILES
  87:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  **************************************************************************************************
  88:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
  89:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #include "xmc_common.h"
  90:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
  91:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if UC_FAMILY == XMC4
  92:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
  93:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
  94:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @addtogroup XMClib XMC Peripheral Library
  95:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @{
  96:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
  97:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  
  98:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
  99:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @addtogroup SCU
 100:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @{
 101:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 102:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 103:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**************************************************************************************************
 104:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * MACROS
 105:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  **************************************************************************************************
 106:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define PLL_PDIV_XTAL_8MHZ (1U)  /* PDIV value for main PLL settings, fPLL = 120MHz with fOSC = 8MH
 107:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define PLL_NDIV_XTAL_8MHZ (89U)  /* NDIV value for main PLL settings, fPLL = 120MHz with fOSC = 8M
 108:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define PLL_K2DIV_XTAL_8MHZ (2U)  /* K2DIV value for main PLL settings, fPLL = 120MHz with fOSC = 8
 109:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 110:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define PLL_PDIV_XTAL_12MHZ (1U)  /* PDIV value for main PLL settings, fPLL = 120MHz with fOSC = 12
 111:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define PLL_NDIV_XTAL_12MHZ (79U)  /* NDIV value for main PLL settings, fPLL = 120MHz with fOSC = 1
 112:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define PLL_K2DIV_XTAL_12MHZ (3U)  /* K2DIV value for main PLL settings, fPLL = 120MHz with fOSC = 
 113:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 114:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define PLL_PDIV_XTAL_16MHZ (1U)  /* PDIV value for main PLL settings, fPLL = 120MHz with fOSC = 16
 115:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define PLL_NDIV_XTAL_16MHZ (59U)  /* NDIV value for main PLL settings, fPLL = 120MHz with fOSC = 1
 116:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define PLL_K2DIV_XTAL_16MHZ (3U)  /* K2DIV value for main PLL settings, fPLL = 120MHz with fOSC = 
 117:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 118:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_WDT_WARN           SCU_INTERRUPT_SRSTAT_PRWARN_Msk /**< Watchdog pr
 119:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTC_PERIODIC       SCU_INTERRUPT_SRSTAT_PI_Msk     /**< RTC periodi
 120:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTC_ALARM          SCU_INTERRUPT_SRSTAT_AI_Msk     /**< RTC alarm e
 121:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_DLR_OVERRUN        SCU_INTERRUPT_SRSTAT_DLROVR_Msk /**< DLR overrun
 122:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACCR_Msk)
 123:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACCR_UPDATED     SCU_INTERRUPT_SRSTAT_LPACCR_Msk /**< LPAC Contro
 124:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 125:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACTH0_Msk)
 126:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACTH0_UPDATED    SCU_INTERRUPT_SRSTAT_LPACTH0_Msk /**< LPAC Thres
 127:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 128:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACTH1_Msk)
 129:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACTH1_UPDATED    SCU_INTERRUPT_SRSTAT_LPACTH1_Msk  /**< LPAC Thre
 130:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 131:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACST_Msk)
 132:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACST_UPDATED     SCU_INTERRUPT_SRSTAT_LPACST_Msk  /**< LPAC Statu
 133:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 134:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACCLR_Msk)
 135:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACCLR_UPDATED    SCU_INTERRUPT_SRSTAT_LPACCLR_Msk /**< LPAC event
 136:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 137:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACSET_Msk)
 138:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACSET_UPDATED    SCU_INTERRUPT_SRSTAT_LPACSET_Msk /**< LPAC event
 139:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 140:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTST_Msk)
 141:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTST_UPDATED     SCU_INTERRUPT_SRSTAT_HINTST_Msk /**< HIB HINTST 
 142:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 143:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTCLR_Msk)
 144:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTCLR_UPDATED    SCU_INTERRUPT_SRSTAT_HINTCLR_Msk /**< HIB HINTCL
 145:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 146:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTSET_Msk)
 147:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTSET_UPDATED    SCU_INTERRUPT_SRSTAT_HINTSET_Msk /**< HIB HINTSE
 148:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 149:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED      SCU_INTERRUPT_SRSTAT_HDCLR_Msk /**< HIB HDCLR re
 150:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDSET_UPDATED      SCU_INTERRUPT_SRSTAT_HDSET_Msk /**< HIB HDSET re
 151:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED       SCU_INTERRUPT_SRSTAT_HDCR_Msk /**< HIB HDCR regi
 152:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_OSCSICTRL_UPDATED  SCU_INTERRUPT_SRSTAT_OSCSICTRL_Msk /**< HIB OSCS
 153:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED  SCU_INTERRUPT_SRSTAT_OSCULCTRL_Msk /**< HIB OSCU
 154:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCCTR_UPDATED     SCU_INTERRUPT_SRSTAT_RTC_CTR_Msk /**< HIB RTCCTR
 155:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCATIM0_UPDATED   SCU_INTERRUPT_SRSTAT_RTC_ATIM0_Msk /**< HIB RTCA
 156:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCATIM1_UPDATED   SCU_INTERRUPT_SRSTAT_RTC_ATIM1_Msk /**< HIB RTCA
 157:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCTIM0_UPDATED    SCU_INTERRUPT_SRSTAT_RTC_TIM0_Msk /**< HIB TIM0 
 158:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCTIM1_UPDATED    SCU_INTERRUPT_SRSTAT_RTC_TIM1_Msk /**< HIB TIM1 
 159:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RMX_UPDATED        SCU_INTERRUPT_SRSTAT_RMX_Msk /**< HIB RMX regist
 160:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 161:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**************************************************************************************************
 162:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * ENUMS
 163:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  **************************************************************************************************
 164:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 165:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines Capture/Compare unit timer slice trigger, that enables synchronous start function avail
 166:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  CCUCON register. Use type \a XMC_SCU_CCU_TRIGGER_t for accessing these enum parameters.
 167:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 168:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_CCU_TRIGGER
 169:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 170:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU40)
 171:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU40 = SCU_GENERAL_CCUCON_GSC40_Msk, /**< Trigger mask used for Global Start
 172:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                  CCU40 peripheral. */
 173:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 174:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU41)
 175:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU41 = SCU_GENERAL_CCUCON_GSC41_Msk, /**< Trigger mask used for Global Start
 176:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                  CCU41 peripheral. */
 177:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 178:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU42)
 179:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU42 = SCU_GENERAL_CCUCON_GSC42_Msk, /**< Trigger mask used for Global Start
 180:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                  CCU42 peripheral. */
 181:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 182:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU43)
 183:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU43 = SCU_GENERAL_CCUCON_GSC43_Msk, /**< Trigger mask used for Global Start
 184:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                  CCU43 peripheral. */
 185:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 186:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU80)
 187:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU80 = SCU_GENERAL_CCUCON_GSC80_Msk, /**< Trigger mask used for Global Start
 188:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                  CCU80 peripheral. */
 189:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 190:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU81)
 191:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU81 = SCU_GENERAL_CCUCON_GSC81_Msk /**< Trigger mask used for Global Start 
 192:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                  CCU81 peripheral. */
 193:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 194:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_CCU_TRIGGER_t;
 195:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 196:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 197:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines enumerations representing the status of trap cause. The cause of the trap gets automati
 198:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  the \a TRAPSTAT register and can be checked by user software to determine the state of the syst
 199:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  purpose. 
 200:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_TRAP_t for accessing these enum parameters.
 201:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 202:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_TRAP 
 203:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 204:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_TRAP_OSC_WDG      = SCU_TRAP_TRAPSTAT_SOSCWDGT_Msk, /**< OSC_HP Oscillator Watchdog trap.
 205:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_TRAP_VCO_LOCK     = SCU_TRAP_TRAPSTAT_SVCOLCKT_Msk, /**< PLL loss of lock trap. */
 206:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_TRAP_USB_VCO_LOCK = SCU_TRAP_TRAPSTAT_UVCOLCKT_Msk, /**< USB PLL loss of lock trap. */ 
 207:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_TRAP_PARITY_ERROR = SCU_TRAP_TRAPSTAT_PET_Msk,      /**< Memory Parity error trap. */  
 208:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_TRAP_BROWNOUT     = SCU_TRAP_TRAPSTAT_BRWNT_Msk,    /**< Brownout trap. */ 
 209:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_TRAP_ULP_WDG      = SCU_TRAP_TRAPSTAT_ULPWDGT_Msk,  /**< Unstable 32KHz clock trap. */ 
 210:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_TRAP_PER_BRIDGE0  = SCU_TRAP_TRAPSTAT_BWERR0T_Msk,  /**< Bad memory access of peripherals
 211:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_TRAP_PER_BRIDGE1  = SCU_TRAP_TRAPSTAT_BWERR1T_Msk,  /**< Bad memory access of peripherals
 212:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_TRAP_TRAPSTAT_TEMPHIT_Msk)
 213:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_TRAP_DIETEMP_HIGH = SCU_TRAP_TRAPSTAT_TEMPHIT_Msk,  /**< Die temperature higher than expe
 214:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 215:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_TRAP_TRAPSTAT_TEMPLOT_Msk)
 216:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_TRAP_DIETEMP_LOW  = SCU_TRAP_TRAPSTAT_TEMPLOT_Msk,  /**< Die temperature lower than expec
 217:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 218:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(ECAT0)
 219:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_TRAP_ECAT_RESET = SCU_TRAP_TRAPSTAT_ECAT0RST_Msk, /**< EtherCat Reset */ 
 220:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 221:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_TRAP_t;
 222:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 223:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 224:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines enumerations for different parity event generating modules that in turn generate a trap
 225:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Parity can be enabled with \a PETE register in order to get the trap flag reflected in \a TRAPR
 226:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  configure parity error trap generation mechanism bits of \a PETE register.
 227:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a PETE register.
 228:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_PARITY_t for accessing these enum parameters.
 229:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 230:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_PARITY
 231:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 232:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PARITY_PSRAM_MEM  = SCU_PARITY_PEEN_PEENPS_Msk,   /**< Program SRAM parity error trap. */
 233:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PARITY_DSRAM1_MEM = SCU_PARITY_PEEN_PEENDS1_Msk,  /**< Data SRAM-1 parity error trap. */ 
 234:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(XMC_SCU_PARITY_DSRAM2_MEM)
 235:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PARITY_DSRAM2_MEM = SCU_PARITY_PEEN_PEENDS2_Msk,  /**< Data SRAM-2 parity error trap. */ 
 236:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 237:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PARITY_USIC0_MEM  = SCU_PARITY_PEEN_PEENU0_Msk,   /**< USIC0 memory parity error trap. */
 238:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(XMC_SCU_PARITY_USIC1_MEM)
 239:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PARITY_USIC1_MEM  = SCU_PARITY_PEEN_PEENU1_Msk,   /**< USIC1 memory parity error trap. */
 240:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 241:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(XMC_SCU_PARITY_USIC2_MEM)
 242:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PARITY_USIC2_MEM  = SCU_PARITY_PEEN_PEENU2_Msk,   /**< USIC2 memory parity error trap. */
 243:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 244:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PARITY_MCAN_MEM   = SCU_PARITY_PEEN_PEENMC_Msk,   /**< CAN memory parity error trap. */
 245:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PARITY_PMU_MEM    = SCU_PARITY_PEEN_PEENPPRF_Msk, /**< PMU Prefetch memory parity error t
 246:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PARITY_USB_MEM    = SCU_PARITY_PEEN_PEENUSB_Msk,  /**< USB memory parity error trap. */ 
 247:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENETH0TX_Msk)
 248:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PARITY_ETH_TXMEM  = SCU_PARITY_PEEN_PEENETH0TX_Msk, /**< Ethernet transmit memory parity 
 249:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 250:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENETH0RX_Msk)
 251:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PARITY_ETH_RXMEM  = SCU_PARITY_PEEN_PEENETH0RX_Msk, /**< Ethernet receive memory parity e
 252:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 253:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENSD0_Msk)
 254:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PARITY_SDMMC_MEM0 = SCU_PARITY_PEEN_PEENSD0_Msk, /**< SDMMC Memory-0 parity error trap. *
 255:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 256:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENSD1_Msk)
 257:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PARITY_SDMMC_MEM1 = SCU_PARITY_PEEN_PEENSD1_Msk, /**< SDMMC Memory-1 parity error trap. *
 258:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 259:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_PARITY_t;
 260:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 261:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 262:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines the different causes for last reset. The cause of the last reset gets automatically sto
 263:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  the \a SCU_RSTSTAT register and can be checked by user software to determine the state of the s
 264:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  purpose. All the enum items are tabulated as per bits present in \a SCU_RSTSTAT register.
 265:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_RESET_REASON_t for accessing these enum parameters.
 266:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 267:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_RESET_REASON
 268:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 269:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_PORST        = (1UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Pow
 270:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_SWD          = (2UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Sup
 271:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_PV           = (4UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Pow
 272:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_SW           = (8UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Sof
 273:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_LOCKUP       = (16UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to re
 274:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_WATCHDOG     = (32UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Wa
 275:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_PARITY_ERROR = (128UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to r
 276:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_RESET_REASON_t;
 277:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 278:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 279:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines enumerations for events which can lead to interrupt. These enumeration values represent
 280:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * status of one of the bits in \a SRSTAT register. 
 281:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_INTERRUPT_EVENT_t for accessing these enum parameters.
 282:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 283:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef uint32_t XMC_SCU_INTERRUPT_EVENT_t;
 284:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 285:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  
 286:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 287:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines enumeration for the events that can generate non maskable interrupt(NMI).
 288:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  The NMI generation can be enabled with \a NMIREQEN register. The event will be reflected in \a 
 289:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  mirrored in the TRAPSTAT register. These enums can be used to configure NMI request generation 
 290:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  NMIREQEN register.  Once configured, these events can generate non maskable interrupt.
 291:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a NMIREQEN register.
 292:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_NMIREQ_t for accessing these enum parameters.
 293:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 294:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_NMIREQ
 295:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 296:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_WDT_WARN = SCU_INTERRUPT_NMIREQEN_PRWARN_Msk, /**< Watchdog timer Pre-Warning even
 297:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_RTC_PI   = SCU_INTERRUPT_NMIREQEN_PI_Msk,     /**< RTC Periodic event */ 
 298:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_RTC_AI   = SCU_INTERRUPT_NMIREQEN_AI_Msk,     /**< RTC Alarm event */ 
 299:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_0   = SCU_INTERRUPT_NMIREQEN_ERU00_Msk,  /**< Channel 0 event of ERU0 */  
 300:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_1   = SCU_INTERRUPT_NMIREQEN_ERU01_Msk,  /**< Channel 1 event of ERU0 */ 
 301:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_2   = SCU_INTERRUPT_NMIREQEN_ERU02_Msk,  /**< Channel 2 event of ERU0 */ 
 302:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_3   = SCU_INTERRUPT_NMIREQEN_ERU03_Msk   /**< Channel 3 event of ERU0 */ 
 303:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_NMIREQ_t;
 304:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   
 305:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 306:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 307:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines enumeration representing different peripheral reset bits in the \a PRSTAT registers.
 308:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a PRSTAT0,  \a PRSTAT1,  \a PRSTAT2,
 309:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  \a PRSTAT3 registers. Use type \a XMC_SCU_PERIPHERAL_RESET_t for accessing these enum parameter
 310:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Note: Release of reset should be prevented when the peripheral clock is gated in cases where ke
 311:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  clock and bus interface clocks are shared, in order to avoid system hang-up.
 312:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 313:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_PERIPHERAL_RESET
 314:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 315:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_VADC   = SCU_RESET_PRSTAT0_VADCRS_Msk,   /**< VADC reset. */ 
 316:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(DSD)
 317:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_DSD    = SCU_RESET_PRSTAT0_DSDRS_Msk,    /**< DSD reset. */
 318:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 319:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU40  = SCU_RESET_PRSTAT0_CCU40RS_Msk,  /**< CCU40 reset. */
 320:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU41)
 321:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU41  = SCU_RESET_PRSTAT0_CCU41RS_Msk,  /**< CCU41 reset. */
 322:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 323:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU42)
 324:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU42  = SCU_RESET_PRSTAT0_CCU42RS_Msk,  /**< CCU42 reset. */
 325:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 326:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU80)
 327:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU80  = SCU_RESET_PRSTAT0_CCU80RS_Msk,  /**< CCU80 reset. */
 328:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 329:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU81)
 330:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU81  = SCU_RESET_PRSTAT0_CCU81RS_Msk,  /**< CCU81 reset. */
 331:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 332:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(POSIF0)
 333:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_POSIF0 = SCU_RESET_PRSTAT0_POSIF0RS_Msk, /**< POSIF0 reset. */
 334:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 335:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(POSIF1)
 336:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_POSIF1 = SCU_RESET_PRSTAT0_POSIF1RS_Msk, /**< POSIF1 reset.*/
 337:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 338:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC0  = SCU_RESET_PRSTAT0_USIC0RS_Msk,  /**< USIC0 reset. */
 339:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ERU1   = SCU_RESET_PRSTAT0_ERU1RS_Msk,   /**< ERU1 reset. */
 340:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(HRPWM0)
 341:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_HRPWM0 = SCU_RESET_PRSTAT0_HRPWM0RS_Msk,  /**< HRPWM0 reset. */
 342:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 343:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU43)
 344:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU43  = (SCU_RESET_PRSTAT1_CCU43RS_Msk | 0x10000000UL),   /**< CCU43 re
 345:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 346:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(LEDTS0)
 347:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_LEDTS0 = (SCU_RESET_PRSTAT1_LEDTSCU0RS_Msk | 0x10000000UL), /**< LEDTS0 
 348:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 349:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CAN)
 350:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_MCAN   = (SCU_RESET_PRSTAT1_MCAN0RS_Msk | 0x10000000UL), /**< MCAN reset
 351:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 352:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(DAC)  
 353:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_DAC    = (SCU_RESET_PRSTAT1_DACRS_Msk | 0x10000000UL),    /**< DAC reset
 354:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 355:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SDMMC)
 356:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_SDMMC  = (SCU_RESET_PRSTAT1_MMCIRS_Msk | 0x10000000UL),     /**< SDMMC r
 357:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 358:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(USIC1)
 359:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC1  = (SCU_RESET_PRSTAT1_USIC1RS_Msk | 0x10000000UL),    /**< USIC1 r
 360:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 361:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(USIC2)
 362:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC2  = (SCU_RESET_PRSTAT1_USIC2RS_Msk | 0x10000000UL),    /**< USIC2 r
 363:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 364:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_PORTS  = (SCU_RESET_PRSTAT1_PPORTSRS_Msk | 0x10000000UL),   /**< PORTS r
 365:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_WDT    = (SCU_RESET_PRSTAT2_WDTRS_Msk | 0x20000000UL),      /**< WDT res
 366:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(ETH0)
 367:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ETH0   = (SCU_RESET_PRSTAT2_ETH0RS_Msk | 0x20000000UL),     /**< ETH0 re
 368:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 369:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_GPDMA0 = (SCU_RESET_PRSTAT2_DMA0RS_Msk | 0x20000000UL),     /**< DMA0 re
 370:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(GPDMA1)
 371:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_GPDMA1 = (SCU_RESET_PRSTAT2_DMA1RS_Msk | 0x20000000UL),     /**< DMA1 re
 372:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 373:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(FCE)
 374:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_FCE    = (SCU_RESET_PRSTAT2_FCERS_Msk | 0x20000000UL),      /**< FCE res
 375:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 376:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(USB0)  
 377:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USB0   = (SCU_RESET_PRSTAT2_USBRS_Msk | 0x20000000UL),      /**< USB0 re
 378:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 379:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(ECAT0)  
 380:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ECAT0  = (SCU_RESET_PRSTAT2_ECAT0RS_Msk | 0x20000000UL),      /**< ECAT0
 381:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 382:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(EBU)
 383:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_EBU    = (SCU_RESET_PRSTAT3_EBURS_Msk | 0x30000000UL)       /**< EBU res
 384:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 385:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_PERIPHERAL_RESET_t;
 386:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 387:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 388:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines enumerations for disabling the clocks sources of peripherals. Disabling of the peripher
 389:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  clock is configured via the \a CLKCLR registers.
 390:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_PERIPHERAL_CLOCK_t for accessing these enum parameters.
 391:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 392:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK
 393:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 394:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_USB = SCU_CLK_CLKCLR_USBCDI_Msk, /**< USB module clock. */
 395:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SDMMC)
 396:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_MMC = SCU_CLK_CLKCLR_MMCCDI_Msk, /**< MMC module clock. */
 397:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 398:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(ETH0)
 399:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_ETH = SCU_CLK_CLKCLR_ETH0CDI_Msk, /**< Ethernet module clock. */
 400:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 401:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(EBU)
 402:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_EBU = SCU_CLK_CLKCLR_EBUCDI_Msk, /**< EBU module clock. */
 403:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 404:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_CCU = SCU_CLK_CLKCLR_CCUCDI_Msk, /**< CCU module clock. */
 405:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_WDT = SCU_CLK_CLKCLR_WDTCDI_Msk  /**< WDT module clock. */
 406:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_CLOCK_t;
 407:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 408:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if(UC_SERIES != XMC45)
 409:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 410:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Defines enumeration for peripherals that support clock gating. 
 411:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The enumerations can be used for gating or ungating the peripheral clocks.
 412:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * All the enum items are tabulated as per bits present in \a CGATSTAT0 register.
 413:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Use type \a XMC_SCU_PERIPHERAL_CLOCK_t for accessing these enum parameters.
 414:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 415:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_PERIPHERAL_CLOCK
 416:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 417:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_VADC   = SCU_CLK_CGATSTAT0_VADC_Msk,  /**< VADC peripheral gating. */
 418:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(DSD)
 419:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_DSD    = SCU_CLK_CGATSTAT0_DSD_Msk,   /**< DSD peripheral gating. */
 420:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 421:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU40  = SCU_CLK_CGATSTAT0_CCU40_Msk,  /**< CCU40 peripheral gating. */
 422:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU41)
 423:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU41  = SCU_CLK_CGATSTAT0_CCU41_Msk,  /**< CCU41 peripheral gating. */
 424:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 425:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU42)
 426:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU42  = SCU_CLK_CGATSTAT0_CCU42_Msk,  /**< CCU42 peripheral gating. */
 427:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 428:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU80)
 429:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU80  = SCU_CLK_CGATSTAT0_CCU80_Msk,  /**< CCU80 peripheral gating. */
 430:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 431:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU81)
 432:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU81  = SCU_CLK_CGATSTAT0_CCU81_Msk,  /**< CCU81 peripheral gating. */
 433:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 434:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(POSIF0)
 435:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_POSIF0 = SCU_CLK_CGATSTAT0_POSIF0_Msk,  /**< POSIF0 peripheral gating. *
 436:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 437:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(POSIF1)
 438:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_POSIF1 = SCU_CLK_CGATSTAT0_POSIF1_Msk,   /**< POSIF1 peripheral gating. 
 439:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 440:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC0  = SCU_CLK_CGATSTAT0_USIC0_Msk,   /**< USIC0 peripheral gating. */
 441:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ERU1   = SCU_CLK_CGATSTAT0_ERU1_Msk,    /**< ERU1 peripheral gating. */
 442:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(HRPWM0)
 443:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_HRPWM0 = SCU_CLK_CGATSTAT0_HRPWM0_Msk,  /**< HRPWM0 peripheral gating. *
 444:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 445:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CCU43)
 446:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU43  = (SCU_CLK_CGATSTAT1_CCU43_Msk | 0x10000000UL),   /**< CCU43 peri
 447:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 448:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(LEDTS0)
 449:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_LEDTS0 = (SCU_CLK_CGATSTAT1_LEDTSCU0_Msk | 0x10000000UL), /**< LEDTS0 pe
 450:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 451:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(CAN)
 452:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_MCAN   = (SCU_CLK_CGATSTAT1_MCAN0_Msk | 0x10000000UL),   /**< MCAN perip
 453:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 454:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(DAC)  
 455:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_DAC    = (SCU_CLK_CGATSTAT1_DAC_Msk | 0x10000000UL),     /**< DAC periph
 456:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 457:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SDMMC)
 458:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_SDMMC  = (SCU_CLK_CGATSTAT1_MMCI_Msk | 0x10000000UL),    /**< SDMMC peri
 459:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 460:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(USIC1)
 461:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC1  = (SCU_CLK_CGATSTAT1_USIC1_Msk | 0x10000000UL),   /**< USIC1 peri
 462:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 463:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(USIC2)
 464:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC2  = (SCU_CLK_CGATSTAT1_USIC2_Msk | 0x10000000UL),    /**< USIC2 per
 465:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 466:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_PORTS  = (SCU_CLK_CGATSTAT1_PPORTS_Msk | 0x10000000UL),   /**< PORTS per
 467:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_WDT    = (SCU_CLK_CGATSTAT2_WDT_Msk | 0x20000000UL),      /**< WDT perip
 468:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(ETH0)
 469:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ETH0   = (SCU_CLK_CGATSTAT2_ETH0_Msk | 0x20000000UL),     /**< ETH0 peri
 470:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 471:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_GPDMA0 = (SCU_CLK_CGATSTAT2_DMA0_Msk | 0x20000000UL),     /**< DMA0 peri
 472:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(GPDMA1)
 473:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_GPDMA1 = (SCU_CLK_CGATSTAT2_DMA1_Msk | 0x20000000UL),     /**< DMA1 peri
 474:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 475:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(FCE)
 476:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_FCE    = (SCU_CLK_CGATSTAT2_FCE_Msk | 0x20000000UL),      /**< FCE perip
 477:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 478:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(USB0)
 479:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USB0   = (SCU_CLK_CGATSTAT2_USB_Msk | 0x20000000UL),      /**< USB0 peri
 480:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 481:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(ECAT0)
 482:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ECAT0   = (SCU_CLK_CGATSTAT2_ECAT0_Msk | 0x20000000UL),      /**< ECAT0 
 483:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 484:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(EBU)
 485:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_EBU    = (SCU_CLK_CGATSTAT3_EBU_Msk | 0x30000000UL)       /**< EBU perip
 486:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 487:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_PERIPHERAL_CLOCK_t;
 488:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 489:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 490:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 491:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines options for system clock (fSYS) source. These enums are used to configure \a SYSSEL bit
 492:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Clock Control Register. 
 493:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_SYSCLKSRC_t for accessing these enum parameters.
 494:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */ 
 495:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSCLKSRC
 496:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 497:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_OFI = (0UL << SCU_CLK_SYSCLKCR_SYSSEL_Pos), /**< Internal Fast Clock (fOF
 498:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                            source for system clock 
 499:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_PLL = (1UL << SCU_CLK_SYSCLKCR_SYSSEL_Pos)  /**< PLL output (fPLL) as a
 500:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                            source for system clock 
 501:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_CLOCK_SYSCLKSRC_t;
 502:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 503:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 504:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines options for selecting the P-Divider input frequency. These enums are used to configure 
 505:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  register. 
 506:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_OSCCLKSRC_t for accessing these enum parameters.
 507:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */ 
 508:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSPLLCLKSRC
 509:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 510:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP = 0UL,  /**< External crystal oscillator
 511:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                 (fOHP) as the source for P-Divider. */
 512:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI = SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk /**< Ba
 513:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                              as the source for P-Di
 514:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLLCLKSRC_t;
 515:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 516:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 517:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Defines options for selecting the USB clock source(fUSB/fSDMMC).
 518:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * These enums are used to configure \a USBSEL bits of \a USBCLKCR
 519:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * register. User can choose either fPLL or fUSBPLL clock as a source for USB clock. 
 520:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Use type \a XMC_SCU_CLOCK_USBCLKSRC_t for accessing these enum parameters.
 521:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */ 
 522:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_USBCLKSRC
 523:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 524:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_USBCLKSRC_USBPLL = (0UL << SCU_CLK_USBCLKCR_USBSEL_Pos), /**< USB PLL(fUSB PLL) as 
 525:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                            source for USB clock (fU
 526:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_USBCLKSRC_SYSPLL = (1UL << SCU_CLK_USBCLKCR_USBSEL_Pos)  /**< Main PLL output (fPLL
 527:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                            source for USB clock (fU
 528:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_CLOCK_USBCLKSRC_t;
 529:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 530:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(ECAT0) 
 531:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 532:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Defines options for selecting the ECAT clock source.
 533:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */ 
 534:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_ECATCLKSRC
 535:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 536:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_ECATCLKSRC_USBPLL = (0UL << SCU_CLK_ECATCLKCR_ECATSEL_Pos), /**< USB PLL (fUSBPLL) 
 537:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_ECATCLKSRC_SYSPLL = (1UL << SCU_CLK_ECATCLKCR_ECATSEL_Pos)  /**< Main PLL output (f
 538:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_CLOCK_ECATCLKSRC_t;
 539:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 540:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 541:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 542:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines options for selecting the source of WDT clock(fWDT). These enums are used to configure 
 543:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  register. User can choose either fOFI or fPLL or fSTDBY clock as a source for WDT clock. 
 544:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_USBCLKSRC_t for accessing these enum parameters.
 545:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */ 
 546:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_WDTCLKSRC
 547:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 548:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_OFI = (0UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos),  /**< Internal Fast Clock 
 549:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                            (fOFI) as the source for
 550:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_STDBY = (1UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos), /**< Standby clock 
 551:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                            (fSTDBY) as the source f
 552:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_PLL = (2UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos)   /**< PLL output (fPLL) as th
 553:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                            source for WDT clock (fW
 554:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_CLOCK_WDTCLKSRC_t;
 555:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 556:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 557:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines options for selecting the source of external clock out (fEXT). These enums are used to 
 558:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  register. User can choose either fSYS or fPLL or fUSBPLL clock as a source for external clock o
 559:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_EXTOUTCLKSRC_t for accessing these enum parameters.
 560:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */ 
 561:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_EXTOUTCLKSRC
 562:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 563:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS = (0UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos),  /**< System clock (fSYS) 
 564:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                             the source for external
 565:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_USB = (2UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< USB PLL output(fUSB P
 566:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                            source for external cloc
 567:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL = (3UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< Main PLL output(fPLL)
 568:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                            source for external cloc
 569:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if ((UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 570:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY = (4UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< Standby clock(fSTDB
 571:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                            source for external cloc
 572:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 573:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_CLOCK_EXTOUTCLKSRC_t;
 574:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 575:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 576:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines options for selecting the source of RTC Clock (fRTC). These enums are used to configure
 577:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  User can choose either fOSI or fULP clock as a source for RTC Clock (fRTC).
 578:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_HIB_RTCCLKSRC_t for accessing these enum parameters.
 579:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 580:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_RTCCLKSRC
 581:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 582:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_RTCCLKSRC_OSI = (0UL << SCU_HIBERNATE_HDCR_RCS_Pos), /**< Internal Slow Clock
 583:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                          (fOSI) as the source for R
 584:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_RTCCLKSRC_ULP = (1UL << SCU_HIBERNATE_HDCR_RCS_Pos) /**< Ultra Low Power Clock (fULP)
 585:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                         as the source for RTC Clock
 586:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_HIB_RTCCLKSRC_t;
 587:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 588:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 589:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines options for selecting the source of Standby Clock (fSTDBY). These enums are used to con
 590:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  register. User can choose either fOSI or fULP clock as a source for Standby Clock (fSTDBY).
 591:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_HIB_STDBYCLKSRC_t for accessing these enum parameters.
 592:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 593:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_STDBYCLKSRC
 594:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 595:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_OSI = (0UL << SCU_HIBERNATE_HDCR_STDBYSEL_Pos), /**< Internal Slow Clock 
 596:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                           (fOSI) as the source for 
 597:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                           (fSTDBY). */
 598:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_OSCULP = (1UL << SCU_HIBERNATE_HDCR_STDBYSEL_Pos) /**< Ultra Low Power Cl
 599:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                           (fULP) as the source for 
 600:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                           (fSTDBY). */
 601:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_HIB_STDBYCLKSRC_t;
 602:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 603:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 604:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines options for backup clock trimming. These enums are used to configure \a AOTREN  \a FOTR
 605:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  PLLCON0 register. Use type \a XMC_SCU_CLOCK_BACKUP_TRIM_t for accessing these enum parameters.
 606:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 607:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE
 608:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 609:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_FACTORY   = 0UL,  /**< Factory Oscillator Calibration: 
 610:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                         Force adjustment of the internal oscillator
 611:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC = 1UL   /**<  Automatic Oscillator Calibration adju
 612:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t;
 613:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 614:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 615:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 616:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines options for selecting device boot mode. These enums are used to configure \a SWCON bits
 617:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  User can choose among various boot modes by configuring SWCON bits.
 618:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_BOOTMODE_t for accessing these enum parameters.
 619:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 620:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_BOOTMODE 
 621:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 622:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_NORMAL     = (0UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from start of flash
 623:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_ASC_BSL    = (1UL << SCU_GENERAL_STCON_SWCON_Pos), /**< UART bootstrap. */
 624:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_BMI        = (2UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot Mode Index - Custom
 625:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                            sequence. */
 626:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_CAN_BSL    = (3UL << SCU_GENERAL_STCON_SWCON_Pos), /**< CAN bootstrap. */
 627:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_PSRAM_BOOT = (4UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from PSRAM. */
 628:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_ABM0       = (8UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from flash - fixed 
 629:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                            address 0. */
 630:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_ABM1       = (12UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from flash - fixed
 631:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                             address 1. */
 632:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_FABM       = (14UL << SCU_GENERAL_STCON_SWCON_Pos), /**< fallback Alternate Boot
 633:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                             Try ABM-0 then try ABM-
 634:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_BOOTMODE_t;
 635:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 636:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 637:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 638:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines various PLL modes of operation. These enums are used to configure \a VCOBYP bit of \a P
 639:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  User can choose either normal or prescalar mode by configuring VCOBYP bit.
 640:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_PLL_MODE_t for accessing these enum parameters.
 641:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 642:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSPLL_MODE
 643:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 644:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED, /**< fPLL derived from fOSC and PLL operating in prescalar mo
 645:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL,  /**< fPLL derived from fVCO and PLL operating in normal mode. 
 646:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR /**< fPLL derived from fOSC and PLL operating in prescalar mo
 647:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLL_MODE_t;
 648:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 649:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /** 
 650:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines the source of the system clock and peripherals clock gating in SLEEP state.
 651:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use this enum as parameter of XMC_SCU_CLOCK_SetSleepConfig before going to SLEEP state.
 652:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
 653:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  The SLEEP state of the system corresponds to the SLEEP state of the CPU. The state is
 654:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  entered via WFI or WFE instruction of the CPU. In this state the clock to the CPU is
 655:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  stopped. Peripherals are only clocked when configured to stay enabled. 
 656:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
 657:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Peripherals can continue to operate unaffected and eventually generate an event to
 658:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  wake-up the CPU. Any interrupt to the NVIC will bring the CPU back to operation. The
 659:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  clock tree upon exit from SLEEP state is restored to what it was before entry into SLEEP
 660:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  state.
 661:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  
 662:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 663:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SLEEP_MODE_CONFIG
 664:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 665:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_SYSCLK_FOFI = 0,  /**< fOFI used as system clock source in SLEEP 
 666:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_SYSCLK_FPLL = SCU_CLK_SLEEPCR_SYSSEL_Msk,  /**< fPLL used as syst
 667:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(USB0)
 668:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_USB = 0,  /**< USB clock disabled in SLEEP state */
 669:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_USB = SCU_CLK_SLEEPCR_USBCR_Msk,  /**< USB clock enabled i
 670:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 671:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SDMMC)
 672:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_SDMMC = 0,/**< SDMMC clock disabled in SLEEP state */
 673:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_SDMMC = SCU_CLK_SLEEPCR_MMCCR_Msk,/**< SDMMC clock enabled
 674:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 675:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(ETH0)
 676:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_ETH = 0,  /**< ETH clock disabled in SLEEP state */
 677:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_ETH = SCU_CLK_SLEEPCR_ETH0CR_Msk,  /**< ETH clock enabled 
 678:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 679:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(EBU)
 680:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_EBU = 0,  /**< EBU clock disabled in SLEEP state */
 681:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_EBU = SCU_CLK_SLEEPCR_EBUCR_Msk,  /**< EBU clock enabled i
 682:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 683:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLED_CCU = 0,  /**< CCU clock disabled in SLEEP state */
 684:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_CCU = SCU_CLK_SLEEPCR_CCUCR_Msk,  /**< CCU clock enabled i
 685:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLED_WDT = 0,  /**< WDT clock disabled in SLEEP state */
 686:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_WDT = SCU_CLK_SLEEPCR_WDTCR_Msk,  /**< WDT clock enabled i
 687:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_t;
 688:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 689:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /** 
 690:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines the source of the system clock and peripherals clock gating in DEEPSLEEP state.
 691:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  In addition the state of FLASH, PLL and PLLVCO during DEEPSLEEP state.
 692:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use this enum as parameter of XMC_SCU_CLOCK_SetDeepSleepConfig before going to DEEPSLEEP state.
 693:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
 694:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  The DEEPSLEEP state of the system corresponds to the DEEPSLEEP state of the CPU. The state is
 695:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  entered via WFI or WFE instruction of the CPU. In this state the clock to the CPU is
 696:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  stopped. 
 697:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
 698:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  In Deep Sleep state the OSC_HP and the PLL may be switched off. The wake-up logic in the NVIC i
 699:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  by a free-running clock. Peripherals are only clocked when configured to stay enabled. 
 700:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Configuration of peripherals and any SRAM content is preserved.
 701:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  The Flash module can be put into low-power mode to achieve a further power reduction.
 702:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  On wake-up Flash module will be restarted again before instructions or data access is possible.
 703:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Any interrupt will bring the system back to operation via the NVIC.The clock setup before
 704:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  entering Deep Sleep state is restored upon wake-up.
 705:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 706:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
 707:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 708:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_SYSCLK_FOFI = 0,  /**< fOFI used as system clock source in DE
 709:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_SYSCLK_FPLL = SCU_CLK_DSLEEPCR_SYSSEL_Msk,  /**< fPLL used as
 710:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_FLASH_POWERDOWN = SCU_CLK_DSLEEPCR_FPDN_Msk,/**< Flash power 
 711:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_PLL_POWERDOWN = SCU_CLK_DSLEEPCR_PLLPDN_Msk,  /**<  Switch of
 712:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_VCO_POWERDOWN = SCU_CLK_DSLEEPCR_VCOPDN_Msk,  /**<  Switch of
 713:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(USB0)
 714:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_USB = 0,  /**< USB clock disabled in DEEPSLEEP state 
 715:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_USB = SCU_CLK_DSLEEPCR_USBCR_Msk,  /**< USB clock enab
 716:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 717:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(SDMMC)
 718:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_SDMMC = 0,/**< SDMMC clock disabled in DEEPSLEEP stat
 719:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_SDMMC = SCU_CLK_DSLEEPCR_MMCCR_Msk,/**< SDMMC clock en
 720:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 721:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(ETH0)
 722:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_ETH = 0,  /**< ETH clock disabled in DEEPSLEEP state 
 723:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_ETH = SCU_CLK_DSLEEPCR_ETH0CR_Msk,  /**< ETH clock ena
 724:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 725:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(EBU)
 726:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_EBU = 0,  /**< EBU clock disabled in DEEPSLEEP state 
 727:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_EBU = SCU_CLK_DSLEEPCR_EBUCR_Msk,  /**< EBU clock enab
 728:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 729:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_CCU = 0,  /**< CCU clock disabled in DEEPSLEEP state 
 730:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_CCU = SCU_CLK_DSLEEPCR_CCUCR_Msk,  /**< CCU clock enab
 731:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_WDT = 0,  /**< WDT clock disabled in DEEPSLEEP state 
 732:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_WDT = SCU_CLK_DSLEEPCR_WDTCR_Msk,  /**< WDT clock enab
 733:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_t;
 734:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 735:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /** 
 736:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Defines status of EVR13 regulator
 737:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 738:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_POWER_EVR_STATUS
 739:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 740:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_POWER_EVR_STATUS_OK = 0, /**< EVR13 regulator No overvoltage condition */
 741:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_POWER_EVR_STATUS_EVR13_OVERVOLTAGE = SCU_POWER_EVRSTAT_OV13_Msk /**< EVR13 regulator is i
 742:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_POWER_EVR_STATUS_t;
 743:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 744:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 745:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Define status of external hibernate control  
 746:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 747:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_CTRL_STATUS
 748:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 749:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_CTRL_STATUS_NO_ACTIVE = 0, /**< Hibernate not driven active to pads */
 750:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_CTRL_STATUS_ACTIVE = SCU_HIBERNATE_HDSTAT_HIBNOUT_Msk, /**< Hibernate driven active t
 751:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_HIB_CTRL_STATUS_t;
 752:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 753:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /** 
 754:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Hibernate domain event status
 755:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 756:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_EVENT
 757:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 758:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_EVENT_WAKEUP_ON_POS_EDGE = SCU_HIBERNATE_HDCR_WKPEP_Msk, /**< Wake-up on positive edg
 759:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_EVENT_WAKEUP_ON_NEG_EDGE = SCU_HIBERNATE_HDCR_WKPEN_Msk, /**< Wake-up on negative edg
 760:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_EVENT_WAKEUP_ON_RTC = SCU_HIBERNATE_HDCR_RTCE_Msk, /**< Wake-up on RTC event */
 761:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_EVENT_ULPWDG = SCU_HIBERNATE_HDCR_ULPWDGEN_Msk, /**< ULP watchdog alarm status */
 762:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 763:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_VBAT_POSEDGE = SCU_HIBERNATE_HDSTAT_VBATPEV_Msk, /**< Wake-up on LPAC posi
 764:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_VBAT_NEGEDGE = SCU_HIBERNATE_HDSTAT_VBATNEV_Msk, /**< Wake-up on LPAC nega
 765:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_POSEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO0PEV_Msk, /**< Wake-up on LP
 766:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_NEGEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO0NEV_Msk, /**< Wake-up on LP
 767:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))
 768:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO1PEV_Msk, /**< Wake-up on LP
 769:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO1NEV_Msk, /**< Wake-up on LP
 770:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 771:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 772:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_HIB_EVENT_t;
 773:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 774:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /** 
 775:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   * Hibernate domain dedicated pins
 776:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   */
 777:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_IO
 778:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 779:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_IO_0 = 0, /**< HIB_IO_0 pin. 
 780:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                              At the first power-up and with every reset of the hibernate domain thi
 781:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_PACKAGE == BGA196) || (UC_PACKAGE == BGA144) || (UC_PACKAGE == LQFP144
 782:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_IO_1 = 1 /**< HIB_IO_1 pin. 
 783:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                             At the first power-up and with every reset of the hibernate domain this
 784:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                             @note : Only available in certain packages*/
 785:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 786:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_HIB_IO_t;
 787:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 788:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 789:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * HIB_IOx pin I/O control
 790:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 791:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_PIN_MODE
 792:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 793:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_INPUT_PULL_NONE = 0 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Direct input, 
 794:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_INPUT_PULL_DOWN = 1 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Direct input, 
 795:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_INPUT_PULL_UP = 2 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Direct input, in
 796:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_HIBCTRL = 8 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Push-
 797:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_WDTSRV = 9 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Push-p
 798:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_GPIO = 10 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Push-pu
 799:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_HIBCTRL = 12 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Ope
 800:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_WDTSRV = 13 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Open
 801:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_GPIO = 14 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Open d
 802:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_HIB_PIN_MODE_t;
 803:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 804:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 805:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selects the output polarity of the HIB_IOx
 806:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 807:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_IO_OUTPUT_LEVEL
 808:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 809:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_IO_OUTPUT_LEVEL_LOW = 0 << SCU_HIBERNATE_HDCR_HIBIO0POL_Pos, /**< Direct value */
 810:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_IO_OUTPUT_LEVEL_HIGH = 1 << SCU_HIBERNATE_HDCR_HIBIO0POL_Pos /**< Inverted value */
 811:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_HIB_IO_OUTPUT_LEVEL_t;
 812:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 813:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 814:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selects hibernate mode
 815:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 816:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_HIBERNATE_MODE
 817:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 818:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_HIBERNATE_MODE_EXTERNAL = 0, /**< Request external hibernate mode */
 819:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 820:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_HIBERNATE_MODE_INTERNAL = 1, /**< Request internal hibernate mode. @note Only availab
 821:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 822:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_HIB_HIBERNATE_MODE_t;
 823:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 824:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 825:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selects input signal HIB_SR0 of ERU0
 826:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 827:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_SR0_INPUT
 828:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 829:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_SR0_INPUT_HIB_IO_0 = SCU_HIBERNATE_HDCR_GPI0SEL_Msk, /**< Set HIB_SR0 to HIB_IO_0 dig
 830:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_PACKAGE == BGA196) || (UC_PACKAGE == BGA144) || (UC_PACKAGE == LQFP144
 831:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_SR0_INPUT_HIB_IO_1 = 0, /**< Set HIB_SR0 to HIB_IO_1 digital input. @note Only availa
 832:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 833:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 834:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_SR0_INPUT_ACMP0 = SCU_HIBERNATE_HDCR_ADIG0SEL_Msk,  /**< Set HIB_SR0 to LPAC CMP0. @n
 835:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 836:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_HIB_SR0_INPUT_t;
 837:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 838:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 839:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 840:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100))
 841:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 842:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selects input signal HIB_SR1 of ERU0. @note Only available in XMC44 in certain packages.
 843:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 844:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_SR1_INPUT
 845:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 846:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_HIB_IO_0 = SCU_HIBERNATE_HDCR_GPI1SEL_Msk, /**< Set HIB_SR1 to HIB_IO_0 dig
 847:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_HIB_IO_1 = 0, /**< Set HIB_SR1 to HIB_IO_1 digital input.  */
 848:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_ACMP1 = SCU_HIBERNATE_HDCR_ADIG1SEL_Msk,  /**< Set HIB_SR0 to LPAC CMP1. */
 849:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_XTAL_GPI = SCU_HIBERNATE_HDCR_XTALGPI1SEL_Msk,  /**< Set HIB_SR0 to RTC_XTA
 850:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_HIB_SR1_INPUT_t;
 851:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 852:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 853:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 854:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * HIB LPAC input selection
 855:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 856:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_LPAC_INPUT
 857:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 858:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_DISABLED = 0 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator permanen
 859:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_VBAT = 0x1 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator activated 
 860:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_HIB_IO_0 = 0x2 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator activa
 861:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))      
 862:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_HIB_IO_1 = 0x4 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator activa
 863:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 864:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_HIB_LPAC_INPUT_t;
 865:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 866:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 867:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * HIB LPAC start trigger selection for selected inputs
 868:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 869:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_LPAC_TRIGGER
 870:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 871:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_SUBSECOND_INTERVAL_COUNTER = 0 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /*
 872:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_RTC_ALARM_EVENT = 0x1 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< RTC al
 873:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_RTC_PERIODIC_EVENT = 0x2 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< RTC
 874:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_ON_WAKEUP_POSITIVE_EDGE_EVENT = 0x3 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Po
 875:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_ON_WAKEUP_NEGATIVE_EDGE_EVENT = 0x5 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Po
 876:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_CONTINOUS = 0x6 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< Continuous m
 877:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_SINGLE_SHOT = 0x7 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< Single sho
 878:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_HIB_LPAC_TRIGGER_t;
 879:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 880:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 881:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * HIB LPAC status
 882:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 883:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_LPAC_STATUS
 884:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 885:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_VBAT_COMPARE_DONE = SCU_HIBERNATE_LPACST_VBATSCMP_Msk, /**< VBAT compare 
 886:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_0_COMPARE_DONE = SCU_HIBERNATE_LPACST_AHIBIO0SCMP_Msk, /**< HBI_IO
 887:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))        
 888:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_1_COMPARE_DONE = SCU_HIBERNATE_LPACST_AHIBIO1SCMP_Msk, /**< HBI_IO
 889:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 890:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_VBAT_ABOVE_THRESHOLD = SCU_HIBERNATE_LPACST_VBATVAL_Msk, /**< VBAT compar
 891:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_0_ABOVE_THRESHOLD = SCU_HIBERNATE_LPACST_AHIBIO0VAL_Msk, /**< HBI_
 892:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))        
 893:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_1_ABOVE_THRESHOLD = SCU_HIBERNATE_LPACST_AHIBIO1VAL_Msk, /**< HBI_
 894:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif  
 895:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_HIB_LPAC_STATUS_t;
 896:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 897:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif /* (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41)
 898:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 899:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**************************************************************************************************
 900:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * DATA STRUCTURES
 901:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  **************************************************************************************************
 902:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 903:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 904:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines a data structure for initializing the PLL functional block.
 905:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Structure holds divider values for N-DIV, P-DIV, K1-DIV, K2-DIV in order to generate desired 
 906:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  frequency using VCO. It holds the PLL mode of operation either normal or prescaler (VCO bypasse
 907:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_PLL_CONFIG_t for accessing these structure parameters.
 908:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 909:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef struct XMC_SCU_CLOCK_SYSPLL_CONFIG
 910:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 911:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   uint8_t n_div;                       /**<  PLL N-Divider value. */
 912:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   uint8_t p_div;                       /**<  PLL P-Divider value. */
 913:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   uint8_t k_div;                       /**<  K1-Divider(Prescalar mode) or K2-Divider (Normal mode)
 914:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_t mode;    /**<  PLL mode of operation. */
 915:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_t clksrc; /**<  PLL divider input frequency. */
 916:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLL_CONFIG_t;
 917:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 918:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 919:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Defines a data structure used for initializing the clock functional block.
 920:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Clock functional block configures clock source needed for various peripheral and its divider va
 921:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_CONFIG_t for accessing these structure parameters.
 922:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 923:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef struct XMC_SCU_CLOCK_CONFIG
 924:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 925:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_CONFIG_t         syspll_config;      /**< PLL configuration */
 926:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   bool                                  enable_oschp;       /**< Enable external high precision osc
 927:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                  Should be enabled when fOHP has to
 928:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   bool                                  enable_osculp;      /**< Enable external ultra low power os
 929:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                                                                  Should be enabled when fULP has to
 930:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t calibration_mode;   /**< Backup clock trimming mode. */
 931:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_t             fstdby_clksrc;      /**< Standby clock source. */
 932:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_t             fsys_clksrc;        /**< Choice of system clock. */
 933:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   uint8_t                               fsys_clkdiv;        /**< Ratio of fPLL to fSYS. */
 934:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   uint8_t                               fcpu_clkdiv;        /**< Ratio of fSys to fCPU. */
 935:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   uint8_t                               fccu_clkdiv;        /**< Ratio of fSys to fCCU. */
 936:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   uint8_t                               fperipheral_clkdiv; /**< Ratio of fSYS to fPERI. */
 937:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } const XMC_SCU_CLOCK_CONFIG_t;
 938:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 939:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 940:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Low power modes
 941:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 942:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** typedef enum XMC_SCU_POWER_MODE_t
 943:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 944:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_POWER_MODE_SLEEP = 0, /**< sleep mode stops the processor clock */
 945:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   XMC_SCU_POWER_MODE_DEEPSLEEP = SCB_SCR_SLEEPDEEP_Msk /**< deep sleep mode stops the system clock 
 946:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** } XMC_SCU_POWER_MODE_t;
 947:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 948:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**************************************************************************************************
 949:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * API PROTOTYPES
 950:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  **************************************************************************************************
 951:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 952:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #ifdef __cplusplus
 953:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** extern "C" {
 954:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
 955:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 956:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 957:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * 
 958:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param group   ADC Group to which the channel being monitored belongs to.\n
 959:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                 \b Range: 0 or 1.
 960:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param channel  The channel whose voltage range has to be monitored.\n
 961:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                 \b Range: 6 or 7. Value identifies the channel in the selected ADC group.
 962:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
 963:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
 964:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
 965:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 966:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Enables out of range comparator for the selected ADC group and channel. \n\n
 967:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The ADC channel input is compared by Out of Range Comparator (ORC) for overvoltage monitoring
 968:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * or for detection of out of range analog inputs. ORC must be turned on explicitly
 969:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * to leverage the auditing feature. ORC is enabled by setting the enable bit in the GORCEN registe
 970:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 971:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_DisableOutOfRangeComparator()\n\n\n
 972:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 973:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_EnableOutOfRangeComparator(const uint32_t group, const uint32_t channel);
 974:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 975:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 976:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * 
 977:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param group   ADC Group to which the channel being monitored belongs to.\n
 978:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                 \b Range: 0 or 1.
 979:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param channel  The channel whose voltage range has to be monitored.\n
 980:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                 \b Range: 6 or 7. Value identifies the channel in the selected ADC group.
 981:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
 982:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
 983:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
 984:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 985:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Disables the out of range comparator for the selected ADC group and the channel. \n\n
 986:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Out of range comparator is disabled by clearing the enable bit in the GORCEN register.
 987:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 988:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_EnableOutOfRangeComparator()\n\n\n
 989:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
 990:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_DisableOutOfRangeComparator(const uint32_t group, const uint32_t channel);
 991:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
 992:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
 993:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
 994:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
 995:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 996:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Enables die temperature measurement by powering the DTS module.\n\n
 997:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Die temperature sensor is enabled by setting the PWD bit of DTSCON register.
 998:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 999:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_DisableTemperatureSensor(), XMC_SCU_IsTemperatureSensorEnabled(), XMC_SCU_CalibrateTempe
1000:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1001:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1002:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_EnableTemperatureSensor(void);
1003:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1004:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1005:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1006:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1007:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1008:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Disables die temperature measurement by powering the DTS module off.\n\n
1009:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Die temperature sensor is disabled by clearing the PWD bit of DTSCON register.
1010:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1011:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_IsTemperatureSensorEnabled(), XMC_SCU_CalibrateTemper
1012:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1013:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1014:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_DisableTemperatureSensor(void);
1015:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1016:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1017:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return Status of die temperature sensor. \n
1018:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: true - if temperature sensor is enabled.\n
1019:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                    false - if temperature sensor is disabled.
1020:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1021:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1022:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the die temperature sensor power status.\n\n
1023:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The status is obtained by reading the PWD bit of DTSCON register.
1024:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1025:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_CalibrateTemperatureSensor(),
1026:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1027:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1028:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorEnabled(void);
1029:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1030:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1031:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1032:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param offset  Offset value for calibrating the DTS result.\n
1033:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                \b Range: 0 to 127.
1034:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param gain    Gain value for calibrating the DTS conversion result.\n
1035:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                \b Range: 0 to 63.
1036:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1037:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1038:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1039:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1040:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Calibrates the measurement of temperature by configuring the values of offset and gain of \a DTS
1041:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Allows to improve the accuracy of the temperature measurement with the adjustment of \a OFFSET a
1042:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * in the \a DTSCON register.
1043:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Offset adjustment is defined as a shift of the conversion result. The range of the offset adjust
1044:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * resolution that corresponds to +/- 12.5C. The offset value gets added to the measure result. 
1045:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Offset is considered as a signed value.
1046:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Gain adjustment helps in minimizing gain error. When the \a gain value is 0, result is generated
1047:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * When the \a gain value is 63, result is generated with least gain, i.e, \a RESULT - 63 at the hi
1048:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * It is recommended to use following steps:\n
1049:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
1050:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_CalibrateTempMonitor with desired offset and gain calibration values to the DT
1051:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
1052:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
1053:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Check whether Die Temperature Sensor (DTS) is busy in conversion by calling \a XMC_SCU_IsTempe
1054:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * conversion complete.\n
1055:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Read the die temperature value using \a XMC_SCU_GetTemperatureMeasurement API.
1056:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1057:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(),
1058:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1059:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1060:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CalibrateTemperatureSensor(uint32_t offset, uint32_t gain);
1061:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1062:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1063:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return XMC_SCU_STATUS_t  Result of starting the temperature measurement.\n
1064:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                           \b Range: \n 
1065:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                              XMC_SCU_STATUS_OK if the measurement is started successfully.\n
1066:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                              XMC_SCU_STATUS_ERROR if temperature sensor is not enabled.\n
1067:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                              XMC_SCU_STATUS_BUSY if temperature sensor is busy measuring the tem
1068:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1069:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1070:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1071:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Starts die temperature measurement using internal temperature sensor.\n\n
1072:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The API checks if the temperature sensor is enabled and is not busy in measurement.\n
1073:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * It is recommended to use following steps:\n
1074:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
1075:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
1076:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
1077:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Check whether Die Temperature Sensor (DTS) is busy in conversion by calling \a XMC_SCU_IsTempe
1078:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * conversion complete.\n
1079:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Read the die temperature value using \a XMC_SCU_GetTemperatureMeasurement API.
1080:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1081:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_CalibrateTemperatureSensor(),
1082:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_GetTemperatureMeasurement() \n\n\n
1083:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1084:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** XMC_SCU_STATUS_t XMC_SCU_StartTemperatureMeasurement(void);
1085:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1086:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1087:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1088:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1089:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t  Measured temperature value.\n
1090:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *              \b Range: Valid temperature range is 0 to 1023. \n
1091:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *              If sensor is not enabled, 0x7FFFFFFFH is returned.
1092:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1093:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1094:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Reads the measured value of die temperature.\n\n
1095:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Temperature measurement result is read from \a RESULT bit field of \a DTSSTAT register.
1096:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The temperature measured in C is given by (RESULT - 605) / 2.05 [C]
1097:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1098:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_IsTemperatureSensorBusy() \n\n\n
1099:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1100:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** uint32_t XMC_SCU_GetTemperatureMeasurement(void);
1101:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1102:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1103:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return bool  Indicates if the die temperature sensor is busy.\n
1104:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                    \b Range: \a true if sensor is busy in temperature measurement.
1105:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                    \a false if sensor is free and can accept a new request for measurement.
1106:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1107:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1108:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Checks whether Die Temperature Sensor (DTS) is busy in temperature measurement.\n\n
1109:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The status is read from the \a BUSY bit field of the \a DTSSTAT register.
1110:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1111:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_GetTemperatureMeasurement() \n\n\n
1112:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1113:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorBusy(void);
1114:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1115:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1116:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return bool Status of die temperature sensor whether it is ready to start measurement. \n
1117:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: \n \a true if temperature sensor is ready to start measurement. \n
1118:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \a false if temperature sensor is not ready to start measurement.
1119:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1120:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1121:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Checks if the die temperature sensor is ready to start a measurement\n\n
1122:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The status is obtained by reading \a RDY bit of \a DTSSTAT register. It is recommended
1123:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * to check the ready status of die temperature sensor before starting it.
1124:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1125:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_IsTemperatureSensorBusy() \n\n\n
1126:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1127:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorReady(void);
1128:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1129:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if (UC_SERIES != XMC45)
1130:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1131:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return bool  Indicates if the measured die temperature value has exceeded the configured upper 
1132:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *              \b Range: \a true if the temperature value has exceeded the configured upper limit.
1133:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *              if the temperature value is less than the configured upper limit.
1134:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1135:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1136:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Checks if the measured temperature has exceeded the configured upper limit of temperature.\n\n
1137:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The API checks \a OVERFL bit (Upper Limit Overflow Status bit) of \a DTEMPALARM register.
1138:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The \a OVERFL bit will be set if the measured temperature has exceeded the limit configured in 
1139:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * the bitfield \a UPPER in the \a DTEMPLIM register.
1140:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1141:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_SetRawTempLimits(),XMC_SCU_LowTemperature() \n\n\n
1142:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1143:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** bool XMC_SCU_HighTemperature(void);
1144:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1145:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1146:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1147:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param lower_temp  Lower threshold of die temperature. If measured temperature falls below this 
1148:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                    alarm bit will be set in \a UNDERFL bit field of \a DTEMPALARM register.
1149:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param upper_temp  Upper threshold of die temperature. If measured temperature exceeds this valu
1150:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                    alarm bit will be set in \a OVERFL bit field of \a DTEMPALARM register.
1151:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1152:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1153:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1154:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1155:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Configures the lower and upper threshold of die temperature.\n\n
1156:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * API configures \a DTEMPLIM register for upper and lower die temperature threshold limits.
1157:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * When the measured temperature is outside the range defined by the limits, alarm bits \a UNDERFL 
1158:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * will be set in the register \a DTEMPALARM.\n
1159:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * It is recommended to use following steps:\n
1160:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
1161:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
1162:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
1163:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Use \a XMC_SCU_HighTemperature() and XMC_SCU_LowTemperature() to monitor the temperature.\n
1164:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1165:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_HighTemperature(), XMC_SCU_LowTemperature() \n\n\n
1166:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1167:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_SetRawTempLimits(const uint32_t lower_temp, const uint32_t upper_temp);
1168:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1169:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1170:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return bool  Indicates if the measured die temperature value has dropped below the configured l
1171:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *              \b Range: \a true if the temperature value has dropped below the configured lower l
1172:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *              if the temperature value is higher than the configured lower limit.
1173:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1174:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1175:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Checks if the measured temperature has dropped below the configured lower limit of temperature.\
1176:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The API checks \a UNDERFL bit (Lower LimitUnderflow Status bit) of \a DTEMPALARM register.
1177:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The \a UNDERFL bit will be set if the measured temperature has dropped below the limit configure
1178:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * the bitfield \a LOWER in the \a DTEMPLIM register.
1179:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1180:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_SetRawTempLimits(),XMC_SCU_HighTemperature() \n\n\n
1181:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1182:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** bool XMC_SCU_LowTemperature(void);
1183:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
1184:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1185:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1186:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t Configured boot mode for the device.\n
1187:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_BOOTMODE_t for enumeration of different boot modes.
1188:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1189:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1190:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the boot mode configured for the device.\n\n
1191:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The boot mode is read from the \a STCON register bit field \a SWCON.
1192:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1193:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1194:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_SetBootMode() \n\n\n
1195:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1196:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** uint32_t XMC_SCU_GetBootMode(void);
1197:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1198:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1199:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1200:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param mode Boot mode to be configured for the device.\n
1201:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_BOOTMODE_t for selecting the boot mode.
1202:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1203:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1204:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1205:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1206:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Configures the desired boot mode for the device.\n\n
1207:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The XMC4 series devices support multiple boot modes. A running application can set a desired boo
1208:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * launch it by means of software reset. Switching of boot modes should be handled carefully. User 
1209:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * the initial boot sequence is executed. A stable execution environment should be maintained when 
1210:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * eventually handed over to the application program.\n
1211:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * It is recommended to use following steps to launch requested bootmode:\n
1212:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_SetBootMode() with desired boot mode value.\n
1213:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Trigger a software reset using system reset request by enabling a bit \a SYSRESETREQ of AIRCR 
1214:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *   (PPB->AIRCR |= PPB_AIRCR_SYSRESETREQ_Msk).\n
1215:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1216:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_GetBootMode() \n\n\n
1217:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1218:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_SetBootMode(const XMC_SCU_BOOTMODE_t mode);
1219:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1220:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1221:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1222:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param index  The SCU general purpose register to be read.\n
1223:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: 0 and 1 corresponding to GPR0 and GPR1.
1224:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1225:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t  Data read from the selected general purpose register.
1226:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1227:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1228:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides stored data from general purpose SCU register.\n\n
1229:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * SCU consists of 2 general purpose registers. These registers can be used for storing
1230:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * data. The API reads from either GPR0 or GPR1 based on the \a index value.
1231:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1232:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_WriteGPR()\n\n\n
1233:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1234:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** uint32_t XMC_SCU_ReadGPR(const uint32_t index);
1235:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  
1236:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1237:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1238:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param index  The SCU general purpose register to be written.\n
1239:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: 0 and 1 corresponding to GPR0 and GPR1.
1240:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param data  Data to be written to the selected general purpose register.
1241:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1242:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1243:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1244:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1245:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Stores data in the selected general purpose SCU register.\n\n
1246:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * SCU consists of 2 general purpose registers. These registers can be used for storing
1247:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * data. The API writes data to either GPR0 or GPR1 based on the \a index value.
1248:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1249:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_ReadGPR()\n\n\n
1250:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1251:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_WriteGPR(const uint32_t index, const uint32_t data);
1252:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1253:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1254:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1255:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param address  Location in the retention memory to be written.\n
1256:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: 4 bit address space is provided for selecting 16 words of 32 bits.
1257:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  equivalent to 64 bytes of data. \a address value should be from
1258:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  0 to 15.
1259:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param data    32 bit data to be written into retention memory. The API writes
1260:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                one word(4 bytes) of data to the address specified.\n
1261:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                \b Range: 32 bit data.
1262:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1263:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1264:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1265:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1266:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Writes input data to the selected address of Retention memory in hibernate domain.\n\n
1267:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The retention memory is located in hibernate domain. 
1268:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * It is used for the purpose of store/restore of context information.
1269:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Access to the retention memory space is served over shared serial interface. 
1270:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Retention memory content is retained even in hibernate mode.
1271:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1272:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_ReadFromRetentionMemory() \n\n\n
1273:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1274:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_WriteToRetentionMemory(uint32_t address, uint32_t data);
1275:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1276:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1277:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1278:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param address  Location in the retention memory to be read.\n
1279:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: 4 bit address space is provided for selecting 16 words of 32 bits.
1280:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  equivalent to 64 bytes of data. \a address value should be from
1281:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  0 to 15.
1282:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1283:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t  32 bit data read from retention memory. The API reads
1284:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                one word(4 bytes) of data from the address specified.\n
1285:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                \b Range: 32 bit data.
1286:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1287:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1288:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Reads data from selected address of retention memory in hibernate domain.\n\n
1289:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The retention memory is located in hibernate domain. 
1290:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * It is used for the purpose of store/restore of context information.
1291:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Access to the retention memory space is served over shared serial interface. 
1292:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Retention memory content is retained even in hibernate mode.
1293:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1294:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_WriteToRetentionMemory() \n\n\n
1295:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1296:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** uint32_t XMC_SCU_ReadFromRetentionMemory(uint32_t address);
1297:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1298:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1299:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1300:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param request  Non-maskable interrupt (NMI) request source to be enabled.\n
1301:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *              \b Range: Use type @ref XMC_SCU_NMIREQ_t for selecting the source of NMI. Multiple 
1302:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *              sources can be combined using \a OR operation.
1303:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1304:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None  
1305:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1306:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1307:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selectively enables interrupt sources to generate non maskable interrupt(NMI).\n\n
1308:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * NMI assertion can be individually enabled by setting corresponding bit of an interrupt in the 
1309:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \a NMIREQEN register.
1310:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1311:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_INTERRUPT_DisableNmiRequest() \n\n\n
1312:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1313:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_INTERRUPT_EnableNmiRequest(const uint32_t request);
1314:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1315:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1316:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1317:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param request  Non-maskable interrupt (NMI) request source to be disabled.\n
1318:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *              \b Range: Use type @ref XMC_SCU_NMIREQ_t for selecting the source of NMI. Multiple 
1319:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *              sources can be combined using \a OR operation.
1320:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1321:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None  
1322:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1323:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1324:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selectively disables interrupt sources from generating non maskable interrupt(NMI).\n\n
1325:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * NMI assertion can be individually disabled by clearing corresponding bits in the \a NMIREQEN reg
1326:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1327:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest() \n\n\n
1328:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1329:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_INTERRUPT_DisableNmiRequest(const uint32_t request);
1330:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1331:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1332:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1333:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param trap  The event for which, trap generation has to be enabled.\n
1334:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1335:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1336:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None  
1337:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1338:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1339:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Enables assertion of trap for the selected trap event.\n\n
1340:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Trap assertion can be individually enabled by clearing respective bit of the 
1341:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * event in \a TRAPDIS register in order to get an exception.
1342:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1343:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_TRAP_Disable(), XMC_SCU_TRAP_ClearStatus(), XMC_SCU_TRAP_GetStatus() \n\n\n
1344:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1345:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_TRAP_Enable(const uint32_t trap);
1346:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1347:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1348:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1349:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param trap  The event for which, trap generation has to be disabled.\n
1350:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1351:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1352:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None  
1353:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1354:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1355:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Disables assertion of trap for the selected trap event.\n\n
1356:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Trap assertion can be individually disabled by setting the respective event bit 
1357:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * in the \a TRAPDIS register in order to suppress trap generation.
1358:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1359:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_TRAP_Enable(), XMC_SCU_TRAP_ClearStatus(), XMC_SCU_TRAP_GetStatus() \n\n\n
1360:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1361:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_TRAP_Disable(const uint32_t trap);
1362:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1363:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1364:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1365:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param trap  The event for which, trap status bit has to be cleared.\n
1366:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1367:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1368:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None  
1369:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1370:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1371:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Clears the trap status of input event.\n\n
1372:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Once a trap event is detected, it will have to be acknowledged and later serviced. 
1373:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The trap status bit should be cleared to detect the occurence of trap next time. 
1374:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * This is useful while polling for TRAPSTAT without enabling the NMI for trap.
1375:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Trap status can be cleared by setting the event bit in the \a TRAPCLR register.
1376:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1377:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_GetStatus() \n\n\n
1378:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1379:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_TRAP_ClearStatus(const uint32_t trap);
1380:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1381:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1382:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t  Status of trap generating events.\n
1383:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event. The returned
1384:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * value indicates the status of multiple events at their respective bit positions.
1385:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * User should mask the bits of the events of interest using the type specified.
1386:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1387:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1388:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the status of trap generating events. \n\n
1389:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The status is read from \a TRAPRAW register. Status of the specific events can be checked
1390:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * using their respective bits in the \a TRAPRAW register. The bit masks can be obtained from
1391:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * the enumeration type @ref XMC_SCU_TRAP_t. Multiple events can be combined using \a OR operation.
1392:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * A trap event is considered to be asserted if the respective bit of the event is set to 1.
1393:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1394:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_ClearStatus() \n\n\n
1395:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1396:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** uint32_t XMC_SCU_TRAP_GetStatus(void);  
1397:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1398:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1399:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1400:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param trap  The event for which, trap has to be triggered.\n
1401:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1402:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1403:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1404:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1405:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1406:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Triggers trap generation for the event specified. \n\n
1407:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The trap source has to be enabled before invocation of this API. 
1408:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Trap event can be triggered by setting its respective bit in the \a TRAPSET register.
1409:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Trap event can be configured to generate a non maskable interrupt by using the API XMC_SCU_INTER
1410:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * It is recommended to use following steps to manually assert a trap event:\n
1411:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_TRAP_EnableEvent with desired trap request source ID.\n
1412:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_TRAP_SetEvent with same trap request source ID to manually assert a trap event
1413:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1414:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_GetStatus() \n\n\n
1415:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1416:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_TRAP_Trigger(const uint32_t trap);
1417:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1418:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1419:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1420:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param peripheral  The peripheral to be reset.\n
1421:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals that can be
1422:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1423:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1424:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1425:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1426:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Puts the specified peripheral in to reset state. \n\n
1427:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The API achieves reset of peripherals by setting the respective bit in the \a PRSET0,  \a PRSET1
1428:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * register. Status of reset assertion automatically stored in the \a PRSTATn register and can be c
1429:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * user software to determine the state of the system and for debug purpose.\n
1430:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * It is recommended to use following steps to assert a peripheral reset:\n
1431:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_AssertPeripheralReset() with desired peripheral identifier.\n
1432:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_IsPeripheralResetAsserted with same peripheral identifier to verify whet
1433:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * is in reset state.\n
1434:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1435:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_RESET_IsPeripheralResetAsserted() \n\n\n
1436:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1437:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1438:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1439:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1440:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1441:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param peripheral  The peripheral to be moved out of reset state.\n
1442:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals that can be
1443:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1444:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1445:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1446:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1447:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Enables the specified peripheral by moving it out of reset state.  \n\n
1448:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Any peripheral should be moved out of reset state for executing its functionality.
1449:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The API enables the peripheral by setting its respective bit in the \a PRCLR0,  \a PRCLR1 or  \a
1450:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * register. Status of reset deassertion is automatically stored in the \a PRSTATn register and can
1451:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * the user software to determine the state of the system and for debug purpose.\n
1452:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * It is recommended to use following steps to deassert a peripheral reset:\n
1453:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_DeassertPeripheralReset() with desired peripheral identifier.\n
1454:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_IsPeripheralResetAsserted() with desired peripheral identifier to verify
1455:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * has been enabled.\n
1456:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1457:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_RESET_AssertPeripheralReset() \n\n\n
1458:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1459:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1460:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1461:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1462:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1463:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param peripheral  The peripheral, whose reset status has to be checked.\n
1464:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals.
1465:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1466:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return bool  Status of peripheral reset. \n
1467:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *               \b Range: \a true if peripheral is in reset state. \a false if peripheral is enabl
1468:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1469:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1470:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Checks the reset status of the selected peripheral.\n\n
1471:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The API reads the reset status from \a PRSTATn register. Returns true if the peripheral is in
1472:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * reset state. On power up of the device, all the peripherals will be in reset state. 
1473:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * If the peripheral is enabled, \a false will be returned as the status.
1474:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1475:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_RESET_AssertPeripheralReset(), XMC_SCU_RESET_DeassertPeripheralReset() \n\n\n 
1476:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1477:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1478:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  
1479:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1480:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1481:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error status has to be cleared.\n
1482:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1483:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          memory status bits can be cleared by using the \a OR operation.
1484:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1485:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1486:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1487:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1488:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Clears the parity error status bit. \n\n
1489:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * When a memory parity error is detected using the status bits in \a PEFLAG register. It has to 
1490:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * be cleared by software to detect the parity error from the same memory next time.
1491:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The API clears the parity error status bit of the selected peripheral by setting the 
1492:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * respective bit in the \a PEFLAG register. Status of multiple memory parity errors 
1493:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * can be cleared by combining the enum values using \a OR operation.
1494:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1495:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_PARITY_GetStatus(), XMC_SCU_PARITY_Enable(), XMC_SCU_PARITY_EnableTrapGeneration() \n\n\
1496:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1497:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_PARITY_ClearStatus(const uint32_t memory);
1498:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1499:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1500:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1501:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error checking has to be enabled.\n
1502:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1503:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1504:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1505:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None  
1506:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1507:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1508:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Enables parity error checking for the selected on-chip RAM type.\n\n
1509:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Parity error checking can be enabled by setting respective bits in the \a PEEN register.
1510:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Additionally parity error can be configured to generate trap when the error is detected,
1511:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * using the API XMC_SCU_PARITY_EnableTrapGeneration(). Such a trap can be further configured
1512:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * to generate non maskable interrupt(NMI) using the API XMC_SCU_INTERRUPT_EnableNmiRequest().
1513:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1514:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_PARITY_EnableTrapGeneration(), XMC_SCU_INTERRUPT_EnableNmiRequest() \n\n\n
1515:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1516:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_PARITY_Enable(const uint32_t memory);
1517:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1518:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1519:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1520:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param memory   The on-chip RAM type, for which the parity error checking has to be disabled.\n
1521:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1522:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1523:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1524:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None  
1525:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1526:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1527:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Disables parity error checking for the selected on-chip RAM type.\n\n
1528:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Parity error detection can be disabled by clearing the respective bit in the \a PEEN register.
1529:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1530:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_PARITY_Enable(), XMC_SCU_PARITY_DisableTrapGeneration() \n\n\n
1531:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1532:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_PARITY_Disable(const uint32_t memory);
1533:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1534:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1535:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1536:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error trap generation has to be enable
1537:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1538:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1539:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1540:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None  
1541:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1542:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1543:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Enables trap assertion for the parity error source.\n\n
1544:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Parity error detection for different types of on-chip RAM can generate trap.
1545:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Trap assertion for parity error can be individually enabled by setting the respective bits
1546:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * in the \a PETE register. The generated trap can be additionally configured to generate
1547:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * non maskable interrupt(NMI) using the API XMC_SCU_INTERRUPT_EnableNmiRequest().
1548:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1549:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_PARITY_DisableTrapGeneration() \n\n\n
1550:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1551:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_PARITY_EnableTrapGeneration(const uint32_t memory);
1552:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1553:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1554:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1555:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error trap generation has to be disabl
1556:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1557:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1558:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1559:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None  
1560:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1561:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1562:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Disables the assertion of trap for the parity error source.\n\n
1563:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Trap assertion can be disabled by clearing the respective bit of the RAM type in the \a PETE reg
1564:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1565:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1566:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_PARITY_EnableTrapGeneration() \n\n\n
1567:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1568:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_PARITY_DisableTrapGeneration(const uint32_t memory);
1569:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1570:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1571:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1572:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t  Status of parity error detection for the on-chip RAM modules.\n
1573:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to get the bit mask of each RAM module type.
1574:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1575:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1576:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the status of parity error detection for the on-chip RAM modules.\n\n
1577:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Parity error status information is obtained from the \a PEFLAG register.
1578:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * If a particular RAM module has parity error, its respective bit field will be set to 1 in the 
1579:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * returned value. A check for the status of a particular RAM module can be done by
1580:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * masking the returned value with the RAM module identifier from the type @ref XMC_SCU_PARITY_t.
1581:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1582:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_PARITY_ClearStatus() \n\n\n
1583:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1584:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** uint32_t XMC_SCU_PARITY_GetStatus(void);  
1585:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1586:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1587:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1588:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param clock  Peripheral for which the clock has to be enabled. \n
1589:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1590:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1591:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1592:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1593:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1594:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Enables the source clock for selected peripheral.\n\n
1595:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The various outputs of Clock Generation Unit (CGU) can be individually enabled by setting the pe
1596:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * specific bit in the \a CLKSET register.\n
1597:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * It is recommended to use following steps to verify whether a source clock of peripheral is enabl
1598:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_EnableClock() with desired peripheral identifier.\n
1599:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_IsClockEnabled() with same peripheral identifier to verify whether the c
1600:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1601:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableClock(), XMC_SCU_RESET_DeassertPeripheralReset() \n\n\n
1602:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1603:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock);
1604:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1605:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1606:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1607:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param clock  Peripheral for which the clock has to be disabled. \n
1608:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1609:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1610:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1611:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1612:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1613:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Disables source clock for the peripheral selected.\n\n
1614:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The various outputs of Clock Generation Unit (CGU) can be individually disabled  by setting the 
1615:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * specific bits in the \a CLKCLR register.\n
1616:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * It is recommended to use following steps to verify whether clock source of the peripheral is ena
1617:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_DisableClock with desired peripheral identifier.\n
1618:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_IsClockEnabled with same peripheral identifier to verify whether periphe
1619:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1620:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableClock(), XMC_SCU_RESET_AssertPeripheralReset() \n\n\n
1621:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1622:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_DisableClock(const XMC_SCU_CLOCK_t clock);
1623:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1624:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1625:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1626:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param clock   Peripheral for which the clock status has to be checked. \n
1627:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1628:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1629:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return bool  Status of peripheral clock.\n
1630:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: \a true if peripheral clock is enabled. \a false if peripheral clock is disable
1631:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1632:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1633:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Checks the status of peripheral source clock.\n\n
1634:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The status of peripheral source clock is read from the \a CLKSTATn register. 
1635:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Returns \a true if clock is enabled and returns \a false otherwise.
1636:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1637:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableClock(), XMC_SCU_CLOCK_DisableClock() \n\n\n
1638:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1639:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** bool XMC_SCU_CLOCK_IsClockEnabled(const XMC_SCU_CLOCK_t clock);
1640:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1641:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1642:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1643:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param source  Source of clock for fSYS.\n
1644:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSCLKSRC_t to select the source of clock.\n
1645:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_OFI for selecting internal fast clock as fSYS.\n
1646:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_PLL for selecting the output of PLL fPLL as fSYS.
1647:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1648:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1649:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1650:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1651:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selects the source for system clock (fSYS).\n\n
1652:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * System clock is selected by setting \a SYSSEL bits in the \a SYSCLKCR register.
1653:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * If \a XMC_SCU_CLOCK_SYSCLKSRC_PLL is selected, then the dividers of the PLL have to be
1654:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * additionally configured to achieve the required system clock frequency. 
1655:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   * \par<b>Related APIs:</b><BR>
1656:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_StartSystemPll(), XMC_SCU_CLOCK_EnableHighPerformanceOscillator() \n\n\n
1657:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1658:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source);
1659:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1660:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1661:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return XMC_SCU_CLOCK_SYSCLKSRC_t   Source of clock for fSYS.\n
1662:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSCLKSRC_t to select the source of clock.\n
1663:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_OFI - internal fast clock selected as fSYS.\n
1664:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_PLL - output of PLL fPLL selected as fSYS.
1665:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1666:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1667:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the selected source of system clock (fSYS). \n\n
1668:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selected source of fSYS is obtained by reading \a SYSSEL bits of \a SYSCLKCR register.
1669:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1670:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockSource(), XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency() \n\n\n
1671:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1672:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_SYSCLKSRC_t XMC_SCU_CLOCK_GetSystemClockSource(void)
1673:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
1674:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   return (XMC_SCU_CLOCK_SYSCLKSRC_t)(SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk);
1675:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** }
1676:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1677:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1678:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1679:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param source   Source of clock for USB and SDMMC(fUSB/SDMMC).\n
1680:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_USBCLKSRC_t to select the source of clock.\n
1681:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_USBPLL - output of USB PLL as source of USB clock(fUSB/
1682:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_SYSPLL - output of PLL fPLL as source of USB clock(fUSB
1683:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1684:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1685:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1686:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1687:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selects the source of USB/SDMMC clock (fUSB/SDMMC).\n\n
1688:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * USB and SDMMC use a common clock source. They can either use fUSB PLL or fPLL as the source of c
1689:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The selection is done by configuring the \a USBSEL bits of \a USBCLKCR register.
1690:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1691:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
1692:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1693:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source);
1694:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1695:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1696:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return XMC_SCU_CLOCK_USBCLKSRC_t   Source of clock for USB and SDMMC(fUSB/SDMMC).\n
1697:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_USBCLKSRC_t to identify the source of clock.\n
1698:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_USBPLL - output of USB PLL is selected as source of USB
1699:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_SYSPLL - output of PLL fPLL is selected as source of US
1700:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1701:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1702:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the selected source of USB and SDMMC clock frequency.\n\n
1703:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The clock source is read from from the \a USBSEL bits of \a USBCLKCR register.
1704:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1705:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
1706:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1707:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_USBCLKSRC_t XMC_SCU_CLOCK_GetUsbClockSource(void)
1708:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
  27              	 .loc 1 1708 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 00AF     	 add r7,sp,#0
  37              	.LCFI1:
  38              	 .cfi_def_cfa_register 7
1709:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   return (XMC_SCU_CLOCK_USBCLKSRC_t)(SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBSEL_Msk);
  39              	 .loc 1 1709 0
  40 0004 044B     	 ldr r3,.L3
  41 0006 9B69     	 ldr r3,[r3,#24]
  42 0008 03F48033 	 and r3,r3,#65536
1710:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** }
  43              	 .loc 1 1710 0
  44 000c 1846     	 mov r0,r3
  45 000e BD46     	 mov sp,r7
  46              	.LCFI2:
  47              	 .cfi_def_cfa_register 13
  48              	 
  49 0010 5DF8047B 	 ldr r7,[sp],#4
  50              	.LCFI3:
  51              	 .cfi_restore 7
  52              	 .cfi_def_cfa_offset 0
  53 0014 7047     	 bx lr
  54              	.L4:
  55 0016 00BF     	 .align 2
  56              	.L3:
  57 0018 00460050 	 .word 1342195200
  58              	 .cfi_endproc
  59              	.LFE136:
  61              	 .section .text.XMC_SCU_CLOCK_GetWdtClockSource,"ax",%progbits
  62              	 .align 2
  63              	 .thumb
  64              	 .thumb_func
  66              	XMC_SCU_CLOCK_GetWdtClockSource:
  67              	.LFB137:
1711:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1712:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1713:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1714:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param source  Clock source for watchdog timer.\n
1715:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type XMC_SCU_CLOCK_WDTCLKSRC_t to identify the clock source.\n
1716:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_OFI - internal fast oscillator (fOFI)\n
1717:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_STDBY - backup standby clock (fSTDBY)\n
1718:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_PLL - PLL output clock (fPLL)
1719:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1720:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1721:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1722:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1723:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selects the source of WDT clock (fWDT).\n\n
1724:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The selected value is configured to the \a WDTSEL bits of \a WDTCLKCR register.
1725:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The watchdog timer counts at the frequency selected using this API. So the time for
1726:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * timeout or pre-warning of watchdog has to be calculated based on this selection.
1727:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1728:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1729:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockDivider(), XMC_SCU_CLOCK_GetWdtClockFrequency() \n\n\n
1730:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1731:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source);
1732:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1733:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1734:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return XMC_SCU_CLOCK_WDTCLKSRC_t   Clock source configured for watchdog timer.\n
1735:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type XMC_SCU_CLOCK_WDTCLKSRC_t to identify the clock source.\n
1736:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_OFI - internal fast oscillator (fOFI)\n
1737:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_STDBY - backup standby clock (fSTDBY)\n
1738:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_PLL - PLL output clock (fPLL)
1739:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1740:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1741:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the source of clock used for watchdog timer.\n\n
1742:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a WDTSEL bits of \a WDTCLKCR register.
1743:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The time for timeout or pre-warning of watchdog has to be calculated based on 
1744:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * the clock source selected.
1745:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1746:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockDivider(), XMC_SCU_CLOCK_SetWdtClockSource() \n\n\n
1747:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1748:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_WDTCLKSRC_t XMC_SCU_CLOCK_GetWdtClockSource(void)
1749:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
  68              	 .loc 1 1749 0
  69              	 .cfi_startproc
  70              	 
  71              	 
  72              	 
  73 0000 80B4     	 push {r7}
  74              	.LCFI4:
  75              	 .cfi_def_cfa_offset 4
  76              	 .cfi_offset 7,-4
  77 0002 00AF     	 add r7,sp,#0
  78              	.LCFI5:
  79              	 .cfi_def_cfa_register 7
1750:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   return (XMC_SCU_CLOCK_WDTCLKSRC_t)(SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTSEL_Msk);
  80              	 .loc 1 1750 0
  81 0004 044B     	 ldr r3,.L7
  82 0006 5B6A     	 ldr r3,[r3,#36]
  83 0008 03F44033 	 and r3,r3,#196608
1751:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** }
  84              	 .loc 1 1751 0
  85 000c 1846     	 mov r0,r3
  86 000e BD46     	 mov sp,r7
  87              	.LCFI6:
  88              	 .cfi_def_cfa_register 13
  89              	 
  90 0010 5DF8047B 	 ldr r7,[sp],#4
  91              	.LCFI7:
  92              	 .cfi_restore 7
  93              	 .cfi_def_cfa_offset 0
  94 0014 7047     	 bx lr
  95              	.L8:
  96 0016 00BF     	 .align 2
  97              	.L7:
  98 0018 00460050 	 .word 1342195200
  99              	 .cfi_endproc
 100              	.LFE137:
 102              	 .section .text.XMC_SCU_CLOCK_GetExternalOutputClockSource,"ax",%progbits
 103              	 .align 2
 104              	 .thumb
 105              	 .thumb_func
 107              	XMC_SCU_CLOCK_GetExternalOutputClockSource:
 108              	.LFB140:
1752:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1753:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1754:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1755:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param source   Source for standby clock.\n
1756:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_HIB_STDBYCLKSRC_t to identify the clock source.\n
1757:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSI - internal slow oscillator (fOSI) \n
1758:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSCULP - ultra low power osciallator (fULP) \n
1759:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1760:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1761:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1762:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1763:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selects the source of Standby clock (fSTDBY).\n\n
1764:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Clock source is configured by setting the \a STDBYSEL bits of \a HDCR register.
1765:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Hibernate domain should be enabled explicitly before using the API.
1766:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1767:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \note
1768:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The register update in HIB domain is indicated by the MIRRST register which can be polled using 
1769:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1770:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1771:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_HIB_GetStdbyClockSource(), XMC_SCU_HIB_EnableHibernateDomain() \n\n\n
1772:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1773:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source);
1774:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1775:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1776:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return XMC_SCU_HIB_RTCCLKSRC_t   Source clock of standby clock(fSTDBY).\n
1777:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_HIB_STDBYCLKSRC_t to identify the clock source.\n
1778:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSI - internal slow oscillator (fOSI) \n
1779:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSCULP - ultra low power osciallator (fULP) \n
1780:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1781:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1782:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the source of standby clock (fSTDBY).\n\n
1783:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a STDBYSEL bits of \a HDCR register.\n
1784:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1785:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_HIB_SetStandbyClockSource(), XMC_SCU_HIB_EnableHibernateDomain() \n\n\n
1786:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1787:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_HIB_RTCCLKSRC_t XMC_SCU_HIB_GetStdbyClockSource(void)
1788:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
1789:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   return (XMC_SCU_HIB_RTCCLKSRC_t)(SCU_HIBERNATE->HDCR & SCU_HIBERNATE_HDCR_STDBYSEL_Msk);
1790:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** }
1791:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1792:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1793:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1794:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param source  Source of RTC clock.\n
1795:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_HIB_RTCCLKSRC_t to identify the clock source.\n
1796:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_OSI - internal slow oscillator(fOSI). \n
1797:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_ULP - ultra low power oscillator(fULP). \n
1798:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1799:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1800:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1801:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1802:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selects the source of RTC clock (fRTC).\n\n
1803:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is configured to \a RCS bit of \a HDCR register.
1804:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * fULP needs external input powered by VBAT or VDDP. fOSI is internal clock.
1805:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The frequency of the clock will be 32.768 kHz.
1806:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1807:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \note
1808:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The register update in HIB domain is indicated by the MIRRST register which can be polled using 
1809:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1810:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1811:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_HIB_GetRtcClockSource() \n\n\n
1812:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1813:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source);
1814:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1815:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1816:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return XMC_SCU_HIB_RTCCLKSRC_t   Source of RTC clock.\n
1817:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_HIB_RTCCLKSRC_t to identify the clock source.\n
1818:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_OSI - internal slow oscillator(fOSI). \n
1819:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_ULP - ultra low power oscillator(fULP). \n
1820:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1821:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1822:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the source of RTC clock (fRTC).
1823:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a RCS bit of \a HDCR register.
1824:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The frequency of the clock will be 32.768 kHz.
1825:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1826:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_HIB_SetRtcClockSource() \n\n\n
1827:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1828:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_HIB_RTCCLKSRC_t XMC_SCU_HIB_GetRtcClockSource(void)
1829:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
1830:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   return (XMC_SCU_HIB_RTCCLKSRC_t)(SCU_HIBERNATE->HDCR & SCU_HIBERNATE_HDCR_RCS_Msk);
1831:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** }
1832:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1833:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1834:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1835:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param clock  Source of external clock output(fEXT).\n
1836:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *           \b Range: Use type @ref XMC_SCU_CLOCK_EXTOUTCLKSRC_t to identify the clock.\n
1837:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS - system clock fSYS. \n
1838:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_USB - USB clock fUSB. \n
1839:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL - PLL output fPLL. \n
1840:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \if XMC42
1841:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1842:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1843:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \endif
1844:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \if XMC41
1845:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1846:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \endif
1847:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1848:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1849:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1850:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1851:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selects the source of external clock out (fEXT).\n\n
1852:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value will be configured to \a ECKSEL bits of \a EXTCLKCR register.
1853:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1854:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
1855:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1856:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetExternalOutputClockSource(const XMC_SCU_CLOCK_EXTOUTCLKSRC_t clock);
1857:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1858:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1859:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return XMC_SCU_CLOCK_EXTOUTCLKSRC_t   Source of external clock output(fEXT).\n
1860:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *           \b Range: Use type @ref XMC_SCU_CLOCK_EXTOUTCLKSRC_t to identify the clock.\n
1861:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS - system clock fSYS. \n
1862:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_USB - USB clock fUSB. \n
1863:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL - PLL output fPLL. \n
1864:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \if XMC42
1865:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1866:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \endif
1867:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \if XMC41
1868:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1869:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \endif
1870:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1871:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1872:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the source of external clock output(fEXT).\n\n
1873:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a ECKSEL bits of \a EXTCLKCR register.
1874:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1875:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
1876:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1877:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_EXTOUTCLKSRC_t XMC_SCU_CLOCK_GetExternalOutputClockSource(void)
1878:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 109              	 .loc 1 1878 0
 110              	 .cfi_startproc
 111              	 
 112              	 
 113              	 
 114 0000 80B4     	 push {r7}
 115              	.LCFI8:
 116              	 .cfi_def_cfa_offset 4
 117              	 .cfi_offset 7,-4
 118 0002 00AF     	 add r7,sp,#0
 119              	.LCFI9:
 120              	 .cfi_def_cfa_register 7
1879:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   return (XMC_SCU_CLOCK_EXTOUTCLKSRC_t)(SCU_CLK->EXTCLKCR & SCU_CLK_EXTCLKCR_ECKSEL_Msk);
 121              	 .loc 1 1879 0
 122 0004 054B     	 ldr r3,.L11
 123 0006 9B6A     	 ldr r3,[r3,#40]
 124 0008 DBB2     	 uxtb r3,r3
 125 000a 03F00303 	 and r3,r3,#3
 126 000e DBB2     	 uxtb r3,r3
1880:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** }
 127              	 .loc 1 1880 0
 128 0010 1846     	 mov r0,r3
 129 0012 BD46     	 mov sp,r7
 130              	.LCFI10:
 131              	 .cfi_def_cfa_register 13
 132              	 
 133 0014 5DF8047B 	 ldr r7,[sp],#4
 134              	.LCFI11:
 135              	 .cfi_restore 7
 136              	 .cfi_def_cfa_offset 0
 137 0018 7047     	 bx lr
 138              	.L12:
 139 001a 00BF     	 .align 2
 140              	.L11:
 141 001c 00460050 	 .word 1342195200
 142              	 .cfi_endproc
 143              	.LFE140:
 145              	 .section .text.XMC_SCU_CLOCK_GetECATClockDivider,"ax",%progbits
 146              	 .align 2
 147              	 .thumb
 148              	 .thumb_func
 150              	XMC_SCU_CLOCK_GetECATClockDivider:
 151              	.LFB152:
1881:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1882:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1883:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1884:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param source  Source of clock for system PLL.\n
1885:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSPLLCLKSRC_t for identifying the clock source.\n
1886:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP - External High performance oscillat
1887:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI - Internal fast clock (fOFI).
1888:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1889:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1890:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1891:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1892:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selects the source of system PLL.\n\n
1893:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is configured to \a VCOBYP bit of \a PLLCON0 register.
1894:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * If \a XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP is selected, ensure that the high performance oscillator 
1895:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * enabled by using the API XMC_SCU_CLOCK_EnableHighPerformanceOscillator().
1896:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1897:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator()\n\n\n
1898:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1899:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source);
1900:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1901:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1902:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return XMC_SCU_CLOCK_OSCCLKSRC_t   Source of clock for system PLL.\n
1903:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSPLLCLKSRC_t for identifying the clock source.\n
1904:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP - External High performance oscillat
1905:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI - Internal fast clock (fOFI).
1906:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1907:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1908:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the source of system PLL clock (fPLL). \n\n
1909:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a VCOBYP bit of \a PLLCON0 register.
1910:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1911:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator(), XMC_SCU_CLOCK_SetSystemPllClockSource()\n\n\n
1912:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1913:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_SYSPLLCLKSRC_t XMC_SCU_CLOCK_GetSystemPllClockSource(void)
1914:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
1915:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   return (XMC_SCU_CLOCK_SYSPLLCLKSRC_t)(SCU_PLL->PLLCON0 & SCU_PLL_PLLCON0_VCOBYP_Msk);
1916:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** }
1917:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1918:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(ECAT0) 
1919:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1920:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1921:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param source  Source of ECAT clock.\n
1922:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_CLOCK_ECATCLKSRC_t to identify the clock source.\n
1923:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_USBPLL - USB PLL (fUSBPLL) as a source for ECAT c
1924:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_SYSPLL - Main PLL output (fPLL) as a source for E
1925:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1926:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1927:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1928:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1929:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Selects the source of ECAT clock (fECAT).\n\n
1930:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is configured to \a ECATSEL bit of \a ECATCLKCR register.
1931:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1932:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetECATClockSource() \n\n\n
1933:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1934:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE void XMC_SCU_CLOCK_SetECATClockSource(const XMC_SCU_CLOCK_ECATCLKSRC_t source)
1935:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
1936:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ((uint32_t)~SCU_CLK_ECATCLKCR_ECATSEL_Msk)) |
1937:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****                       ((uint32_t)source);
1938:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** }
1939:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1940:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1941:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return XMC_SCU_CLOCK_ECATCLKSRC_t   Source of ECAT clock.\n
1942:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_CLOCK_ECATCLKSRC_t to identify the clock source.\n
1943:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_USBPLL - USB PLL (fUSBPLL) as a source for ECAT c
1944:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_SYSPLL - Main PLL output (fPLL) as a source for E
1945:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1946:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1947:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the source of ECAT clock (fECAT).
1948:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a ECATSEL bit of \a ECATCLKCR register.
1949:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1950:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_HIB_SetRtcClockSource() \n\n\n
1951:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1952:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_ECATCLKSRC_t XMC_SCU_CLOCK_GetECATClockSource(void)
1953:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
1954:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   return (XMC_SCU_CLOCK_ECATCLKSRC_t)((SCU_CLK->ECATCLKCR & SCU_CLK_ECATCLKCR_ECATSEL_Msk) >> SCU_C
1955:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** }
1956:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
1957:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1958:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1959:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1960:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param divider   Ratio of fSYS clock source to the value of fSYS.
1961:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *              \b Range: 1 to 256.
1962:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1963:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1964:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1965:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1966:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Configures the ratio of system clock source to the value of system clock frequency.\n\n
1967:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is configured as \a SYSDIV bits of \a SYSCLKCR register. The divider value is 
1968:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * decremented by 1 before configuring.
1969:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1970:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemClockDivider(),  XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
1971:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1972:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider);
1973:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1974:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1975:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t   Ratio of fSYS clock source to the value of fSYS.
1976:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *              \b Range: 0 to 255.
1977:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1978:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1979:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the value of ratio between the source of system clock to the the value of system clock 
1980:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a SYSDIV bits of \a SYSCLKCR register.
1981:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1982:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockDivider(),  XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
1983:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
1984:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetSystemClockDivider(void)
1985:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
1986:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) >> SCU_CLK_SYSCLKCR_SYSDIV_Po
1987:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** }
1988:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
1989:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
1990:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1991:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param ratio  Ratio of fCCU clock source to the value of fCCU.
1992:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *              \b Range: 1 or 2.\n
1993:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  1-> fCCU= fSYS \n
1994:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  2-> fCCU= fSYS/2.
1995:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1996:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
1997:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
1998:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1999:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Configures the divider for CCU clock source. \n\n
2000:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Capture compare unit(CCU) can take either fSYS or fSYS/2 as the source of clock.
2001:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The configuration is set to \a CCUDIV bit of \a CCUCLKCR register. The CCUDIV bit is 1 bit wide.
2002:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2003:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2004:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetCcuClockDivider() \n\n\n
2005:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2006:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t ratio);
2007:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2008:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2009:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t  Ratio of fCCU clock source to the value of fCCU.
2010:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *              \b Range: 0 or 1.\n
2011:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  0-> fCCU= fSYS \n
2012:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                  1-> fCCU= fSYS/2.
2013:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2014:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2015:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the ratio of CCU clock(fCCU) to system clock(fSYS).\n\n
2016:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a CCUDIV bit of \a CCUCLKCR register.
2017:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2018:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2019:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetCcuClockDivider() \n\n\n
2020:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2021:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCcuClockDivider(void)
2022:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
2023:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->CCUCLKCR & SCU_CLK_CCUCLKCR_CCUDIV_Msk) >> SCU_CLK_CCUCLKCR_CCUDIV_Po
2024:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** }
2025:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2026:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2027:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2028:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param ratio  Ratio between system clock(fSYS) and CPU clock(fCPU).
2029:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 1 or 2.\n
2030:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *            1-> fCPU= fSYS. \n
2031:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *            2-> fCPU= fSYS/2.
2032:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2033:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2034:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2035:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2036:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Configures the CPU clock by setting the divider value for the system clock. \n\n
2037:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is set to the \a CPUDIV bit of \a CPUCLKCR register.
2038:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2039:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetCpuClockDivider() \n\n\n
2040:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2041:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t ratio);
2042:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2043:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2044:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t   Ratio between system clock(fSYS) and CPU clock(fCPU).
2045:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 0 or 1.\n
2046:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *            0-> fCPU= fSYS. \n
2047:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *            1-> fCPU= fSYS/2.
2048:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2049:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2050:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the ratio between system clock(fSYS) and CPU clock(fCPU). \n\n
2051:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a CPUDIV bit of \a CPUCLKCR register.
2052:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2053:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetCpuClockDivider() \n\n\n
2054:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2055:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockDivider(void)
2056:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
2057:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) >> SCU_CLK_CPUCLKCR_CPUDIV_Po
2058:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** }
2059:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2060:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2061:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2062:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param ratio  Ratio of peripheral clock source to the value of peripheral clock.\n
2063:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 1 or 2.\n
2064:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                1-> fPERIPH= fCPU.\n
2065:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                2-> fPERIPH= fCPU/2.
2066:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2067:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2068:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2069:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2070:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Configures the peripheral clock by setting the divider for CPU clock(fCPU).\n\n
2071:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The peripheral clock can be equal to either fCPU or fCPU/2. The value is configured to \a PBDIV 
2072:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2073:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2074:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetPeripheralClockDivider() \n\n\n
2075:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2076:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t ratio);
2077:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2078:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2079:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t  Ratio of peripheral clock source to the value of peripheral clock.\n
2080:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 0 or 1.\n
2081:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                0-> fPERIPH= fCPU.\n
2082:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                1-> fPERIPH= fCPU/2.
2083:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2084:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2085:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the ratio of CPU clock(fCPU) to peripheral clock(fPERIPH).\n\n
2086:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a PBDIV bit of \a PBCLKCR register.
2087:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2088:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetPeripheralClockDivider() \n\n\n
2089:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2090:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetPeripheralClockDivider(void)
2091:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
2092:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos);
2093:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** }
2094:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2095:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2096:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2097:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param ratio   Ratio of PLL output clock(fPLL) to USB clock(fUSB).
2098:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 1 to 8.
2099:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2100:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2101:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2102:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2103:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Configures the USB clock(fUSB) by setting the USB clock divider. \n\n
2104:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is decremented by 1 before setting it to \a USBDIV bits of \a USBCLKCR register.
2105:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2106:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2107:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetUsbClockDivider(), XMC_SCU_CLOCK_SetUsbClockSource() \n\n\n
2108:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2109:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t ratio);
2110:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2111:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2112:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2113:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t  Ratio of PLL output clock(fPLL) to USB clock(fUSB).
2114:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 0 to 7.
2115:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2116:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2117:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the ratio between PLL output frequency(fPLL) and USB clock(fUSB).\n\n
2118:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a USBDIV bit of \a USBCLKCR register.
2119:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2120:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbClockSource() \n\n\n
2121:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2122:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetUsbClockDivider(void)
2123:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
2124:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBDIV_Msk) >> SCU_CLK_USBCLKCR_USBDIV_Po
2125:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** }
2126:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2127:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2128:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2129:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(EBU)
2130:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2131:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2132:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param ratio Ratio of PLL clock(fPLL) to EBU clock(fEBU).\n
2133:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 1 to 64.
2134:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2135:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2136:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2137:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2138:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Configures the EBU clock(fEBU) by setting the divider value.\n\n
2139:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The clock divider is configured to the \a EBUDIV bits of \a EBUCLKCR register.
2140:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2141:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetEbuClockDivider() \n\n\n
2142:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2143:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t ratio);
2144:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2145:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2146:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2147:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t  Ratio of PLL clock(fPLL) to EBU clock(fEBU).\n
2148:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 0 to 63.
2149:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2150:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2151:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the ratio between PLL clock(fPLL) and EBU clock(fEBU).\n\n
2152:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a EBUDIV bits of \a EBUCLKCR register.
2153:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2154:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetEbuClockDivider() \n\n\n
2155:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2156:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetEbuClockDivider(void)
2157:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
2158:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->EBUCLKCR & SCU_CLK_EBUCLKCR_EBUDIV_Msk) >> SCU_CLK_EBUCLKCR_EBUDIV_Po
2159:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** }
2160:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
2161:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2162:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2163:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2164:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param ratio  Ratio between the source of WDT clock and the WDT clock.\n
2165:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 1 to 256.
2166:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2167:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2168:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2169:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2170:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Configures the WDT clock by setting the clock divider for the WDT clock source.\n\n
2171:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is configured to \a WDTDIV bits of \a WDTCLKCR register. The value of divider
2172:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * is decremented by 1 before configuring. Check the selected clock source for the WDT clock
2173:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * before configuring the divider using the API XMC_SCU_CLOCK_SetWdtClockSource().
2174:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2175:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockSource(), XMC_SCU_CLOCK_GetWdtClockDivider() \n\n\n
2176:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2177:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t ratio);
2178:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2179:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2180:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2181:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t  Ratio between the source of WDT clock and the WDT clock.\n
2182:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 0 to 255.
2183:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2184:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2185:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the ratio between the WDT parent clock and the WDT clock. \n\n
2186:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a WDTDIV bits of \a WDTCLKCR register.
2187:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Ensure that the WDT parent clock is considered before using the value of
2188:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * the divider value.
2189:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2190:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockSource(), XMC_SCU_CLOCK_SetWdtClockDivider() \n\n\n
2191:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2192:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetWdtClockDivider(void)
2193:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
2194:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTDIV_Msk) >> SCU_CLK_WDTCLKCR_WDTDIV_Po
2195:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** }
2196:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2197:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2198:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2199:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param ratio   Ratio between the external output parent clock selected and the output clock.\n
2200:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 1 to 512.
2201:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2202:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2203:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2204:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2205:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Configures the external output clock by setting the divider value for the parent clock. \n\n
2206:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value will be configured to \a ECKDIV bits of \a EXTCLKCR register.
2207:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The divider value is decremented by 1 before storing it to the bit fields.
2208:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Ensure that the source of external output clock is configured appropriately using the API
2209:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource().
2210:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2211:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource(), XMC_SCU_CLOCK_GetExternalOutputClockDivider() \n\n
2212:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2213:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetExternalOutputClockDivider(const uint32_t ratio);
2214:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2215:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2216:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2217:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t  Ratio between the external output parent clock selected and the output clock.\
2218:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 0 to 511.
2219:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2220:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2221:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the divider value applied on parent clock before the generation of external output cloc
2222:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a EXTDIV bit of \a EXTCLKCR register.
2223:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2224:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
2225:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2226:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetExternalOutputClockDivider(void)
2227:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
2228:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->EXTCLKCR & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >> SCU_CLK_EXTCLKCR_ECKDIV_Po
2229:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** }
2230:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2231:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #if defined(ECAT0)
2232:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2233:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2234:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @param ratio   Ratio between the source of ECAT clock and the ECAT clock.\n
2235:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 1 to 4.
2236:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2237:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2238:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2239:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2240:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Configures the ECAT clock by setting the clock divider for the ECAT clock source.\n\n
2241:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is configured to \a ECADIV bits of \a ECATCLKCR register. The value of divider
2242:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * is decremented by 1 before configuring.
2243:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2244:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetECATClockSource(), XMC_SCU_CLOCK_GetECATClockDivider() \n\n\n
2245:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2246:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider);
2247:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2248:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2249:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2250:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t  Ratio between the source of ECAT clock and the ECAT clock.\n
2251:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: 0 to 3.
2252:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2253:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2254:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the ratio between the ECAT parent clock and the ECAT clock. \n\n
2255:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value is obtained by reading \a ECADIV bits of \a ECATCLKCR register.
2256:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2257:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetECATClockSource(), XMC_SCU_CLOCK_SetECATClockDivider() \n\n\n
2258:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2259:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetECATClockDivider(void)
2260:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 152              	 .loc 1 2260 0
 153              	 .cfi_startproc
 154              	 
 155              	 
 156              	 
 157 0000 80B4     	 push {r7}
 158              	.LCFI12:
 159              	 .cfi_def_cfa_offset 4
 160              	 .cfi_offset 7,-4
 161 0002 00AF     	 add r7,sp,#0
 162              	.LCFI13:
 163              	 .cfi_def_cfa_register 7
2261:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->ECATCLKCR & SCU_CLK_ECATCLKCR_ECADIV_Msk) >> SCU_CLK_ECATCLKCR_ECADIV
 164              	 .loc 1 2261 0
 165 0004 044B     	 ldr r3,.L15
 166 0006 9B6B     	 ldr r3,[r3,#56]
 167 0008 03F00303 	 and r3,r3,#3
2262:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** }
 168              	 .loc 1 2262 0
 169 000c 1846     	 mov r0,r3
 170 000e BD46     	 mov sp,r7
 171              	.LCFI14:
 172              	 .cfi_def_cfa_register 13
 173              	 
 174 0010 5DF8047B 	 ldr r7,[sp],#4
 175              	.LCFI15:
 176              	 .cfi_restore 7
 177              	 .cfi_def_cfa_offset 0
 178 0014 7047     	 bx lr
 179              	.L16:
 180 0016 00BF     	 .align 2
 181              	.L15:
 182 0018 00460050 	 .word 1342195200
 183              	 .cfi_endproc
 184              	.LFE152:
 186              	 .section .text.XMC_SCU_CLOCK_GetSystemClockFrequency,"ax",%progbits
 187              	 .align 2
 188              	 .thumb
 189              	 .thumb_func
 191              	XMC_SCU_CLOCK_GetSystemClockFrequency:
 192              	.LFB153:
2263:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** #endif
2264:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2265:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2266:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2267:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2268:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2269:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2270:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Enables the high precision oscillator by configuring external crystal mode.\n\n
2271:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The API configures \a MODE bits of \a OSCHPCTRL register to 0, there by configuring the 
2272:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * external clock input.
2273:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The System Oscillator Watchdog is enabled. The user should check the status 
2274:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * of the oscillator using XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable()
2275:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2276:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableHighPerformanceOscillator() \n\n\n
2277:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2278:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void);
2279:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2280:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2281:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2282:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2283:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2284:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Disables the high precision oscillator by disabling the external oscillator.\n\n
2285:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The API configures \a MODE bits of \a OSCHPCTRL register to 1, there by disabling the 
2286:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * external oscillator. 
2287:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2288:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator() \n\n\n
2289:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2290:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillator(void);
2291:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2292:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2293:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2294:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return Status of high performance oscillator
2295:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2296:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2297:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Checks if the OSC_HP oscillator is stable and usable
2298:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2299:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator() \n\n\n
2300:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2301:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void);
2302:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2303:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2304:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2305:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2306:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2307:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2308:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Enables XTAL1 input of OSC_ULP as general purpose input.
2309:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Use XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus to monitor the status of
2310:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @Note OSC_ULP should be disabled previously using XMC_SCU_CLOCK_DisableHighPerformanceOscillator
2311:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2312:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableHighPerformanceOscillator() \n\n\n
2313:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2314:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(void);
2315:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2316:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2317:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2318:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2319:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2320:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2321:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Disables XTAL1 input of OSC_ULP as general purpose input.
2322:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2323:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput() \n\n\n
2324:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2325:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(void);
2326:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2327:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2328:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2329:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return Status OSC_HP XTAL1 pin
2330:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2331:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2332:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Monitor the status of OSC_HP XTAL1 pin.
2333:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2334:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput() \n\n\n
2335:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2336:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus(void);
2337:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2338:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2339:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2340:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2341:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2342:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2343:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Enables ultra low power oscillator(ULP). \n\n
2344:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * It enables the hibernate domain, configures the ultra low power oscillator
2345:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * uisng the \a MODE bits of the \a OSCULCTRL register. The \a Mode bits will be
2346:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * reset to 0 to enable the low power oscillator. Mirror register update delays 
2347:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * are handled internally.
2348:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The OSC_ULP Oscillator Watchdog is enabled. The user should check the status 
2349:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * of the oscillator using XMC_SCU_CLOCK_IsLowPowerOscillatorStable()
2350:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2351:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableLowPowerOscillator() 
2352:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_IsLowPowerOscillatorStable() \n\n\n
2353:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2354:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_EnableLowPowerOscillator(void);
2355:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2356:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2357:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2358:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2359:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2360:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2361:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Disables ultra low power oscillator.\n\n
2362:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * It is disabled by setting the \a MODE bits of \a OSCULCTRL register to value 2.
2363:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * By default on power up, the ultra low power osciallator is disabled.
2364:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2365:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillator() \n\n\n
2366:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2367:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_DisableLowPowerOscillator(void);
2368:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2369:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2370:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2371:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return Status of low power oscillator
2372:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2373:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2374:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Checks if the OSC_ULP oscillator is stable and usable
2375:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2376:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillator() \n\n\n
2377:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2378:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void);
2379:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2380:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2381:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2382:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2383:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2384:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2385:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Enables XTAL1 input of OSC_ULP as general purpose input.
2386:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Use XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus to monitor the status of OSC_UL
2387:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @Note OSC_ULP should be disabled previously using XMC_SCU_CLOCK_DisableLowPowerOscillator().
2388:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2389:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \note
2390:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The register update in HIB domain is indicated by the MIRRST register which can be polled using 
2391:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2392:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2393:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableLowPowerOscillator() \n\n\n
2394:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2395:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(void);
2396:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2397:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2398:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2399:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return None
2400:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2401:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2402:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Disables XTAL1 input of OSC_ULP as general purpose input.
2403:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2404:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2405:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \note
2406:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The register update in HIB domain is indicated by the MIRRST register which can be polled using 
2407:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2408:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput() \n\n\n
2409:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2410:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** void XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(void);
2411:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2412:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2413:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2414:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return Status OSC_ULP XTAL1 pin 
2415:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2416:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2417:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Monitor the status of OSC_ULP XTAL1 pin.
2418:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2419:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput() \n\n\n
2420:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2421:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus(void);
2422:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2423:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2424:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2425:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t   System frequency in Hertz.\n
2426:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *            \b Range: clock frequency in Hertz. Range of the value depends on the source clock fr
2427:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *            and the configured values of dividers.
2428:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2429:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2430:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the value of system PLL output clock frequency(fPLL).\n\n
2431:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The API uses \a N-DIV,  \a P-DIV,  \a K1-DIV,  \a K2-DIV bits information from \a PLLCON1 regist
2432:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * VCOBYP bit information from \a PLLCON0 register. It calculates frequency of system pll clock usi
2433:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * If normal Mode : fPLL = (fOSC * N)/(P * K2).
2434:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * If prescaler mode: fPLL = fOSC/ K1.
2435:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2436:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
2437:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2438:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockFrequency(void);
2439:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2440:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2441:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2442:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t  Source clock used for deriving system clock.\n
2443:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *          \b Range: fOHP frequency if external high precision frequency is used. \n
2444:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *                    fOFI fast internal clock frequency.
2445:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2446:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2447:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the value of the input clock frequency for deriving the system clock.
2448:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The API retrieves frequency of system PLL input clock (fPLLin).
2449:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Based on \a PINSEL bits information from \a PLLCON2 register, the parent clock source is obtaine
2450:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * This bit field specifies if fOHP or fOFI is used for deriving system clock.
2451:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * System clock frequency is obtained by dividing the source clock frequency with different divider
2452:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2453:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemPllClockFrequency() \n\n\n
2454:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2455:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency(void);
2456:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2457:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2458:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2459:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t   USB PLL output clock frequency.
2460:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2461:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2462:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the frequency of USB PLL output clock (fUSBPLL).\n\n
2463:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * It obtains the \a VCOBYP bits information from \a USBPLLCON register and decides if USB PLL mode
2464:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * If USB PLL mode is used, the USB clock frequency is obtained by dividing the source clock by USB
2465:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The frequency is obtained using following formula:\n
2466:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * If Normal Mode : fUSBPLL = (fOSC * N)/(P * 2).\n
2467:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * If Prescaler mode: fPLL = fOSC.
2468:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2469:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency() \n\n\n
2470:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2471:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetUsbPllClockFrequency(void);
2472:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** 
2473:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** /**
2474:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2475:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * @return uint32_t   System clock frequency in Hertz.
2476:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  *
2477:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2478:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Provides the frequency of system clock (fSYS).\n\n
2479:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * The value obtained by dividing \a CPUDIV bits information of \a CPUCLKCR register with SystemCor
2480:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * Based on these values, fSYS clock frequency is derived using the following formula:\n
2481:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * fSYS = fCPU << CPUDIV.
2482:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2483:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
2484:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****  */
2485:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetSystemClockFrequency(void)
2486:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** {
 193              	 .loc 1 2486 0
 194              	 .cfi_startproc
 195              	 
 196              	 
 197              	 
 198 0000 80B4     	 push {r7}
 199              	.LCFI16:
 200              	 .cfi_def_cfa_offset 4
 201              	 .cfi_offset 7,-4
 202 0002 00AF     	 add r7,sp,#0
 203              	.LCFI17:
 204              	 .cfi_def_cfa_register 7
2487:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h ****   return SystemCoreClock << ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) >> SCU_CLK_CPUCLKCR_
 205              	 .loc 1 2487 0
 206 0004 064B     	 ldr r3,.L19
 207 0006 1A68     	 ldr r2,[r3]
 208 0008 064B     	 ldr r3,.L19+4
 209 000a 1B69     	 ldr r3,[r3,#16]
 210 000c 03F00103 	 and r3,r3,#1
 211 0010 02FA03F3 	 lsl r3,r2,r3
2488:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc4_scu.h **** }
 212              	 .loc 1 2488 0
 213 0014 1846     	 mov r0,r3
 214 0016 BD46     	 mov sp,r7
 215              	.LCFI18:
 216              	 .cfi_def_cfa_register 13
 217              	 
 218 0018 5DF8047B 	 ldr r7,[sp],#4
 219              	.LCFI19:
 220              	 .cfi_restore 7
 221              	 .cfi_def_cfa_offset 0
 222 001c 7047     	 bx lr
 223              	.L20:
 224 001e 00BF     	 .align 2
 225              	.L19:
 226 0020 00000000 	 .word SystemCoreClock
 227 0024 00460050 	 .word 1342195200
 228              	 .cfi_endproc
 229              	.LFE153:
 231              	 .section .text.XMC_SCU_CLOCK_GetCpuClockFrequency,"ax",%progbits
 232              	 .align 2
 233              	 .thumb
 234              	 .thumb_func
 236              	XMC_SCU_CLOCK_GetCpuClockFrequency:
 237              	.LFB170:
 238              	 .file 2 "C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc/xmc_scu.h"
   1:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**
   2:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @file xmc_scu.h
   3:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @date 2016-03-09
   4:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
   5:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @cond
   6:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
   7:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * XMClib v2.1.18 - XMC Peripheral Driver Library 
   8:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
   9:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Copyright (c) 2015-2018, Infineon Technologies AG
  10:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * All rights reserved.                        
  11:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *                                             
  12:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * following conditions are met:   
  14:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *                                                                              
  15:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * disclaimer.                        
  17:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * 
  18:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * 
  21:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * products derived from this software without specific prior written permission.                  
  23:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *                                                                              
  24:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *                                                                              
  32:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
  35:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
  36:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Change History
  37:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * --------------
  38:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
  39:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * 2015-02-20:
  40:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *     - Initial <br>
  41:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
  42:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * 2015-05-20:
  43:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *     - Documentation improved <br>
  44:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *     - XMC_ASSERT() hanging issues have fixed for XMC4 devices. <br>
  45:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
  46:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * 2015-06-20:
  47:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  48:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *     - Removed STATIC_INLINE property for the below APIs and declared as void
  49:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *       XMC_SCU_INTERRUPT_EnableEvent, XMC_SCU_INTERRUPT_DisableEvent,
  50:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *       XMC_SCU_INTERRUPT_TriggerEvent, XMC_SCU_INTERUPT_GetEventStatus,
  51:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *       XMC_SCU_INTERUPT_ClearEventStatus
  52:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
  53:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * 2015-11-30:
  54:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *     - Documentation improved <br>
  55:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *      
  56:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * 2016-03-09:
  57:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *     - Optimization of write only registers
  58:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *      
  59:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @endcond 
  60:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
  61:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  */
  62:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** #ifndef XMC_SCU_H
  63:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** #define XMC_SCU_H
  64:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  
  65:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**************************************************************************************************
  66:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * HEADER FILES
  67:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
  68:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** #include <xmc_common.h>
  69:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** 
  70:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**
  71:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @addtogroup XMClib XMC Peripheral Library
  72:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @{
  73:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  */
  74:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  
  75:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**
  76:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @addtogroup SCU
  77:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @brief System Control Unit(SCU) driver for XMC microcontroller family.
  78:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
  79:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * System control unit is the SoC power, reset and a clock manager with additional responsibility o
  80:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * providing system stability protection and other auxiliary functions.<br>
  81:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * SCU provides the following features,
  82:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Power control
  83:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC4 
  84:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Hibernate control 
  85:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
  86:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Reset control
  87:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Clock control
  88:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Miscellaneous control(boot mode, system interrupts etc.)<br><br>
  89:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
  90:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * The SCU driver is divided in to clock control logic, reset control logic, system interrupt contr
  91:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC4
  92:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * , hibernate control logic, trap control logic, parity control logic 
  93:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
  94:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * and miscellaneous control logic.<br>
  95:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
  96:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Clock driver features:
  97:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows clock configuration using the structure XMC_SCU_CLOCK_CONFIG_t and API XMC_SCU_CLOCK_I
  98:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC4
  99:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides structure XMC_SCU_CLOCK_SYSPLL_CONFIG_t for configuring the system PLL
 100:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows selection of clock source for system PLL, XMC_SCU_CLOCK_GetSystemPllClockSource()
 101:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides APIs for configuring different module clock frequencies XMC_SCU_CLOCK_SetWdtClockDiv
 102:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows selection of clock source for external output, XMC_SCU_CLOCK_SetExternalOutputClockSou
 103:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides APIs for enabling external high power oscillator and ultra low power oscillator, XMC
 104:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides APIs for getting various clock frequencies XMC_SCU_CLOCK_GetPeripheralClockFrequency
 105:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  XMC_SCU_CLOCK_GetCpuClockFrequency(), XMC_SCU_CLOCK_GetSystemClockFrequency()<br>
 106:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
 107:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC1
 108:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows selection of peripheral clock frequency, XMC_SCU_CLOCK_SetFastPeripheralClockSource()
 109:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides API to get the peripheral clock frequency, XMC_SCU_CLOCK_GetFastPeripheralClockFrequ
 110:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
 111:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 112:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Reset driver features:
 113:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC4
 114:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows to handle peripheral reset XMC_SCU_RESET_AssertPeripheralReset(), XMC_SCU_RESET_Deasse
 115:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows configuration of NMI generation for selected events, XMC_SCU_INTERRUPT_EnableNmiReques
 116:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
 117:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC1
 118:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows to trigger device reset XMC_SCU_RESET_AssertMasterReset()
 119:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows to configure multiple sources for reset, XMC_SCU_RESET_EnableResetRequest()
 120:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  \endif <br>
 121:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 122:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Interrupt driver features:
 123:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides APIs for enabling/ disabling interrupt event generation XMC_SCU_INTERRUPT_EnableEven
 124:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  XMC_SCU_INTERRUPT_DisableEvent()
 125:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides API for registering callback function for events XMC_SCU_INTERRUPT_SetEventHandler()
 126:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 127:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC4
 128:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Hibernate driver features:
 129:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows configuration of hibernate domain XMC_SCU_HIB_EnableHibernateDomain(), XMC_SCU_HIB_Dis
 130:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows selection of standby clock source, XMC_SCU_HIB_SetStandbyClockSource()
 131:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows selection of RTC clock source, XMC_SCU_HIB_SetRtcClockSource()
 132:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides API for enabling slow internal clock used for backup clock, XMC_SCU_HIB_EnableIntern
 133:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 134:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Trap driver features:
 135:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows handling of trap XMC_SCU_TRAP_Enable(), XMC_SCU_TRAP_GetStatus(), XMC_SCU_TRAP_Trigger
 136:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 137:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Parity driver features:
 138:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Parity error generated by on-chip RAM can be monitored, XMC_SCU_PARITY_Enable(), XMC_SCU_PARI
 139:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows configuration of trap generation on detection of parity error, XMC_SCU_PARITY_EnableTr
 140:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 141:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Power driver features:
 142:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows to power the USB module XMC_SCU_POWER_EnableUsb(), XMC_SCU_POWER_DisableUsb()
 143:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
 144:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 145:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Miscellaneous features:
 146:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows to trigger multiple capture compare unit(CCU) channels to be started together XMC_SCU_
 147:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC4
 148:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Enables configuration of out of range comparator (ORC) XMC_SCU_EnableOutOfRangeComparator()
 149:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Enables configuration of die temperature sensor XMC_SCU_EnableTemperatureSensor(), XMC_SCU_Ca
 150:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Enables configuration of device boot mode XMC_SCU_SetBootMode()<br>
 151:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
 152:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC1
 153:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Enables configuration of die temperature sensor XMC_SCU_StartTempMeasurement(), XMC_SCU_SetRa
 154:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows configuring supply monitor unit using the structure XMC_SCU_SUPPLYMONITOR_t and API XM
 155:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows handling of protected bits XMC_SCU_LockProtectedBits(), XMC_SCU_UnlockProtectedBits()<
 156:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
 157:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @{
 158:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  */
 159:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  
 160:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**************************************************************************************************
 161:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * MACROS
 162:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
 163:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** 
 164:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**************************************************************************************************
 165:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * ENUMS
 166:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
 167:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**
 168:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *  Defines the status of SCU API execution, used to verify the SCU related API calls.
 169:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  */
 170:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** typedef enum XMC_SCU_STATUS 
 171:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** {
 172:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****   XMC_SCU_STATUS_OK   = 0UL, /**< SCU related operation successfully completed.*/
 173:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****   XMC_SCU_STATUS_ERROR,      /**< SCU related operation failed. When API cannot fulfill request, th
 174:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****   XMC_SCU_STATUS_BUSY,       /**< Cannot execute the SCU related operation request because
 175:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****                                   another operation is in progress. \a XMC_SCU_STATUS_BUSY is retur
 176:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****                                   processing another request. */
 177:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** } XMC_SCU_STATUS_t;
 178:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** 
 179:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** 
 180:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**************************************************************************************************
 181:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * DATA TYPES
 182:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
 183:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** 
 184:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**
 185:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Function pointer type used for registering callback functions on SCU event occurrence.
 186:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  */
 187:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** typedef void (*XMC_SCU_INTERRUPT_EVENT_HANDLER_t)(void);
 188:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** 
 189:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**************************************************************************************************
 190:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * DEVICE EXTENSIONS
 191:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
 192:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** 
 193:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** #if (UC_FAMILY == XMC1)
 194:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** #include <xmc1_scu.h>
 195:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** #elif (UC_FAMILY == XMC4)
 196:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** #include <xmc4_scu.h>
 197:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** #else
 198:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** #error "Unspecified chipset"
 199:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** #endif
 200:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** 
 201:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**************************************************************************************************
 202:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * API Prototypes
 203:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
 204:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** 
 205:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** #ifdef __cplusplus
 206:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** extern "C" {
 207:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** #endif
 208:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** 
 209:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** 
 210:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**
 211:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 212:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @param trigger    CCU slices to be triggered synchronously via software. The value is a bitmask 
 213:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *                    in the register CCUCON. <br>
 214:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *                    \b Range: Use type @ref XMC_SCU_CCU_TRIGGER_t for bitmask of individual CCU s
 215:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *                    combined using \a OR operation.
 216:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 217:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @return None
 218:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 219:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 220:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Generates active edge(low to high) trigger for multiple CCU units at the same time.\n\n
 221:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Before executing this API, all the required CCU timers should configure external start.
 222:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * The edge of the start signal should be selected as active edge.
 223:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * The input signal for the CCU slice should be selected as SCU input.
 224:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * The above mentioned configurations can be made using the CCU LLD API XMC_CCU4_SLICE_StartConfig(
 225:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * CCU timer slice should be started using XMC_CCU4_SLICE_StartTimer() before triggering 
 226:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * the timer using this API.<BR>
 227:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 228:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * XMC_CCU4_SLICE_StartConfig(), XMC_CCU4_SLICE_SetInput(), XMC_SCU_SetCcuTriggerLow()\n\n\n
 229:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  */
 230:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** __STATIC_INLINE void XMC_SCU_SetCcuTriggerHigh(const uint32_t trigger)
 231:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** {
 232:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****   SCU_GENERAL->CCUCON |= (uint32_t)trigger;
 233:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** }
 234:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** 
 235:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**
 236:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 237:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @param trigger  CCU slices to be triggered synchronously via software. The value is a bitmask of
 238:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *                    in the register CCUCON. <br>
 239:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *                    \b Range: Use type @ref XMC_SCU_CCU_TRIGGER_t for bitmask of individual CCU s
 240:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *                    combined using \a OR operation.
 241:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 242:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @return None
 243:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 244:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 245:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Generates passive edge(high to low) trigger for multiple CCU units at the same time.\n\n
 246:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Before executing this API, all the required CCU timers should configure external start.
 247:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * The edge of the start signal should be selected as passive edge.
 248:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * The input signal for the CCU slice should be selected as SCU input.
 249:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * The above mentioned configurations can be made using the CCU LLD API XMC_CCU4_SLICE_StartConfig(
 250:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * CCU timer slice should be started using XMC_CCU4_SLICE_StartTimer() before triggering 
 251:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * the timer using this API.<BR>
 252:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 253:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * XMC_CCU4_SLICE_StartConfig(), XMC_CCU4_SLICE_SetInput(), XMC_SCU_SetCcuTriggerHigh()\n\n\n
 254:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  */
 255:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** __STATIC_INLINE void XMC_SCU_SetCcuTriggerLow(const uint32_t trigger)
 256:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** {
 257:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****   SCU_GENERAL->CCUCON &= (uint32_t)~trigger;
 258:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** }
 259:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** 
 260:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**
 261:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 262:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @param config Pointer to structure holding the clock prescaler values and divider values for 
 263:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *                configuring clock generators and clock tree.\n
 264:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *                \b Range: Configure the members of structure @ref XMC_SCU_CLOCK_CONFIG_t for vari
 265:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *                parameters of clock setup.
 266:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 267:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @return None
 268:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 269:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 270:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Initializes clock generators and clock tree.\n\n
 271:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \if XMC1
 272:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Peripheral clock and system clock are configured based on the input configuration \a config.
 273:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * The system clock frequency is tuned by configuring the FDIV and IDIV values of CLKCR register.
 274:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * The values of FDIV and IDIV can be provided as part of input configuration.
 275:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * The PCLK divider determines the ratio of peripheral clock to the system clock. 
 276:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * The source of RTC clock is set based on the input configuration. 
 277:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \a SystemCoreClock variable will be updated with the value of
 278:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * system clock frequency. Access to protected bit fields are handled internally.
 279:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \endif
 280:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \if XMC4
 281:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Enables the high precision oscillator(fOHP) input and configures the system and peripheral clock
 282:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Based on the system clock source selected in \a config, either fPLL or fOFI will be chosen as sy
 283:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Based on PLL mode(normal or prescaler mode) used, PLL ramps up in steps to achieve target freque
 284:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * The clock dividers for CPU, CCU and peripheral clocks will be set based on the input configurati
 285:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * The \a SystemCoreClock variable is set with the value of system clock frequency.
 286:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \endif
 287:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 288:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GetCpuClockFrequency() \n\n\n
 289:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  */
 290:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config);
 291:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** 
 292:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**
 293:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 294:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @param event  Bit mask of the event to enable. \b Range: Use type @ref XMC_SCU_INTERRUPT_EVENT_t
 295:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 296:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 297:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @return None
 298:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 299:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 300:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Enables the generation of interrupt for the input events.\n\n
 301:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * The events are enabled by setting the respective bit fields in the SRMSK register. \n
 302:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Note: User should separately enable the NVIC node responsible for handling the SCU interrupt.
 303:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * The interrupt will be generated when the respective event occurs.
 304:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 305:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * NVIC_EnableIRQ(), XMC_SCU_INTERRUPT_DisableEvent()\n\n\n
 306:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  */
 307:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** void XMC_SCU_INTERRUPT_EnableEvent(const XMC_SCU_INTERRUPT_EVENT_t event);
 308:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** 
 309:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** 
 310:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**
 311:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 312:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @param event  Bit mask of the event to disable. \b Range: Use type @ref XMC_SCU_INTERRUPT_EVENT_
 313:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 314:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 315:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @return None
 316:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 317:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 318:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Disables generation of interrupt on occurrence of the input event.\n\n
 319:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * The events are disabled by resetting the respective bit fields in the SRMSK register. \n
 320:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 321:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * NVIC_DisableIRQ(), XMC_SCU_INTERRUPT_EnableEvent()\n\n\n
 322:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  */
 323:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** void XMC_SCU_INTERRUPT_DisableEvent(const XMC_SCU_INTERRUPT_EVENT_t event);
 324:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** 
 325:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**
 326:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 327:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @param event Bit mask of the event to be triggered. \b Range: Use type @ref XMC_SCU_INTERRUPT_EV
 328:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 329:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 330:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @return None
 331:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 332:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 333:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Triggers the event as if the hardware raised it.\n\n
 334:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Event will be triggered by setting the respective bitfield in the SRSET register.\n
 335:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Note: User should enable the NVIC node that handles the respective event for interrupt generatio
 336:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 337:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * NVIC_EnableIRQ(), XMC_SCU_INTERUPT_GetEventStatus(), XMC_SCU_INTERRUPT_ClearEventStatus() \n\n\n
 338:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  */
 339:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** void XMC_SCU_INTERRUPT_TriggerEvent(const XMC_SCU_INTERRUPT_EVENT_t  event);
 340:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** 
 341:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**
 342:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @return uint32_t  Status of the SCU events.
 343:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 344:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 345:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Provides the status of all SCU events.\n\n
 346:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * The status is read from the SRRAW register. To check the status of a particular 
 347:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * event, the returned value should be masked with the bit mask of the event. The bitmask
 348:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * of events can be obtained using the type @ref XMC_SCU_INTERRUPT_EVENT_t. Multiple events'
 349:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * status can be checked by combining the bit masks using \a OR operation. 
 350:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * After detecting the event, the event status should be cleared using software to detect the event
 351:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 352:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * XMC_SCU_INTERRUPT_ClearEventStatus(), XMC_SCU_INTERRUPT_TriggerEvent(), XMC_SCU_INTERRUPT_SetEve
 353:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  */
 354:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void);
 355:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** 
 356:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**
 357:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 358:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @param event  Bit mask of the events to clear. \b Range: Use type @ref XMC_SCU_INTERRUPT_EVENT_t
 359:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 360:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 361:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @return None
 362:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 363:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 364:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Clears the event status bit in SRRAW register.\n\n
 365:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * The events are cleared by writing value 1 to their bit positions in the SRCLR register.
 366:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * The API can be used when polling method is used. After detecting the event, the event status
 367:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * should be cleared using software to detect the event again.
 368:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 369:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 370:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * XMC_SCU_INTERUPT_GetEventStatus(), XMC_SCU_INTERRUPT_TriggerEvent() \n\n\n
 371:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  */
 372:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event);
 373:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** 
 374:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**
 375:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 376:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @return uint32_t  Status representing the reason for device reset.
 377:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 378:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 379:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Provides the value representing the reason for device reset.\n\n
 380:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * The return value is an encoded word, which can indicate multiple reasons for the last reset. Eac
 381:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * returned word is representative of a last reset cause. The returned value should be appropriatel
 382:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * the cause of reset. 
 383:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * The cause of the last reset gets automatically stored in 
 384:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * the \a SCU_RSTSTAT register. The reset status shall be reset after each
 385:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * startup in order to ensure consistent source indication after the next reset.
 386:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \b Range: The type @ref XMC_SCU_RESET_REASON_t can be used to get the bit masks of the reset cau
 387:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 388:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 389:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * XMC_SCU_RESET_ClearDeviceResetReason() \n\n\n
 390:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  */
 391:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_RESET_GetDeviceResetReason(void)
 392:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** {
 393:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****   return ((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_RSTSTAT_Msk);
 394:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** }
 395:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**
 396:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @return None 
 397:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 398:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 399:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Clears the reset reason bits in the reset status register. \n\n
 400:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Clearing of the reset status information in the \a SCU_RSTSTAT register via register bit \a RSTC
 401:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * recommended to ensure a clear indication of the cause of next reset.
 402:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 403:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 404:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * XMC_SCU_RESET_GetDeviceResetReason() \n\n\n
 405:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  */
 406:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** __STATIC_INLINE void XMC_SCU_RESET_ClearDeviceResetReason(void)
 407:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** {
 408:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****   /* Clear RSTSTAT.RSTSTAT bitfield */
 409:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****   SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_RSCLR_Msk;
 410:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** }
 411:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  
 412:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**
 413:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @return uint32_t  Value of CPU clock frequency.
 414:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 415:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 416:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Provides the vlaue of CPU clock frequency.\n\n
 417:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * The value is stored in a global variable \a \b SystemCoreClock.
 418:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * It is updated when the clock configuration is done using the SCU LLD APIs.
 419:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * The value represents the frequency of clock used for CPU operation.
 420:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \b Range: Value is of type uint32_t, and gives the value of frequency in Hertz.
 421:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 422:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 423:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 424:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  */
 425:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockFrequency(void)
 426:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** {
 239              	 .loc 2 426 0
 240              	 .cfi_startproc
 241              	 
 242              	 
 243              	 
 244 0000 80B4     	 push {r7}
 245              	.LCFI20:
 246              	 .cfi_def_cfa_offset 4
 247              	 .cfi_offset 7,-4
 248 0002 00AF     	 add r7,sp,#0
 249              	.LCFI21:
 250              	 .cfi_def_cfa_register 7
 427:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****   return SystemCoreClock;
 251              	 .loc 2 427 0
 252 0004 034B     	 ldr r3,.L23
 253 0006 1B68     	 ldr r3,[r3]
 428:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** }
 254              	 .loc 2 428 0
 255 0008 1846     	 mov r0,r3
 256 000a BD46     	 mov sp,r7
 257              	.LCFI22:
 258              	 .cfi_def_cfa_register 13
 259              	 
 260 000c 5DF8047B 	 ldr r7,[sp],#4
 261              	.LCFI23:
 262              	 .cfi_restore 7
 263              	 .cfi_def_cfa_offset 0
 264 0010 7047     	 bx lr
 265              	.L24:
 266 0012 00BF     	 .align 2
 267              	.L23:
 268 0014 00000000 	 .word SystemCoreClock
 269              	 .cfi_endproc
 270              	.LFE170:
 272              	 .section .text.XMC_SCU_GetMirrorStatus,"ax",%progbits
 273              	 .align 2
 274              	 .thumb
 275              	 .thumb_func
 277              	XMC_SCU_GetMirrorStatus:
 278              	.LFB171:
 429:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** 
 430:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**
 431:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @return uint32_t  Value of peripheral clock frequency in Hertz.
 432:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 433:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 434:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Provides the vlaue of clock frequency at which the peripherals are working.\n\n
 435:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * The value is derived from the CPU frequency. \b Range: Value is of type uint32_t. It is represen
 436:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 437:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * XMC_SCU_CLOCK_GetCpuClockFrequency(),XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 438:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  */
 439:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void); 
 440:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** 
 441:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** #if(UC_SERIES != XMC45)
 442:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  
 443:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**
 444:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 445:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @param  peripheral The peripheral for which the clock has to be gated. \b Range: Use type @ref X
 446:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *                    to identify the peripheral clock to be gated.
 447:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 448:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @return None
 449:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 450:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 451:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Blocks the supply of clock to the selected peripheral.\n\n
 452:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Clock gating helps in reducing the power consumption. User can selectively gate the clocks of un
 453:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \if XMC1
 454:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * fPCLK is the source of clock to various peripherals. Some peripherals support clock gate. Such a
 455:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * the clock supply for the selected peripheral.
 456:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Software can request for individual gating of such peripheral clocks by enabling the \a SCU_CGAT
 457:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * register bit field. Every bit in \a SCU_CGATSET0 register is protected by the bit protection sch
 458:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * bit fields are handled internally.
 459:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \endif
 460:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \if XMC4
 461:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * fPERI is the source of clock to various peripherals. Some peripherals support clock gate. Such a
 462:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * the clock supply for the selected peripheral.
 463:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Software can request for individual gating of such peripheral clocks by enabling one of the \a
 464:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * SCU_CGATSET0, \a SCU_CGATSET1 or \a SCU_CGATSET2 register bitfields.
 465:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * 
 466:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \endif
 467:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Note: Clock gating shall not be activated unless the module is in reset state. So use \a
 468:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * XMC_SCU_CLOCK_IsPeripheralClockGated() API before enabling the gating of any peripheral.
 469:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 470:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * XMC_SCU_CLOCK_IsPeripheralClockGated(), XMC_SCU_CLOCK_UngatePeripheralClock() \n\n\n
 471:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  */
 472:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** void XMC_SCU_CLOCK_GatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral);
 473:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  
 474:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**
 475:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 476:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @param  peripheral  The peripheral for which the clock has to be ungated. \b Range: Use type @re
 477:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *                    to identify the peripheral.
 478:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 479:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @return None
 480:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 481:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 482:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Enables the supply of clock to the selected peripheral.\n\n
 483:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * By default when the device powers on, the peripheral clock will be gated for the 
 484:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * peripherals that support clock gating.
 485:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * The peripheral clock should be enabled before using it for any functionality.
 486:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \if XMC1
 487:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * fPCLK is the source of clock to various peripherals. Some peripherals support clock gate.
 488:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Software can request for individual ungating of such peripheral clocks by setting respective bit
 489:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * in the \a SCU_CGATCLR0 register.
 490:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \endif
 491:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \if XMC4
 492:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * fPERI is the source of clock to various peripherals. Some peripherals support clock gate.
 493:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Software can request for individual ungating of such peripheral clocks by setting the respective
 494:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * SCU_CGATCLR0, \a SCU_CGATCLR1 or \a SCU_CGATCLR2 registers.
 495:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \endif
 496:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 497:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 498:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * XMC_SCU_CLOCK_IsPeripheralClockGated(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 499:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  */
 500:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral);
 501:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** 
 502:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**
 503:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 504:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @param  peripheral  The peripheral for which the check for clock gating has to be done. 
 505:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *                    \b Range: Use type @ref XMC_SCU_PERIPHERAL_CLOCK_t to identify the peripheral
 506:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 507:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @return bool Status of the peripheral clock gating. \b Range: true if the peripheral clock is ga
 508:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *              false if the peripheral clock ungated(gate de-asserted).
 509:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 510:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 511:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Gives the status of peripheral clock gating.\n\n
 512:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \if XMC1
 513:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Checks the status of peripheral clock gating using the register CGATSTAT0.
 514:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \endif
 515:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \if XMC4
 516:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Checks the status of peripheral clock gating using one of CGATSTAT0, CGATSTAT1 or CGATSTAT2 regi
 517:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \endif
 518:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * It is recommended to use this API before
 519:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * enabling the gating of any peripherals through \a XMC_SCU_CLOCK_GatePeripheralClock() API.
 520:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 521:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 522:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * XMC_SCU_CLOCK_UngatePeripheralClock(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 523:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  */
 524:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** bool XMC_SCU_CLOCK_IsPeripheralClockGated(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral);
 525:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** #endif
 526:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** 
 527:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** 
 528:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** /**
 529:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * @return  uint32_t  Status of the register mirror update.\n
 530:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *                    \b Range: Use the bit mask of the SCU_GENERAL_MIRRSTS register for the mirror
 531:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *                    interest. e.g.: SCU_GENERAL_MIRRSTS_RTC_CTR_Msk. Multiple update events can b
 532:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *                    using \a OR operation.
 533:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  *
 534:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 535:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Provides the status of hibernate domain register update, when the respective mirror registers ar
 536:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * The hibernate domain is connected to the core domain via SPI serial communication. MIRRSTS is a 
 537:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * representing the communication of changed value of a mirror register to its corresponding regist
 538:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * hibernate domain. The bit fields of the register indicate
 539:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * that a corresponding register of the hibernate domain is ready to accept a write or that the com
 540:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * is busy with executing the previous operation.\n
 541:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpos
 542:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****  */
 543:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
 544:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** {
 279              	 .loc 2 544 0
 280              	 .cfi_startproc
 281              	 
 282              	 
 283              	 
 284 0000 80B4     	 push {r7}
 285              	.LCFI24:
 286              	 .cfi_def_cfa_offset 4
 287              	 .cfi_offset 7,-4
 288 0002 00AF     	 add r7,sp,#0
 289              	.LCFI25:
 290              	 .cfi_def_cfa_register 7
 545:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h ****   return(SCU_GENERAL->MIRRSTS);
 291              	 .loc 2 545 0
 292 0004 034B     	 ldr r3,.L27
 293 0006 D3F8C430 	 ldr r3,[r3,#196]
 546:C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_scu.h **** }
 294              	 .loc 2 546 0
 295 000a 1846     	 mov r0,r3
 296 000c BD46     	 mov sp,r7
 297              	.LCFI26:
 298              	 .cfi_def_cfa_register 13
 299              	 
 300 000e 5DF8047B 	 ldr r7,[sp],#4
 301              	.LCFI27:
 302              	 .cfi_restore 7
 303              	 .cfi_def_cfa_offset 0
 304 0012 7047     	 bx lr
 305              	.L28:
 306              	 .align 2
 307              	.L27:
 308 0014 00400050 	 .word 1342193664
 309              	 .cfi_endproc
 310              	.LFE171:
 312              	 .comm event_handler_list,128,4
 313              	 .section .text.XMC_SCU_lDelay,"ax",%progbits
 314              	 .align 2
 315              	 .thumb
 316              	 .thumb_func
 318              	XMC_SCU_lDelay:
 319              	.LFB172:
 320              	 .file 3 "../Libraries/XMCLib/src/xmc4_scu.c"
   1:../Libraries/XMCLib/src/xmc4_scu.c **** /**
   2:../Libraries/XMCLib/src/xmc4_scu.c ****  * @file xmc4_scu.c
   3:../Libraries/XMCLib/src/xmc4_scu.c ****  * @date 2016-06-15
   4:../Libraries/XMCLib/src/xmc4_scu.c ****  *
   5:../Libraries/XMCLib/src/xmc4_scu.c ****  * @cond
   6:../Libraries/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
   7:../Libraries/XMCLib/src/xmc4_scu.c ****  * XMClib v2.1.18 - XMC Peripheral Driver Library 
   8:../Libraries/XMCLib/src/xmc4_scu.c ****  *
   9:../Libraries/XMCLib/src/xmc4_scu.c ****  * Copyright (c) 2015-2018, Infineon Technologies AG
  10:../Libraries/XMCLib/src/xmc4_scu.c ****  * All rights reserved.                        
  11:../Libraries/XMCLib/src/xmc4_scu.c ****  *                                             
  12:../Libraries/XMCLib/src/xmc4_scu.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:../Libraries/XMCLib/src/xmc4_scu.c ****  * following conditions are met:   
  14:../Libraries/XMCLib/src/xmc4_scu.c ****  *                                                                              
  15:../Libraries/XMCLib/src/xmc4_scu.c ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:../Libraries/XMCLib/src/xmc4_scu.c ****  * disclaimer.                        
  17:../Libraries/XMCLib/src/xmc4_scu.c ****  * 
  18:../Libraries/XMCLib/src/xmc4_scu.c ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:../Libraries/XMCLib/src/xmc4_scu.c ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:../Libraries/XMCLib/src/xmc4_scu.c ****  * 
  21:../Libraries/XMCLib/src/xmc4_scu.c ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:../Libraries/XMCLib/src/xmc4_scu.c ****  * products derived from this software without specific prior written permission.                  
  23:../Libraries/XMCLib/src/xmc4_scu.c ****  *                                                                              
  24:../Libraries/XMCLib/src/xmc4_scu.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:../Libraries/XMCLib/src/xmc4_scu.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:../Libraries/XMCLib/src/xmc4_scu.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:../Libraries/XMCLib/src/xmc4_scu.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:../Libraries/XMCLib/src/xmc4_scu.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:../Libraries/XMCLib/src/xmc4_scu.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:../Libraries/XMCLib/src/xmc4_scu.c ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:../Libraries/XMCLib/src/xmc4_scu.c ****  *                                                                              
  32:../Libraries/XMCLib/src/xmc4_scu.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:../Libraries/XMCLib/src/xmc4_scu.c ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:../Libraries/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
  35:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  36:../Libraries/XMCLib/src/xmc4_scu.c ****  * Change History
  37:../Libraries/XMCLib/src/xmc4_scu.c ****  * --------------
  38:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  39:../Libraries/XMCLib/src/xmc4_scu.c ****  * 2015-02-20:
  40:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Initial <br>
  41:../Libraries/XMCLib/src/xmc4_scu.c ****  *      
  42:../Libraries/XMCLib/src/xmc4_scu.c ****  * 2015-05-20:
  43:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - XMC_ASSERT() hanging issues have fixed.  <br>
  44:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Line indentation aligned with 120 characters. <br>
  45:../Libraries/XMCLib/src/xmc4_scu.c ****  *     
  46:../Libraries/XMCLib/src/xmc4_scu.c ****  * 2015-06-20:
  47:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_INTERRUPT_EnableEvent,XMC_SCU_INTERRUPT_DisableEvent,
  48:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_INTERRUPT_TriggerEvent,XMC_SCU_INTERUPT_GetEventStatus,
  49:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_INTERRUPT_ClearEventStatus are added
  50:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Added Weak implementation for OSCHP_GetFrequency()
  51:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  52:../Libraries/XMCLib/src/xmc4_scu.c ****  * 2015-11-30:
  53:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Documentation improved <br>
  54:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Following API functionalities are improved
  55:../Libraries/XMCLib/src/xmc4_scu.c ****  *       XMC_SCU_CLOCK_GatePeripheralClock, XMC_SCU_CLOCK_UngatePeripheralClock, XMC_SCU_CLOCK_IsPe
  56:../Libraries/XMCLib/src/xmc4_scu.c ****  *       XMC_SCU_RESET_AssertPeripheralReset, XMC_SCU_RESET_DeassertPeripheralReset, XMC_SCU_RESET_
  57:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  58:../Libraries/XMCLib/src/xmc4_scu.c ****  * 2015-12-08:
  59:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_GetTemperature renamed to XMC_SCU_GetTemperatureMeasurement
  60:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  61:../Libraries/XMCLib/src/xmc4_scu.c ****  * 2016-03-09:
  62:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Optimize write only registers
  63:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_SetPinMode
  64:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_GetHibernateControlStatus,
  65:../Libraries/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_HIB_GetEventStatus, XMC_SCU_HIB_ClearEventStatus, XMC_SCU_HIB_TriggerEvent, 
  66:../Libraries/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_HIB_EnableEvent, XMC_SCU_HIB_DisableEvent
  67:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_SetWakeupTriggerInput, XMC_SCU_HIB_SetPinMode, XMC_SCU_HIB_SetOutputPinL
  68:../Libraries/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_HIB_SetInput0, XMC_SCU_HIB_EnterHibernateState
  69:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  70:../Libraries/XMCLib/src/xmc4_scu.c ****  * 2016-04-06:
  71:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Fixed XMC_SCU_ReadFromRetentionMemory functionality
  72:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  73:../Libraries/XMCLib/src/xmc4_scu.c ****  * 2016-05-19:
  74:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Changed XMC_SCU_CLOCK_StartSystemPll to avoid using floating point calculation which might
  75:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_CLOCK_IsLowPowerOscillatorStable() and XMC_SCU_CLOCK_IsHighPerformanceOscill
  76:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(), 
  77:../Libraries/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(),
  78:../Libraries/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus()
  79:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(), 
  80:../Libraries/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(),
  81:../Libraries/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus()
  82:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  83:../Libraries/XMCLib/src/xmc4_scu.c ****  * 2016-06-15:
  84:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_EnterHibernateStateEx() which allows to select between external or inter
  85:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Extended wakeup hibernate events using LPAC wakeup on events. Only available in XMC44, XMC
  86:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Added LPAC APIs. Only available in XMC44, XMC42 and XMC41 series.
  87:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  88:../Libraries/XMCLib/src/xmc4_scu.c ****  * @endcond 
  89:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  90:../Libraries/XMCLib/src/xmc4_scu.c ****  */
  91:../Libraries/XMCLib/src/xmc4_scu.c **** 
  92:../Libraries/XMCLib/src/xmc4_scu.c **** /**
  93:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  94:../Libraries/XMCLib/src/xmc4_scu.c ****  * @brief SCU low level driver API prototype definition for XMC4 family of microcontrollers. 
  95:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  96:../Libraries/XMCLib/src/xmc4_scu.c ****  * <b>Detailed description of file:</b> <br>
  97:../Libraries/XMCLib/src/xmc4_scu.c ****  * APIs provided in this file cover the following functional blocks of SCU: <br>
  98:../Libraries/XMCLib/src/xmc4_scu.c ****  * -- GCU (APIs prefixed with XMC_SCU_GEN_) <br>
  99:../Libraries/XMCLib/src/xmc4_scu.c ****  * ------ Temperature Monitoring, Bootmode selection, CCU Start, Comparator configuration etc  <br>
 100:../Libraries/XMCLib/src/xmc4_scu.c ****  * -- CCU (APIs prefixed with XMC_SCU_CLOCK_) <br>
 101:../Libraries/XMCLib/src/xmc4_scu.c ****  * ------ Clock sources init, Clock tree init, Clock gating, Sleep Management etc <br>
 102:../Libraries/XMCLib/src/xmc4_scu.c ****  * -- RCU (APIs prefixed with XMC_SCU_RESET_) <br>
 103:../Libraries/XMCLib/src/xmc4_scu.c ****  * ------ Reset Init, Cause, Manual Reset Assert/Deassert <br>
 104:../Libraries/XMCLib/src/xmc4_scu.c ****  * -- INTERRUPT (APIs prefixed with XMC_SCU_INTERRUPT_) <br>
 105:../Libraries/XMCLib/src/xmc4_scu.c ****  * ------ Init, Manual Assert/Deassert, Acknowledge etc <br>
 106:../Libraries/XMCLib/src/xmc4_scu.c ****  * -- PARITY (APIs prefixed with XMC_SCU_PARITY_) <br>
 107:../Libraries/XMCLib/src/xmc4_scu.c ****  * ------ Init, Acknowledge etc <br>
 108:../Libraries/XMCLib/src/xmc4_scu.c ****  * -- HIBERNATION (APIs prefixed with XMC_SCU_HIB_) <br>
 109:../Libraries/XMCLib/src/xmc4_scu.c ****  * ------ Hibernation entry/exit config, entry/wakeup sequences, LPAC configuration etc <br>
 110:../Libraries/XMCLib/src/xmc4_scu.c ****  * -- TRAP (APIs prefixed with XMC_SCU_TRAP_) <br>
 111:../Libraries/XMCLib/src/xmc4_scu.c ****  * ------ Init, Enable/Disable, Acknowledge etc <br>
 112:../Libraries/XMCLib/src/xmc4_scu.c ****  *
 113:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 114:../Libraries/XMCLib/src/xmc4_scu.c **** 
 115:../Libraries/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 116:../Libraries/XMCLib/src/xmc4_scu.c ****  * HEADER FILES
 117:../Libraries/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 118:../Libraries/XMCLib/src/xmc4_scu.c **** #include <xmc_scu.h>
 119:../Libraries/XMCLib/src/xmc4_scu.c **** 
 120:../Libraries/XMCLib/src/xmc4_scu.c **** #if UC_FAMILY == XMC4
 121:../Libraries/XMCLib/src/xmc4_scu.c **** 
 122:../Libraries/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 123:../Libraries/XMCLib/src/xmc4_scu.c ****  * MACROS
 124:../Libraries/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 125:../Libraries/XMCLib/src/xmc4_scu.c **** #define FOSCREF   (2500000UL)    /**< Oscillator reference frequency (fOSCREF) monitored by Oscilla
 126:../Libraries/XMCLib/src/xmc4_scu.c **** #define FREQ_1MHZ (1000000UL)    /**< Used during calculation. */
 127:../Libraries/XMCLib/src/xmc4_scu.c **** 
 128:../Libraries/XMCLib/src/xmc4_scu.c **** #ifndef OFI_FREQUENCY
 129:../Libraries/XMCLib/src/xmc4_scu.c **** #define OFI_FREQUENCY (24000000UL)    /**< Fast internal backup clock source. */
 130:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
 131:../Libraries/XMCLib/src/xmc4_scu.c **** 
 132:../Libraries/XMCLib/src/xmc4_scu.c **** #ifndef OSI_FREQUENCY
 133:../Libraries/XMCLib/src/xmc4_scu.c **** #define OSI_FREQUENCY (32768UL)    /**< Internal slow clock source. */
 134:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
 135:../Libraries/XMCLib/src/xmc4_scu.c **** 
 136:../Libraries/XMCLib/src/xmc4_scu.c **** #ifndef OSCHP_FREQUENCY
 137:../Libraries/XMCLib/src/xmc4_scu.c **** #define OSCHP_FREQUENCY (12000000U)    /**< External crystal High Precision Oscillator. */
 138:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
 139:../Libraries/XMCLib/src/xmc4_scu.c **** 
 140:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_PLL_PLLSTAT_OSC_USABLE  (SCU_PLL_PLLSTAT_PLLHV_Msk | \
 141:../Libraries/XMCLib/src/xmc4_scu.c ****                                          SCU_PLL_PLLSTAT_PLLLV_Msk | \
 142:../Libraries/XMCLib/src/xmc4_scu.c ****                                          SCU_PLL_PLLSTAT_PLLSP_Msk)  /**< Used to verify the OSC fr
 143:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                           usable or not.*/
 144:../Libraries/XMCLib/src/xmc4_scu.c **** 
 145:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_ADC_START_GROUP    (0UL)    /**< The ADC group whose channel input is compared 
 146:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 147:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC star
 148:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      this group number. */
 149:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_ADC_END_GROUP      (1UL)    /**< The ADC group whose channel input is compared 
 150:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 151:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC end 
 152:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      this group number. */
 153:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_START_ADC_CHANNEL  (6UL)    /**< The ADC channel whose channel input is compare
 154:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 155:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC star
 156:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      this channel number. */
 157:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_END_ADC_CHANNEL    (7UL)    /**< The ADC channel whose channel input is compare
 158:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 159:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC ends
 160:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      this channel number. */
 161:../Libraries/XMCLib/src/xmc4_scu.c **** 
 162:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_CHECK_GRPNUM(GROUP_NUM)   (((GROUP_NUM) == XMC_SCU_ORC_ADC_START_GROUP) || \
 163:../Libraries/XMCLib/src/xmc4_scu.c ****                                         ((GROUP_NUM) == XMC_SCU_ORC_ADC_END_GROUP) ) /**< Used to v
 164:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                                       provided ADC 
 165:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                                       within specif
 166:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                                       end group num
 167:../Libraries/XMCLib/src/xmc4_scu.c ****                                         
 168:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_CHECK_CHNUM(CH_NUM)       (((CH_NUM) == XMC_SCU_ORC_START_ADC_CHANNEL) || \
 169:../Libraries/XMCLib/src/xmc4_scu.c ****                                         ((CH_NUM) == XMC_SCU_ORC_END_ADC_CHANNEL) )  /**< Used to v
 170:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                                       provided ADC 
 171:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                                       within specif
 172:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                                       end channel n
 173:../Libraries/XMCLib/src/xmc4_scu.c **** 
 174:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_INTERRUPT_EVENT_MAX            (32U)      /**< Maximum supported SCU events. */
 175:../Libraries/XMCLib/src/xmc4_scu.c **** 
 176:../Libraries/XMCLib/src/xmc4_scu.c **** #define SCU_HIBERNATE_HDCR_HIBIOSEL_Size (4U)
 177:../Libraries/XMCLib/src/xmc4_scu.c **** 
 178:../Libraries/XMCLib/src/xmc4_scu.c **** #define SCU_HIBERNATE_OSCULCTRL_MODE_OSC_POWER_DOWN (0x2U)
 179:../Libraries/XMCLib/src/xmc4_scu.c **** 
 180:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_POWER_LSB13V (0.0058F)
 181:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_POWER_LSB33V (0.0225F)
 182:../Libraries/XMCLib/src/xmc4_scu.c **** 
 183:../Libraries/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 184:../Libraries/XMCLib/src/xmc4_scu.c ****  * LOCAL DATA
 185:../Libraries/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 186:../Libraries/XMCLib/src/xmc4_scu.c **** XMC_SCU_INTERRUPT_EVENT_HANDLER_t event_handler_list[XMC_SCU_INTERRUPT_EVENT_MAX]; /**< For registe
 187:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                                         functions o
 188:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                                         occurrence.
 189:../Libraries/XMCLib/src/xmc4_scu.c **** 
 190:../Libraries/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 191:../Libraries/XMCLib/src/xmc4_scu.c ****  * LOCAL ROUTINES
 192:../Libraries/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 193:../Libraries/XMCLib/src/xmc4_scu.c ****  #if defined(UC_ID)
 194:../Libraries/XMCLib/src/xmc4_scu.c **** /* This is a non-weak function, which retrieves high precision external oscillator frequency. */
 195:../Libraries/XMCLib/src/xmc4_scu.c **** __WEAK uint32_t OSCHP_GetFrequency(void)
 196:../Libraries/XMCLib/src/xmc4_scu.c **** {
 197:../Libraries/XMCLib/src/xmc4_scu.c ****   return (OSCHP_FREQUENCY);
 198:../Libraries/XMCLib/src/xmc4_scu.c **** }
 199:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
 200:../Libraries/XMCLib/src/xmc4_scu.c **** 
 201:../Libraries/XMCLib/src/xmc4_scu.c **** /* This is a local function used to generate the delay until register get updated with new configur
 202:../Libraries/XMCLib/src/xmc4_scu.c **** static void XMC_SCU_lDelay(uint32_t cycles);
 203:../Libraries/XMCLib/src/xmc4_scu.c **** 
 204:../Libraries/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 205:../Libraries/XMCLib/src/xmc4_scu.c ****  * API IMPLEMENTATION
 206:../Libraries/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 207:../Libraries/XMCLib/src/xmc4_scu.c **** /* This is a local function used to generate the delay until register get updated with new configur
 208:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_lDelay(uint32_t delay)
 209:../Libraries/XMCLib/src/xmc4_scu.c **** {
 321              	 .loc 3 209 0
 322              	 .cfi_startproc
 323              	 
 324              	 
 325 0000 80B5     	 push {r7,lr}
 326              	.LCFI28:
 327              	 .cfi_def_cfa_offset 8
 328              	 .cfi_offset 7,-8
 329              	 .cfi_offset 14,-4
 330 0002 84B0     	 sub sp,sp,#16
 331              	.LCFI29:
 332              	 .cfi_def_cfa_offset 24
 333 0004 00AF     	 add r7,sp,#0
 334              	.LCFI30:
 335              	 .cfi_def_cfa_register 7
 336 0006 7860     	 str r0,[r7,#4]
 210:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t i;
 211:../Libraries/XMCLib/src/xmc4_scu.c **** 
 212:../Libraries/XMCLib/src/xmc4_scu.c ****   SystemCoreClockUpdate();
 337              	 .loc 3 212 0
 338 0008 FFF7FEFF 	 bl SystemCoreClockUpdate
 213:../Libraries/XMCLib/src/xmc4_scu.c ****   delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 339              	 .loc 3 213 0
 340 000c 0B4B     	 ldr r3,.L32
 341 000e 1B68     	 ldr r3,[r3]
 342 0010 0B4A     	 ldr r2,.L32+4
 343 0012 A2FB0323 	 umull r2,r3,r2,r3
 344 0016 9A0C     	 lsrs r2,r3,#18
 345 0018 7B68     	 ldr r3,[r7,#4]
 346 001a 02FB03F3 	 mul r3,r2,r3
 347 001e 7B60     	 str r3,[r7,#4]
 214:../Libraries/XMCLib/src/xmc4_scu.c **** 
 215:../Libraries/XMCLib/src/xmc4_scu.c ****   for (i = 0U; i < delay; ++i)
 348              	 .loc 3 215 0
 349 0020 0023     	 movs r3,#0
 350 0022 FB60     	 str r3,[r7,#12]
 351 0024 03E0     	 b .L30
 352              	.L31:
 216:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 217:../Libraries/XMCLib/src/xmc4_scu.c ****     __NOP();
 353              	 .loc 3 217 0 discriminator 3
 354              	
 355 0026 00BF     	 nop
 356              	
 215:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 357              	 .loc 3 215 0 discriminator 3
 358              	 .thumb
 359 0028 FB68     	 ldr r3,[r7,#12]
 360 002a 0133     	 adds r3,r3,#1
 361 002c FB60     	 str r3,[r7,#12]
 362              	.L30:
 215:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 363              	 .loc 3 215 0 is_stmt 0 discriminator 1
 364 002e FA68     	 ldr r2,[r7,#12]
 365 0030 7B68     	 ldr r3,[r7,#4]
 366 0032 9A42     	 cmp r2,r3
 367 0034 F7D3     	 bcc .L31
 218:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 219:../Libraries/XMCLib/src/xmc4_scu.c **** }
 368              	 .loc 3 219 0 is_stmt 1
 369 0036 1037     	 adds r7,r7,#16
 370              	.LCFI31:
 371              	 .cfi_def_cfa_offset 8
 372 0038 BD46     	 mov sp,r7
 373              	.LCFI32:
 374              	 .cfi_def_cfa_register 13
 375              	 
 376 003a 80BD     	 pop {r7,pc}
 377              	.L33:
 378              	 .align 2
 379              	.L32:
 380 003c 00000000 	 .word SystemCoreClock
 381 0040 83DE1B43 	 .word 1125899907
 382              	 .cfi_endproc
 383              	.LFE172:
 385              	 .section .text.XMC_SCU_INTERRUPT_EnableEvent,"ax",%progbits
 386              	 .align 2
 387              	 .global XMC_SCU_INTERRUPT_EnableEvent
 388              	 .thumb
 389              	 .thumb_func
 391              	XMC_SCU_INTERRUPT_EnableEvent:
 392              	.LFB173:
 220:../Libraries/XMCLib/src/xmc4_scu.c **** 
 221:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable the SCU event */
 222:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_EnableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
 223:../Libraries/XMCLib/src/xmc4_scu.c **** {
 393              	 .loc 3 223 0
 394              	 .cfi_startproc
 395              	 
 396              	 
 397              	 
 398 0000 80B4     	 push {r7}
 399              	.LCFI33:
 400              	 .cfi_def_cfa_offset 4
 401              	 .cfi_offset 7,-4
 402 0002 83B0     	 sub sp,sp,#12
 403              	.LCFI34:
 404              	 .cfi_def_cfa_offset 16
 405 0004 00AF     	 add r7,sp,#0
 406              	.LCFI35:
 407              	 .cfi_def_cfa_register 7
 408 0006 7860     	 str r0,[r7,#4]
 224:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRMSK |= (uint32_t)event;
 409              	 .loc 3 224 0
 410 0008 0549     	 ldr r1,.L35
 411 000a 054B     	 ldr r3,.L35
 412 000c 9A68     	 ldr r2,[r3,#8]
 413 000e 7B68     	 ldr r3,[r7,#4]
 414 0010 1343     	 orrs r3,r3,r2
 415 0012 8B60     	 str r3,[r1,#8]
 225:../Libraries/XMCLib/src/xmc4_scu.c **** }
 416              	 .loc 3 225 0
 417 0014 0C37     	 adds r7,r7,#12
 418              	.LCFI36:
 419              	 .cfi_def_cfa_offset 4
 420 0016 BD46     	 mov sp,r7
 421              	.LCFI37:
 422              	 .cfi_def_cfa_register 13
 423              	 
 424 0018 5DF8047B 	 ldr r7,[sp],#4
 425              	.LCFI38:
 426              	 .cfi_restore 7
 427              	 .cfi_def_cfa_offset 0
 428 001c 7047     	 bx lr
 429              	.L36:
 430 001e 00BF     	 .align 2
 431              	.L35:
 432 0020 74400050 	 .word 1342193780
 433              	 .cfi_endproc
 434              	.LFE173:
 436              	 .section .text.XMC_SCU_INTERRUPT_DisableEvent,"ax",%progbits
 437              	 .align 2
 438              	 .global XMC_SCU_INTERRUPT_DisableEvent
 439              	 .thumb
 440              	 .thumb_func
 442              	XMC_SCU_INTERRUPT_DisableEvent:
 443              	.LFB174:
 226:../Libraries/XMCLib/src/xmc4_scu.c **** 
 227:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to disable the SCU event */
 228:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_DisableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
 229:../Libraries/XMCLib/src/xmc4_scu.c **** {
 444              	 .loc 3 229 0
 445              	 .cfi_startproc
 446              	 
 447              	 
 448              	 
 449 0000 80B4     	 push {r7}
 450              	.LCFI39:
 451              	 .cfi_def_cfa_offset 4
 452              	 .cfi_offset 7,-4
 453 0002 83B0     	 sub sp,sp,#12
 454              	.LCFI40:
 455              	 .cfi_def_cfa_offset 16
 456 0004 00AF     	 add r7,sp,#0
 457              	.LCFI41:
 458              	 .cfi_def_cfa_register 7
 459 0006 7860     	 str r0,[r7,#4]
 230:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRMSK &= (uint32_t)~event;
 460              	 .loc 3 230 0
 461 0008 0549     	 ldr r1,.L38
 462 000a 054B     	 ldr r3,.L38
 463 000c 9A68     	 ldr r2,[r3,#8]
 464 000e 7B68     	 ldr r3,[r7,#4]
 465 0010 DB43     	 mvns r3,r3
 466 0012 1340     	 ands r3,r3,r2
 467 0014 8B60     	 str r3,[r1,#8]
 231:../Libraries/XMCLib/src/xmc4_scu.c **** }
 468              	 .loc 3 231 0
 469 0016 0C37     	 adds r7,r7,#12
 470              	.LCFI42:
 471              	 .cfi_def_cfa_offset 4
 472 0018 BD46     	 mov sp,r7
 473              	.LCFI43:
 474              	 .cfi_def_cfa_register 13
 475              	 
 476 001a 5DF8047B 	 ldr r7,[sp],#4
 477              	.LCFI44:
 478              	 .cfi_restore 7
 479              	 .cfi_def_cfa_offset 0
 480 001e 7047     	 bx lr
 481              	.L39:
 482              	 .align 2
 483              	.L38:
 484 0020 74400050 	 .word 1342193780
 485              	 .cfi_endproc
 486              	.LFE174:
 488              	 .section .text.XMC_SCU_INTERRUPT_TriggerEvent,"ax",%progbits
 489              	 .align 2
 490              	 .global XMC_SCU_INTERRUPT_TriggerEvent
 491              	 .thumb
 492              	 .thumb_func
 494              	XMC_SCU_INTERRUPT_TriggerEvent:
 495              	.LFB175:
 232:../Libraries/XMCLib/src/xmc4_scu.c **** 
 233:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to trigger the SCU event */
 234:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_TriggerEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
 235:../Libraries/XMCLib/src/xmc4_scu.c **** {
 496              	 .loc 3 235 0
 497              	 .cfi_startproc
 498              	 
 499              	 
 500              	 
 501 0000 80B4     	 push {r7}
 502              	.LCFI45:
 503              	 .cfi_def_cfa_offset 4
 504              	 .cfi_offset 7,-4
 505 0002 83B0     	 sub sp,sp,#12
 506              	.LCFI46:
 507              	 .cfi_def_cfa_offset 16
 508 0004 00AF     	 add r7,sp,#0
 509              	.LCFI47:
 510              	 .cfi_def_cfa_register 7
 511 0006 7860     	 str r0,[r7,#4]
 236:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRSET |= (uint32_t)event;
 512              	 .loc 3 236 0
 513 0008 0549     	 ldr r1,.L41
 514 000a 054B     	 ldr r3,.L41
 515 000c 1A69     	 ldr r2,[r3,#16]
 516 000e 7B68     	 ldr r3,[r7,#4]
 517 0010 1343     	 orrs r3,r3,r2
 518 0012 0B61     	 str r3,[r1,#16]
 237:../Libraries/XMCLib/src/xmc4_scu.c **** }
 519              	 .loc 3 237 0
 520 0014 0C37     	 adds r7,r7,#12
 521              	.LCFI48:
 522              	 .cfi_def_cfa_offset 4
 523 0016 BD46     	 mov sp,r7
 524              	.LCFI49:
 525              	 .cfi_def_cfa_register 13
 526              	 
 527 0018 5DF8047B 	 ldr r7,[sp],#4
 528              	.LCFI50:
 529              	 .cfi_restore 7
 530              	 .cfi_def_cfa_offset 0
 531 001c 7047     	 bx lr
 532              	.L42:
 533 001e 00BF     	 .align 2
 534              	.L41:
 535 0020 74400050 	 .word 1342193780
 536              	 .cfi_endproc
 537              	.LFE175:
 539              	 .section .text.XMC_SCU_INTERUPT_GetEventStatus,"ax",%progbits
 540              	 .align 2
 541              	 .global XMC_SCU_INTERUPT_GetEventStatus
 542              	 .thumb
 543              	 .thumb_func
 545              	XMC_SCU_INTERUPT_GetEventStatus:
 546              	.LFB176:
 238:../Libraries/XMCLib/src/xmc4_scu.c **** 
 239:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to retrieve the SCU event status */
 240:../Libraries/XMCLib/src/xmc4_scu.c **** XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
 241:../Libraries/XMCLib/src/xmc4_scu.c **** {
 547              	 .loc 3 241 0
 548              	 .cfi_startproc
 549              	 
 550              	 
 551              	 
 552 0000 80B4     	 push {r7}
 553              	.LCFI51:
 554              	 .cfi_def_cfa_offset 4
 555              	 .cfi_offset 7,-4
 556 0002 00AF     	 add r7,sp,#0
 557              	.LCFI52:
 558              	 .cfi_def_cfa_register 7
 242:../Libraries/XMCLib/src/xmc4_scu.c ****   return (SCU_INTERRUPT->SRRAW);
 559              	 .loc 3 242 0
 560 0004 034B     	 ldr r3,.L45
 561 0006 5B68     	 ldr r3,[r3,#4]
 243:../Libraries/XMCLib/src/xmc4_scu.c **** }
 562              	 .loc 3 243 0
 563 0008 1846     	 mov r0,r3
 564 000a BD46     	 mov sp,r7
 565              	.LCFI53:
 566              	 .cfi_def_cfa_register 13
 567              	 
 568 000c 5DF8047B 	 ldr r7,[sp],#4
 569              	.LCFI54:
 570              	 .cfi_restore 7
 571              	 .cfi_def_cfa_offset 0
 572 0010 7047     	 bx lr
 573              	.L46:
 574 0012 00BF     	 .align 2
 575              	.L45:
 576 0014 74400050 	 .word 1342193780
 577              	 .cfi_endproc
 578              	.LFE176:
 580              	 .section .text.XMC_SCU_INTERRUPT_ClearEventStatus,"ax",%progbits
 581              	 .align 2
 582              	 .global XMC_SCU_INTERRUPT_ClearEventStatus
 583              	 .thumb
 584              	 .thumb_func
 586              	XMC_SCU_INTERRUPT_ClearEventStatus:
 587              	.LFB177:
 244:../Libraries/XMCLib/src/xmc4_scu.c **** 
 245:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to clear the SCU event status */
 246:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
 247:../Libraries/XMCLib/src/xmc4_scu.c **** {
 588              	 .loc 3 247 0
 589              	 .cfi_startproc
 590              	 
 591              	 
 592              	 
 593 0000 80B4     	 push {r7}
 594              	.LCFI55:
 595              	 .cfi_def_cfa_offset 4
 596              	 .cfi_offset 7,-4
 597 0002 83B0     	 sub sp,sp,#12
 598              	.LCFI56:
 599              	 .cfi_def_cfa_offset 16
 600 0004 00AF     	 add r7,sp,#0
 601              	.LCFI57:
 602              	 .cfi_def_cfa_register 7
 603 0006 7860     	 str r0,[r7,#4]
 248:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRCLR = (uint32_t)event;
 604              	 .loc 3 248 0
 605 0008 034A     	 ldr r2,.L48
 606 000a 7B68     	 ldr r3,[r7,#4]
 607 000c D360     	 str r3,[r2,#12]
 249:../Libraries/XMCLib/src/xmc4_scu.c **** }
 608              	 .loc 3 249 0
 609 000e 0C37     	 adds r7,r7,#12
 610              	.LCFI58:
 611              	 .cfi_def_cfa_offset 4
 612 0010 BD46     	 mov sp,r7
 613              	.LCFI59:
 614              	 .cfi_def_cfa_register 13
 615              	 
 616 0012 5DF8047B 	 ldr r7,[sp],#4
 617              	.LCFI60:
 618              	 .cfi_restore 7
 619              	 .cfi_def_cfa_offset 0
 620 0016 7047     	 bx lr
 621              	.L49:
 622              	 .align 2
 623              	.L48:
 624 0018 74400050 	 .word 1342193780
 625              	 .cfi_endproc
 626              	.LFE177:
 628              	 .section .text.XMC_SCU_GetBootMode,"ax",%progbits
 629              	 .align 2
 630              	 .global XMC_SCU_GetBootMode
 631              	 .thumb
 632              	 .thumb_func
 634              	XMC_SCU_GetBootMode:
 635              	.LFB178:
 250:../Libraries/XMCLib/src/xmc4_scu.c **** 
 251:../Libraries/XMCLib/src/xmc4_scu.c **** 
 252:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to retrieve the currently deployed device bootmode */
 253:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_GetBootMode(void)
 254:../Libraries/XMCLib/src/xmc4_scu.c **** {
 636              	 .loc 3 254 0
 637              	 .cfi_startproc
 638              	 
 639              	 
 640              	 
 641 0000 80B4     	 push {r7}
 642              	.LCFI61:
 643              	 .cfi_def_cfa_offset 4
 644              	 .cfi_offset 7,-4
 645 0002 00AF     	 add r7,sp,#0
 646              	.LCFI62:
 647              	 .cfi_def_cfa_register 7
 255:../Libraries/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(SCU_GENERAL->STCON & SCU_GENERAL_STCON_SWCON_Msk);
 648              	 .loc 3 255 0
 649 0004 044B     	 ldr r3,.L52
 650 0006 1B69     	 ldr r3,[r3,#16]
 651 0008 03F47063 	 and r3,r3,#3840
 256:../Libraries/XMCLib/src/xmc4_scu.c **** }
 652              	 .loc 3 256 0
 653 000c 1846     	 mov r0,r3
 654 000e BD46     	 mov sp,r7
 655              	.LCFI63:
 656              	 .cfi_def_cfa_register 13
 657              	 
 658 0010 5DF8047B 	 ldr r7,[sp],#4
 659              	.LCFI64:
 660              	 .cfi_restore 7
 661              	 .cfi_def_cfa_offset 0
 662 0014 7047     	 bx lr
 663              	.L53:
 664 0016 00BF     	 .align 2
 665              	.L52:
 666 0018 00400050 	 .word 1342193664
 667              	 .cfi_endproc
 668              	.LFE178:
 670              	 .section .text.XMC_SCU_SetBootMode,"ax",%progbits
 671              	 .align 2
 672              	 .global XMC_SCU_SetBootMode
 673              	 .thumb
 674              	 .thumb_func
 676              	XMC_SCU_SetBootMode:
 677              	.LFB179:
 257:../Libraries/XMCLib/src/xmc4_scu.c **** 
 258:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program a new device bootmode */
 259:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_SetBootMode(const XMC_SCU_BOOTMODE_t bootmode)
 260:../Libraries/XMCLib/src/xmc4_scu.c **** {
 678              	 .loc 3 260 0
 679              	 .cfi_startproc
 680              	 
 681              	 
 682              	 
 683 0000 80B4     	 push {r7}
 684              	.LCFI65:
 685              	 .cfi_def_cfa_offset 4
 686              	 .cfi_offset 7,-4
 687 0002 83B0     	 sub sp,sp,#12
 688              	.LCFI66:
 689              	 .cfi_def_cfa_offset 16
 690 0004 00AF     	 add r7,sp,#0
 691              	.LCFI67:
 692              	 .cfi_def_cfa_register 7
 693 0006 0346     	 mov r3,r0
 694 0008 FB80     	 strh r3,[r7,#6]
 261:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->STCON = (uint32_t)bootmode;
 695              	 .loc 3 261 0
 696 000a 044A     	 ldr r2,.L55
 697 000c FB88     	 ldrh r3,[r7,#6]
 698 000e 1361     	 str r3,[r2,#16]
 262:../Libraries/XMCLib/src/xmc4_scu.c **** }
 699              	 .loc 3 262 0
 700 0010 0C37     	 adds r7,r7,#12
 701              	.LCFI68:
 702              	 .cfi_def_cfa_offset 4
 703 0012 BD46     	 mov sp,r7
 704              	.LCFI69:
 705              	 .cfi_def_cfa_register 13
 706              	 
 707 0014 5DF8047B 	 ldr r7,[sp],#4
 708              	.LCFI70:
 709              	 .cfi_restore 7
 710              	 .cfi_def_cfa_offset 0
 711 0018 7047     	 bx lr
 712              	.L56:
 713 001a 00BF     	 .align 2
 714              	.L55:
 715 001c 00400050 	 .word 1342193664
 716              	 .cfi_endproc
 717              	.LFE179:
 719              	 .section .text.XMC_SCU_ReadGPR,"ax",%progbits
 720              	 .align 2
 721              	 .global XMC_SCU_ReadGPR
 722              	 .thumb
 723              	 .thumb_func
 725              	XMC_SCU_ReadGPR:
 726              	.LFB180:
 263:../Libraries/XMCLib/src/xmc4_scu.c **** 
 264:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to read from General purpose register */
 265:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_ReadGPR(const uint32_t index)
 266:../Libraries/XMCLib/src/xmc4_scu.c **** {
 727              	 .loc 3 266 0
 728              	 .cfi_startproc
 729              	 
 730              	 
 731              	 
 732 0000 80B4     	 push {r7}
 733              	.LCFI71:
 734              	 .cfi_def_cfa_offset 4
 735              	 .cfi_offset 7,-4
 736 0002 83B0     	 sub sp,sp,#12
 737              	.LCFI72:
 738              	 .cfi_def_cfa_offset 16
 739 0004 00AF     	 add r7,sp,#0
 740              	.LCFI73:
 741              	 .cfi_def_cfa_register 7
 742 0006 7860     	 str r0,[r7,#4]
 267:../Libraries/XMCLib/src/xmc4_scu.c ****   return (SCU_GENERAL->GPR[index]);
 743              	 .loc 3 267 0
 744 0008 054A     	 ldr r2,.L59
 745 000a 7B68     	 ldr r3,[r7,#4]
 746 000c 0A33     	 adds r3,r3,#10
 747 000e 9B00     	 lsls r3,r3,#2
 748 0010 1344     	 add r3,r3,r2
 749 0012 5B68     	 ldr r3,[r3,#4]
 268:../Libraries/XMCLib/src/xmc4_scu.c **** }
 750              	 .loc 3 268 0
 751 0014 1846     	 mov r0,r3
 752 0016 0C37     	 adds r7,r7,#12
 753              	.LCFI74:
 754              	 .cfi_def_cfa_offset 4
 755 0018 BD46     	 mov sp,r7
 756              	.LCFI75:
 757              	 .cfi_def_cfa_register 13
 758              	 
 759 001a 5DF8047B 	 ldr r7,[sp],#4
 760              	.LCFI76:
 761              	 .cfi_restore 7
 762              	 .cfi_def_cfa_offset 0
 763 001e 7047     	 bx lr
 764              	.L60:
 765              	 .align 2
 766              	.L59:
 767 0020 00400050 	 .word 1342193664
 768              	 .cfi_endproc
 769              	.LFE180:
 771              	 .section .text.XMC_SCU_WriteGPR,"ax",%progbits
 772              	 .align 2
 773              	 .global XMC_SCU_WriteGPR
 774              	 .thumb
 775              	 .thumb_func
 777              	XMC_SCU_WriteGPR:
 778              	.LFB181:
 269:../Libraries/XMCLib/src/xmc4_scu.c **** 
 270:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to write to GPR */
 271:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_WriteGPR(const uint32_t index, const uint32_t data)
 272:../Libraries/XMCLib/src/xmc4_scu.c **** {
 779              	 .loc 3 272 0
 780              	 .cfi_startproc
 781              	 
 782              	 
 783              	 
 784 0000 80B4     	 push {r7}
 785              	.LCFI77:
 786              	 .cfi_def_cfa_offset 4
 787              	 .cfi_offset 7,-4
 788 0002 83B0     	 sub sp,sp,#12
 789              	.LCFI78:
 790              	 .cfi_def_cfa_offset 16
 791 0004 00AF     	 add r7,sp,#0
 792              	.LCFI79:
 793              	 .cfi_def_cfa_register 7
 794 0006 7860     	 str r0,[r7,#4]
 795 0008 3960     	 str r1,[r7]
 273:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->GPR[index] = data;
 796              	 .loc 3 273 0
 797 000a 064A     	 ldr r2,.L62
 798 000c 7B68     	 ldr r3,[r7,#4]
 799 000e 0A33     	 adds r3,r3,#10
 800 0010 9B00     	 lsls r3,r3,#2
 801 0012 1344     	 add r3,r3,r2
 802 0014 3A68     	 ldr r2,[r7]
 803 0016 5A60     	 str r2,[r3,#4]
 274:../Libraries/XMCLib/src/xmc4_scu.c **** }
 804              	 .loc 3 274 0
 805 0018 0C37     	 adds r7,r7,#12
 806              	.LCFI80:
 807              	 .cfi_def_cfa_offset 4
 808 001a BD46     	 mov sp,r7
 809              	.LCFI81:
 810              	 .cfi_def_cfa_register 13
 811              	 
 812 001c 5DF8047B 	 ldr r7,[sp],#4
 813              	.LCFI82:
 814              	 .cfi_restore 7
 815              	 .cfi_def_cfa_offset 0
 816 0020 7047     	 bx lr
 817              	.L63:
 818 0022 00BF     	 .align 2
 819              	.L62:
 820 0024 00400050 	 .word 1342193664
 821              	 .cfi_endproc
 822              	.LFE181:
 824              	 .section .text.XMC_SCU_EnableOutOfRangeComparator,"ax",%progbits
 825              	 .align 2
 826              	 .global XMC_SCU_EnableOutOfRangeComparator
 827              	 .thumb
 828              	 .thumb_func
 830              	XMC_SCU_EnableOutOfRangeComparator:
 831              	.LFB182:
 275:../Libraries/XMCLib/src/xmc4_scu.c **** 
 276:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable Out of Range Comparator(ORC) for a desired group and a desired channel input */
 277:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_EnableOutOfRangeComparator(const uint32_t group, const uint32_t channel)
 278:../Libraries/XMCLib/src/xmc4_scu.c **** {
 832              	 .loc 3 278 0
 833              	 .cfi_startproc
 834              	 
 835              	 
 836              	 
 837 0000 80B4     	 push {r7}
 838              	.LCFI83:
 839              	 .cfi_def_cfa_offset 4
 840              	 .cfi_offset 7,-4
 841 0002 83B0     	 sub sp,sp,#12
 842              	.LCFI84:
 843              	 .cfi_def_cfa_offset 16
 844 0004 00AF     	 add r7,sp,#0
 845              	.LCFI85:
 846              	 .cfi_def_cfa_register 7
 847 0006 7860     	 str r0,[r7,#4]
 848 0008 3960     	 str r1,[r7]
 279:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_EnableOutOfangeComparator:Wrong Group Number",XMC_SCU_CHECK_GRPNUM(group));
 280:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_EnableOutOfangeComparator:Wrong Channel Number",XMC_SCU_CHECK_CHNUM(channel))
 281:../Libraries/XMCLib/src/xmc4_scu.c ****    
 282:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->GORCEN[group] |= (uint32_t)(1UL << channel);
 849              	 .loc 3 282 0
 850 000a 0A49     	 ldr r1,.L65
 851 000c 094A     	 ldr r2,.L65
 852 000e 7B68     	 ldr r3,[r7,#4]
 853 0010 2833     	 adds r3,r3,#40
 854 0012 52F82320 	 ldr r2,[r2,r3,lsl#2]
 855 0016 3B68     	 ldr r3,[r7]
 856 0018 0120     	 movs r0,#1
 857 001a 00FA03F3 	 lsl r3,r0,r3
 858 001e 1A43     	 orrs r2,r2,r3
 859 0020 7B68     	 ldr r3,[r7,#4]
 860 0022 2833     	 adds r3,r3,#40
 861 0024 41F82320 	 str r2,[r1,r3,lsl#2]
 283:../Libraries/XMCLib/src/xmc4_scu.c **** }
 862              	 .loc 3 283 0
 863 0028 0C37     	 adds r7,r7,#12
 864              	.LCFI86:
 865              	 .cfi_def_cfa_offset 4
 866 002a BD46     	 mov sp,r7
 867              	.LCFI87:
 868              	 .cfi_def_cfa_register 13
 869              	 
 870 002c 5DF8047B 	 ldr r7,[sp],#4
 871              	.LCFI88:
 872              	 .cfi_restore 7
 873              	 .cfi_def_cfa_offset 0
 874 0030 7047     	 bx lr
 875              	.L66:
 876 0032 00BF     	 .align 2
 877              	.L65:
 878 0034 00400050 	 .word 1342193664
 879              	 .cfi_endproc
 880              	.LFE182:
 882              	 .section .text.XMC_SCU_DisableOutOfRangeComparator,"ax",%progbits
 883              	 .align 2
 884              	 .global XMC_SCU_DisableOutOfRangeComparator
 885              	 .thumb
 886              	 .thumb_func
 888              	XMC_SCU_DisableOutOfRangeComparator:
 889              	.LFB183:
 284:../Libraries/XMCLib/src/xmc4_scu.c **** 
 285:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable Out of Range Comparator(ORC) for a desired group and a desired channel input */
 286:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_DisableOutOfRangeComparator(const uint32_t group, const uint32_t channel)
 287:../Libraries/XMCLib/src/xmc4_scu.c **** {
 890              	 .loc 3 287 0
 891              	 .cfi_startproc
 892              	 
 893              	 
 894              	 
 895 0000 80B4     	 push {r7}
 896              	.LCFI89:
 897              	 .cfi_def_cfa_offset 4
 898              	 .cfi_offset 7,-4
 899 0002 83B0     	 sub sp,sp,#12
 900              	.LCFI90:
 901              	 .cfi_def_cfa_offset 16
 902 0004 00AF     	 add r7,sp,#0
 903              	.LCFI91:
 904              	 .cfi_def_cfa_register 7
 905 0006 7860     	 str r0,[r7,#4]
 906 0008 3960     	 str r1,[r7]
 288:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_DisableOutOfRangeComparator:Wrong Group Number",XMC_SCU_CHECK_GRPNUM(group));
 289:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_DisableOutOfRangeComparator:Wrong Channel Number",XMC_SCU_CHECK_CHNUM(channel
 290:../Libraries/XMCLib/src/xmc4_scu.c ****    
 291:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->GORCEN[group] &= (uint32_t)~(1UL << channel);
 907              	 .loc 3 291 0
 908 000a 0A49     	 ldr r1,.L68
 909 000c 094A     	 ldr r2,.L68
 910 000e 7B68     	 ldr r3,[r7,#4]
 911 0010 2833     	 adds r3,r3,#40
 912 0012 52F82320 	 ldr r2,[r2,r3,lsl#2]
 913 0016 3B68     	 ldr r3,[r7]
 914 0018 0120     	 movs r0,#1
 915 001a 00FA03F3 	 lsl r3,r0,r3
 916 001e DB43     	 mvns r3,r3
 917 0020 1A40     	 ands r2,r2,r3
 918 0022 7B68     	 ldr r3,[r7,#4]
 919 0024 2833     	 adds r3,r3,#40
 920 0026 41F82320 	 str r2,[r1,r3,lsl#2]
 292:../Libraries/XMCLib/src/xmc4_scu.c **** }
 921              	 .loc 3 292 0
 922 002a 0C37     	 adds r7,r7,#12
 923              	.LCFI92:
 924              	 .cfi_def_cfa_offset 4
 925 002c BD46     	 mov sp,r7
 926              	.LCFI93:
 927              	 .cfi_def_cfa_register 13
 928              	 
 929 002e 5DF8047B 	 ldr r7,[sp],#4
 930              	.LCFI94:
 931              	 .cfi_restore 7
 932              	 .cfi_def_cfa_offset 0
 933 0032 7047     	 bx lr
 934              	.L69:
 935              	 .align 2
 936              	.L68:
 937 0034 00400050 	 .word 1342193664
 938              	 .cfi_endproc
 939              	.LFE183:
 941              	 .section .text.XMC_SCU_CalibrateTemperatureSensor,"ax",%progbits
 942              	 .align 2
 943              	 .global XMC_SCU_CalibrateTemperatureSensor
 944              	 .thumb
 945              	 .thumb_func
 947              	XMC_SCU_CalibrateTemperatureSensor:
 948              	.LFB184:
 293:../Libraries/XMCLib/src/xmc4_scu.c **** 
 294:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to calibrate temperature sensor */
 295:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CalibrateTemperatureSensor(uint32_t offset, uint32_t gain)
 296:../Libraries/XMCLib/src/xmc4_scu.c **** {
 949              	 .loc 3 296 0
 950              	 .cfi_startproc
 951              	 
 952              	 
 953              	 
 954 0000 80B4     	 push {r7}
 955              	.LCFI95:
 956              	 .cfi_def_cfa_offset 4
 957              	 .cfi_offset 7,-4
 958 0002 83B0     	 sub sp,sp,#12
 959              	.LCFI96:
 960              	 .cfi_def_cfa_offset 16
 961 0004 00AF     	 add r7,sp,#0
 962              	.LCFI97:
 963              	 .cfi_def_cfa_register 7
 964 0006 7860     	 str r0,[r7,#4]
 965 0008 3960     	 str r1,[r7]
 297:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 966              	 .loc 3 297 0
 967 000a 0749     	 ldr r1,.L71
 968 000c 7B68     	 ldr r3,[r7,#4]
 969 000e 1A01     	 lsls r2,r3,#4
 298:../Libraries/XMCLib/src/xmc4_scu.c ****                         (uint32_t)(gain << SCU_GENERAL_DTSCON_GAIN_Pos) |
 970              	 .loc 3 298 0
 971 0010 3B68     	 ldr r3,[r7]
 972 0012 DB02     	 lsls r3,r3,#11
 297:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 973              	 .loc 3 297 0
 974 0014 1343     	 orrs r3,r3,r2
 299:../Libraries/XMCLib/src/xmc4_scu.c ****                         (uint32_t)(0x4UL << SCU_GENERAL_DTSCON_REFTRIM_Pos) |
 975              	 .loc 3 299 0
 976 0016 43F40803 	 orr r3,r3,#8912896
 297:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 977              	 .loc 3 297 0
 978 001a C1F88C30 	 str r3,[r1,#140]
 300:../Libraries/XMCLib/src/xmc4_scu.c ****                         (uint32_t)(0x8UL << SCU_GENERAL_DTSCON_BGTRIM_Pos));
 301:../Libraries/XMCLib/src/xmc4_scu.c **** }
 979              	 .loc 3 301 0
 980 001e 0C37     	 adds r7,r7,#12
 981              	.LCFI98:
 982              	 .cfi_def_cfa_offset 4
 983 0020 BD46     	 mov sp,r7
 984              	.LCFI99:
 985              	 .cfi_def_cfa_register 13
 986              	 
 987 0022 5DF8047B 	 ldr r7,[sp],#4
 988              	.LCFI100:
 989              	 .cfi_restore 7
 990              	 .cfi_def_cfa_offset 0
 991 0026 7047     	 bx lr
 992              	.L72:
 993              	 .align 2
 994              	.L71:
 995 0028 00400050 	 .word 1342193664
 996              	 .cfi_endproc
 997              	.LFE184:
 999              	 .section .text.XMC_SCU_EnableTemperatureSensor,"ax",%progbits
 1000              	 .align 2
 1001              	 .global XMC_SCU_EnableTemperatureSensor
 1002              	 .thumb
 1003              	 .thumb_func
 1005              	XMC_SCU_EnableTemperatureSensor:
 1006              	.LFB185:
 302:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable die temperature measurement by powering the DTS module. */
 303:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_EnableTemperatureSensor(void)
 304:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1007              	 .loc 3 304 0
 1008              	 .cfi_startproc
 1009              	 
 1010              	 
 1011              	 
 1012 0000 80B4     	 push {r7}
 1013              	.LCFI101:
 1014              	 .cfi_def_cfa_offset 4
 1015              	 .cfi_offset 7,-4
 1016 0002 00AF     	 add r7,sp,#0
 1017              	.LCFI102:
 1018              	 .cfi_def_cfa_register 7
 305:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON &= (uint32_t)~(SCU_GENERAL_DTSCON_PWD_Msk);
 1019              	 .loc 3 305 0
 1020 0004 054A     	 ldr r2,.L74
 1021 0006 054B     	 ldr r3,.L74
 1022 0008 D3F88C30 	 ldr r3,[r3,#140]
 1023 000c 23F00103 	 bic r3,r3,#1
 1024 0010 C2F88C30 	 str r3,[r2,#140]
 306:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1025              	 .loc 3 306 0
 1026 0014 BD46     	 mov sp,r7
 1027              	.LCFI103:
 1028              	 .cfi_def_cfa_register 13
 1029              	 
 1030 0016 5DF8047B 	 ldr r7,[sp],#4
 1031              	.LCFI104:
 1032              	 .cfi_restore 7
 1033              	 .cfi_def_cfa_offset 0
 1034 001a 7047     	 bx lr
 1035              	.L75:
 1036              	 .align 2
 1037              	.L74:
 1038 001c 00400050 	 .word 1342193664
 1039              	 .cfi_endproc
 1040              	.LFE185:
 1042              	 .section .text.XMC_SCU_DisableTemperatureSensor,"ax",%progbits
 1043              	 .align 2
 1044              	 .global XMC_SCU_DisableTemperatureSensor
 1045              	 .thumb
 1046              	 .thumb_func
 1048              	XMC_SCU_DisableTemperatureSensor:
 1049              	.LFB186:
 307:../Libraries/XMCLib/src/xmc4_scu.c **** 
 308:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to disable die temperature measurement by powering the DTS module off. */
 309:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_DisableTemperatureSensor(void)
 310:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1050              	 .loc 3 310 0
 1051              	 .cfi_startproc
 1052              	 
 1053              	 
 1054              	 
 1055 0000 80B4     	 push {r7}
 1056              	.LCFI105:
 1057              	 .cfi_def_cfa_offset 4
 1058              	 .cfi_offset 7,-4
 1059 0002 00AF     	 add r7,sp,#0
 1060              	.LCFI106:
 1061              	 .cfi_def_cfa_register 7
 311:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_PWD_Msk;
 1062              	 .loc 3 311 0
 1063 0004 054A     	 ldr r2,.L77
 1064 0006 054B     	 ldr r3,.L77
 1065 0008 D3F88C30 	 ldr r3,[r3,#140]
 1066 000c 43F00103 	 orr r3,r3,#1
 1067 0010 C2F88C30 	 str r3,[r2,#140]
 312:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1068              	 .loc 3 312 0
 1069 0014 BD46     	 mov sp,r7
 1070              	.LCFI107:
 1071              	 .cfi_def_cfa_register 13
 1072              	 
 1073 0016 5DF8047B 	 ldr r7,[sp],#4
 1074              	.LCFI108:
 1075              	 .cfi_restore 7
 1076              	 .cfi_def_cfa_offset 0
 1077 001a 7047     	 bx lr
 1078              	.L78:
 1079              	 .align 2
 1080              	.L77:
 1081 001c 00400050 	 .word 1342193664
 1082              	 .cfi_endproc
 1083              	.LFE186:
 1085              	 .section .text.XMC_SCU_IsTemperatureSensorEnabled,"ax",%progbits
 1086              	 .align 2
 1087              	 .global XMC_SCU_IsTemperatureSensorEnabled
 1088              	 .thumb
 1089              	 .thumb_func
 1091              	XMC_SCU_IsTemperatureSensorEnabled:
 1092              	.LFB187:
 313:../Libraries/XMCLib/src/xmc4_scu.c **** 
 314:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to provide the die temperature sensor power status. */
 315:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_IsTemperatureSensorEnabled(void)
 316:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1093              	 .loc 3 316 0
 1094              	 .cfi_startproc
 1095              	 
 1096              	 
 1097              	 
 1098 0000 80B4     	 push {r7}
 1099              	.LCFI109:
 1100              	 .cfi_def_cfa_offset 4
 1101              	 .cfi_offset 7,-4
 1102 0002 00AF     	 add r7,sp,#0
 1103              	.LCFI110:
 1104              	 .cfi_def_cfa_register 7
 317:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((SCU_GENERAL->DTSCON & SCU_GENERAL_DTSCON_PWD_Msk) == 0U);
 1105              	 .loc 3 317 0
 1106 0004 074B     	 ldr r3,.L81
 1107 0006 D3F88C30 	 ldr r3,[r3,#140]
 1108 000a 03F00103 	 and r3,r3,#1
 1109 000e 002B     	 cmp r3,#0
 1110 0010 0CBF     	 ite eq
 1111 0012 0123     	 moveq r3,#1
 1112 0014 0023     	 movne r3,#0
 1113 0016 DBB2     	 uxtb r3,r3
 318:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1114              	 .loc 3 318 0
 1115 0018 1846     	 mov r0,r3
 1116 001a BD46     	 mov sp,r7
 1117              	.LCFI111:
 1118              	 .cfi_def_cfa_register 13
 1119              	 
 1120 001c 5DF8047B 	 ldr r7,[sp],#4
 1121              	.LCFI112:
 1122              	 .cfi_restore 7
 1123              	 .cfi_def_cfa_offset 0
 1124 0020 7047     	 bx lr
 1125              	.L82:
 1126 0022 00BF     	 .align 2
 1127              	.L81:
 1128 0024 00400050 	 .word 1342193664
 1129              	 .cfi_endproc
 1130              	.LFE187:
 1132              	 .section .text.XMC_SCU_IsTemperatureSensorReady,"ax",%progbits
 1133              	 .align 2
 1134              	 .global XMC_SCU_IsTemperatureSensorReady
 1135              	 .thumb
 1136              	 .thumb_func
 1138              	XMC_SCU_IsTemperatureSensorReady:
 1139              	.LFB188:
 319:../Libraries/XMCLib/src/xmc4_scu.c **** 
 320:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to check if the die temperature sensor is ready to start a measurement. */
 321:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_IsTemperatureSensorReady(void)
 322:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1140              	 .loc 3 322 0
 1141              	 .cfi_startproc
 1142              	 
 1143              	 
 1144              	 
 1145 0000 80B4     	 push {r7}
 1146              	.LCFI113:
 1147              	 .cfi_def_cfa_offset 4
 1148              	 .cfi_offset 7,-4
 1149 0002 00AF     	 add r7,sp,#0
 1150              	.LCFI114:
 1151              	 .cfi_def_cfa_register 7
 323:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_RDY_Msk) != 0U);
 1152              	 .loc 3 323 0
 1153 0004 074B     	 ldr r3,.L85
 1154 0006 D3F89030 	 ldr r3,[r3,#144]
 1155 000a 03F48043 	 and r3,r3,#16384
 1156 000e 002B     	 cmp r3,#0
 1157 0010 14BF     	 ite ne
 1158 0012 0123     	 movne r3,#1
 1159 0014 0023     	 moveq r3,#0
 1160 0016 DBB2     	 uxtb r3,r3
 324:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1161              	 .loc 3 324 0
 1162 0018 1846     	 mov r0,r3
 1163 001a BD46     	 mov sp,r7
 1164              	.LCFI115:
 1165              	 .cfi_def_cfa_register 13
 1166              	 
 1167 001c 5DF8047B 	 ldr r7,[sp],#4
 1168              	.LCFI116:
 1169              	 .cfi_restore 7
 1170              	 .cfi_def_cfa_offset 0
 1171 0020 7047     	 bx lr
 1172              	.L86:
 1173 0022 00BF     	 .align 2
 1174              	.L85:
 1175 0024 00400050 	 .word 1342193664
 1176              	 .cfi_endproc
 1177              	.LFE188:
 1179              	 .section .text.XMC_SCU_StartTemperatureMeasurement,"ax",%progbits
 1180              	 .align 2
 1181              	 .global XMC_SCU_StartTemperatureMeasurement
 1182              	 .thumb
 1183              	 .thumb_func
 1185              	XMC_SCU_StartTemperatureMeasurement:
 1186              	.LFB189:
 325:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to start device temperature measurements */
 326:../Libraries/XMCLib/src/xmc4_scu.c **** XMC_SCU_STATUS_t XMC_SCU_StartTemperatureMeasurement(void)
 327:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1187              	 .loc 3 327 0
 1188              	 .cfi_startproc
 1189              	 
 1190              	 
 1191 0000 80B5     	 push {r7,lr}
 1192              	.LCFI117:
 1193              	 .cfi_def_cfa_offset 8
 1194              	 .cfi_offset 7,-8
 1195              	 .cfi_offset 14,-4
 1196 0002 82B0     	 sub sp,sp,#8
 1197              	.LCFI118:
 1198              	 .cfi_def_cfa_offset 16
 1199 0004 00AF     	 add r7,sp,#0
 1200              	.LCFI119:
 1201              	 .cfi_def_cfa_register 7
 328:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_STATUS_t status = XMC_SCU_STATUS_OK;
 1202              	 .loc 3 328 0
 1203 0006 0023     	 movs r3,#0
 1204 0008 FB71     	 strb r3,[r7,#7]
 329:../Libraries/XMCLib/src/xmc4_scu.c **** 
 330:../Libraries/XMCLib/src/xmc4_scu.c ****   if (XMC_SCU_IsTemperatureSensorEnabled() == false)
 1205              	 .loc 3 330 0
 1206 000a FFF7FEFF 	 bl XMC_SCU_IsTemperatureSensorEnabled
 1207 000e 0346     	 mov r3,r0
 1208 0010 83F00103 	 eor r3,r3,#1
 1209 0014 DBB2     	 uxtb r3,r3
 1210 0016 002B     	 cmp r3,#0
 1211 0018 01D0     	 beq .L88
 331:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 332:../Libraries/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_ERROR;
 1212              	 .loc 3 332 0
 1213 001a 0123     	 movs r3,#1
 1214 001c FB71     	 strb r3,[r7,#7]
 1215              	.L88:
 333:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 334:../Libraries/XMCLib/src/xmc4_scu.c ****    
 335:../Libraries/XMCLib/src/xmc4_scu.c ****   if (XMC_SCU_IsTemperatureSensorBusy() == true)
 1216              	 .loc 3 335 0
 1217 001e FFF7FEFF 	 bl XMC_SCU_IsTemperatureSensorBusy
 1218 0022 0346     	 mov r3,r0
 1219 0024 002B     	 cmp r3,#0
 1220 0026 01D0     	 beq .L89
 336:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 337:../Libraries/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_BUSY;
 1221              	 .loc 3 337 0
 1222 0028 0223     	 movs r3,#2
 1223 002a FB71     	 strb r3,[r7,#7]
 1224              	.L89:
 338:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 339:../Libraries/XMCLib/src/xmc4_scu.c **** 
 340:../Libraries/XMCLib/src/xmc4_scu.c ****   /* And start the measurement */
 341:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_START_Msk;
 1225              	 .loc 3 341 0
 1226 002c 064A     	 ldr r2,.L91
 1227 002e 064B     	 ldr r3,.L91
 1228 0030 D3F88C30 	 ldr r3,[r3,#140]
 1229 0034 43F00203 	 orr r3,r3,#2
 1230 0038 C2F88C30 	 str r3,[r2,#140]
 342:../Libraries/XMCLib/src/xmc4_scu.c ****   
 343:../Libraries/XMCLib/src/xmc4_scu.c ****   return (status);
 1231              	 .loc 3 343 0
 1232 003c FB79     	 ldrb r3,[r7,#7]
 344:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1233              	 .loc 3 344 0
 1234 003e 1846     	 mov r0,r3
 1235 0040 0837     	 adds r7,r7,#8
 1236              	.LCFI120:
 1237              	 .cfi_def_cfa_offset 8
 1238 0042 BD46     	 mov sp,r7
 1239              	.LCFI121:
 1240              	 .cfi_def_cfa_register 13
 1241              	 
 1242 0044 80BD     	 pop {r7,pc}
 1243              	.L92:
 1244 0046 00BF     	 .align 2
 1245              	.L91:
 1246 0048 00400050 	 .word 1342193664
 1247              	 .cfi_endproc
 1248              	.LFE189:
 1250              	 .section .text.XMC_SCU_GetTemperatureMeasurement,"ax",%progbits
 1251              	 .align 2
 1252              	 .global XMC_SCU_GetTemperatureMeasurement
 1253              	 .thumb
 1254              	 .thumb_func
 1256              	XMC_SCU_GetTemperatureMeasurement:
 1257              	.LFB190:
 345:../Libraries/XMCLib/src/xmc4_scu.c **** 
 346:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to retrieve the temperature measured */
 347:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_GetTemperatureMeasurement(void)
 348:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1258              	 .loc 3 348 0
 1259              	 .cfi_startproc
 1260              	 
 1261              	 
 1262 0000 80B5     	 push {r7,lr}
 1263              	.LCFI122:
 1264              	 .cfi_def_cfa_offset 8
 1265              	 .cfi_offset 7,-8
 1266              	 .cfi_offset 14,-4
 1267 0002 82B0     	 sub sp,sp,#8
 1268              	.LCFI123:
 1269              	 .cfi_def_cfa_offset 16
 1270 0004 00AF     	 add r7,sp,#0
 1271              	.LCFI124:
 1272              	 .cfi_def_cfa_register 7
 349:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t temperature;
 350:../Libraries/XMCLib/src/xmc4_scu.c **** 
 351:../Libraries/XMCLib/src/xmc4_scu.c ****   if (XMC_SCU_IsTemperatureSensorEnabled() == false)
 1273              	 .loc 3 351 0
 1274 0006 FFF7FEFF 	 bl XMC_SCU_IsTemperatureSensorEnabled
 1275 000a 0346     	 mov r3,r0
 1276 000c 83F00103 	 eor r3,r3,#1
 1277 0010 DBB2     	 uxtb r3,r3
 1278 0012 002B     	 cmp r3,#0
 1279 0014 03D0     	 beq .L94
 352:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 353:../Libraries/XMCLib/src/xmc4_scu.c ****     temperature = 0x7FFFFFFFUL;
 1280              	 .loc 3 353 0
 1281 0016 6FF00043 	 mvn r3,#-2147483648
 1282 001a 7B60     	 str r3,[r7,#4]
 1283 001c 05E0     	 b .L95
 1284              	.L94:
 354:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 355:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 356:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 357:../Libraries/XMCLib/src/xmc4_scu.c ****     temperature = (uint32_t)((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_RESULT_Msk) >> SCU_GENERAL
 1285              	 .loc 3 357 0
 1286 001e 054B     	 ldr r3,.L97
 1287 0020 D3F89030 	 ldr r3,[r3,#144]
 1288 0024 C3F30903 	 ubfx r3,r3,#0,#10
 1289 0028 7B60     	 str r3,[r7,#4]
 1290              	.L95:
 358:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 359:../Libraries/XMCLib/src/xmc4_scu.c ****   
 360:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((uint32_t)temperature);
 1291              	 .loc 3 360 0
 1292 002a 7B68     	 ldr r3,[r7,#4]
 361:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1293              	 .loc 3 361 0
 1294 002c 1846     	 mov r0,r3
 1295 002e 0837     	 adds r7,r7,#8
 1296              	.LCFI125:
 1297              	 .cfi_def_cfa_offset 8
 1298 0030 BD46     	 mov sp,r7
 1299              	.LCFI126:
 1300              	 .cfi_def_cfa_register 13
 1301              	 
 1302 0032 80BD     	 pop {r7,pc}
 1303              	.L98:
 1304              	 .align 2
 1305              	.L97:
 1306 0034 00400050 	 .word 1342193664
 1307              	 .cfi_endproc
 1308              	.LFE190:
 1310              	 .section .text.XMC_SCU_IsTemperatureSensorBusy,"ax",%progbits
 1311              	 .align 2
 1312              	 .global XMC_SCU_IsTemperatureSensorBusy
 1313              	 .thumb
 1314              	 .thumb_func
 1316              	XMC_SCU_IsTemperatureSensorBusy:
 1317              	.LFB191:
 362:../Libraries/XMCLib/src/xmc4_scu.c **** 
 363:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to know whether Die temperature sensor is busy */
 364:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_IsTemperatureSensorBusy(void)
 365:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1318              	 .loc 3 365 0
 1319              	 .cfi_startproc
 1320              	 
 1321              	 
 1322              	 
 1323 0000 80B4     	 push {r7}
 1324              	.LCFI127:
 1325              	 .cfi_def_cfa_offset 4
 1326              	 .cfi_offset 7,-4
 1327 0002 00AF     	 add r7,sp,#0
 1328              	.LCFI128:
 1329              	 .cfi_def_cfa_register 7
 366:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_BUSY_Msk) != 0U);
 1330              	 .loc 3 366 0
 1331 0004 074B     	 ldr r3,.L101
 1332 0006 D3F89030 	 ldr r3,[r3,#144]
 1333 000a 03F40043 	 and r3,r3,#32768
 1334 000e 002B     	 cmp r3,#0
 1335 0010 14BF     	 ite ne
 1336 0012 0123     	 movne r3,#1
 1337 0014 0023     	 moveq r3,#0
 1338 0016 DBB2     	 uxtb r3,r3
 367:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1339              	 .loc 3 367 0
 1340 0018 1846     	 mov r0,r3
 1341 001a BD46     	 mov sp,r7
 1342              	.LCFI129:
 1343              	 .cfi_def_cfa_register 13
 1344              	 
 1345 001c 5DF8047B 	 ldr r7,[sp],#4
 1346              	.LCFI130:
 1347              	 .cfi_restore 7
 1348              	 .cfi_def_cfa_offset 0
 1349 0020 7047     	 bx lr
 1350              	.L102:
 1351 0022 00BF     	 .align 2
 1352              	.L101:
 1353 0024 00400050 	 .word 1342193664
 1354              	 .cfi_endproc
 1355              	.LFE191:
 1357              	 .section .text.XMC_SCU_WriteToRetentionMemory,"ax",%progbits
 1358              	 .align 2
 1359              	 .global XMC_SCU_WriteToRetentionMemory
 1360              	 .thumb
 1361              	 .thumb_func
 1363              	XMC_SCU_WriteToRetentionMemory:
 1364              	.LFB192:
 368:../Libraries/XMCLib/src/xmc4_scu.c **** 
 369:../Libraries/XMCLib/src/xmc4_scu.c **** 
 370:../Libraries/XMCLib/src/xmc4_scu.c **** #if defined(SCU_GENERAL_DTEMPLIM_LOWER_Msk) && defined(SCU_GENERAL_DTEMPLIM_UPPER_Msk)
 371:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to determine if device temperature has gone past the ceiling */
 372:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_HighTemperature(void)
 373:../Libraries/XMCLib/src/xmc4_scu.c **** {
 374:../Libraries/XMCLib/src/xmc4_scu.c ****   bool ret_val;
 375:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t   dtscon;
 376:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t   dtempalarm;
 377:../Libraries/XMCLib/src/xmc4_scu.c ****   dtscon = SCU_GENERAL->DTSCON;
 378:../Libraries/XMCLib/src/xmc4_scu.c ****   dtscon = dtscon & SCU_GENERAL_DTSCON_PWD_Msk;
 379:../Libraries/XMCLib/src/xmc4_scu.c **** 
 380:../Libraries/XMCLib/src/xmc4_scu.c ****   ret_val = false;
 381:../Libraries/XMCLib/src/xmc4_scu.c **** 
 382:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Any audit makes sense only if the DTS were powered up */  
 383:../Libraries/XMCLib/src/xmc4_scu.c ****   if(dtscon)
 384:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 385:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Powered down - return false */
 386:../Libraries/XMCLib/src/xmc4_scu.c ****     ret_val = false;
 387:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 388:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 389:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 390:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Powered up - Read the overflow bit and decide accordingly*/
 391:../Libraries/XMCLib/src/xmc4_scu.c ****     dtempalarm = SCU_GENERAL->DTEMPALARM;
 392:../Libraries/XMCLib/src/xmc4_scu.c ****     dtempalarm = dtempalarm & SCU_GENERAL_DTEMPALARM_OVERFL_Msk;
 393:../Libraries/XMCLib/src/xmc4_scu.c ****     
 394:../Libraries/XMCLib/src/xmc4_scu.c ****     if(dtempalarm)
 395:../Libraries/XMCLib/src/xmc4_scu.c ****     {
 396:../Libraries/XMCLib/src/xmc4_scu.c ****       ret_val = true;
 397:../Libraries/XMCLib/src/xmc4_scu.c ****     }
 398:../Libraries/XMCLib/src/xmc4_scu.c ****     else
 399:../Libraries/XMCLib/src/xmc4_scu.c ****     {
 400:../Libraries/XMCLib/src/xmc4_scu.c ****       ret_val = false;
 401:../Libraries/XMCLib/src/xmc4_scu.c ****     }
 402:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 403:../Libraries/XMCLib/src/xmc4_scu.c ****   return (ret_val);
 404:../Libraries/XMCLib/src/xmc4_scu.c **** }
 405:../Libraries/XMCLib/src/xmc4_scu.c **** 
 406:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program raw values of temperature limits into the DTS */
 407:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_SetRawTempLimits(const uint32_t lower_temp, const uint32_t upper_temp)
 408:../Libraries/XMCLib/src/xmc4_scu.c **** {
 409:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Power up the DTS module */
 410:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON &= (uint32_t)~SCU_GENERAL_DTSCON_PWD_Msk;
 411:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTEMPLIM = 0;
 412:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTEMPLIM = (lower_temp & SCU_GENERAL_DTEMPLIM_LOWER_Msk);
 413:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTEMPLIM |= (uint32_t)((upper_temp & SCU_GENERAL_DTEMPLIM_LOWER_Msk) << SCU_GENERAL_
 414:../Libraries/XMCLib/src/xmc4_scu.c **** }
 415:../Libraries/XMCLib/src/xmc4_scu.c **** 
 416:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to determine if device temperature has gone below the stipulated limit */
 417:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_LowTemperature(void)
 418:../Libraries/XMCLib/src/xmc4_scu.c **** {
 419:../Libraries/XMCLib/src/xmc4_scu.c ****   bool ret_val;
 420:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t   dtscon;
 421:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t   dtempalarm;
 422:../Libraries/XMCLib/src/xmc4_scu.c ****   dtscon = SCU_GENERAL->DTSCON;
 423:../Libraries/XMCLib/src/xmc4_scu.c ****   dtscon = dtscon & SCU_GENERAL_DTSCON_PWD_Msk;
 424:../Libraries/XMCLib/src/xmc4_scu.c **** 
 425:../Libraries/XMCLib/src/xmc4_scu.c ****   ret_val = false;
 426:../Libraries/XMCLib/src/xmc4_scu.c **** 
 427:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Any audit makes sense only if the DTS were powered up */  
 428:../Libraries/XMCLib/src/xmc4_scu.c ****   if(dtscon)
 429:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 430:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Powered down - return false */
 431:../Libraries/XMCLib/src/xmc4_scu.c ****     ret_val = false;
 432:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 433:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 434:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 435:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Powered up - Read the overflow bit and decide accordingly*/
 436:../Libraries/XMCLib/src/xmc4_scu.c ****     dtempalarm = SCU_GENERAL->DTEMPALARM;
 437:../Libraries/XMCLib/src/xmc4_scu.c ****     dtempalarm = dtempalarm & SCU_GENERAL_DTEMPALARM_UNDERFL_Msk;
 438:../Libraries/XMCLib/src/xmc4_scu.c ****     
 439:../Libraries/XMCLib/src/xmc4_scu.c ****     if(dtempalarm)
 440:../Libraries/XMCLib/src/xmc4_scu.c ****     {
 441:../Libraries/XMCLib/src/xmc4_scu.c ****       ret_val = true;
 442:../Libraries/XMCLib/src/xmc4_scu.c ****     }
 443:../Libraries/XMCLib/src/xmc4_scu.c ****     else
 444:../Libraries/XMCLib/src/xmc4_scu.c ****     {
 445:../Libraries/XMCLib/src/xmc4_scu.c ****       ret_val = false;
 446:../Libraries/XMCLib/src/xmc4_scu.c ****     }
 447:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 448:../Libraries/XMCLib/src/xmc4_scu.c ****   
 449:../Libraries/XMCLib/src/xmc4_scu.c ****   return (ret_val);
 450:../Libraries/XMCLib/src/xmc4_scu.c **** }
 451:../Libraries/XMCLib/src/xmc4_scu.c **** #endif  
 452:../Libraries/XMCLib/src/xmc4_scu.c **** 
 453:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to write into Retention memory in hibernate domain */
 454:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_WriteToRetentionMemory(uint32_t address, uint32_t data)
 455:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1365              	 .loc 3 455 0
 1366              	 .cfi_startproc
 1367              	 
 1368              	 
 1369              	 
 1370 0000 80B4     	 push {r7}
 1371              	.LCFI131:
 1372              	 .cfi_def_cfa_offset 4
 1373              	 .cfi_offset 7,-4
 1374 0002 85B0     	 sub sp,sp,#20
 1375              	.LCFI132:
 1376              	 .cfi_def_cfa_offset 24
 1377 0004 00AF     	 add r7,sp,#0
 1378              	.LCFI133:
 1379              	 .cfi_def_cfa_register 7
 1380 0006 7860     	 str r0,[r7,#4]
 1381 0008 3960     	 str r1,[r7]
 456:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t rmacr;
 457:../Libraries/XMCLib/src/xmc4_scu.c ****   
 458:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Get the address right */  
 459:../Libraries/XMCLib/src/xmc4_scu.c ****   rmacr = (uint32_t)((address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk
 1382              	 .loc 3 459 0
 1383 000a 7B68     	 ldr r3,[r7,#4]
 1384 000c 1B04     	 lsls r3,r3,#16
 1385 000e 03F47023 	 and r3,r3,#983040
 1386 0012 FB60     	 str r3,[r7,#12]
 460:../Libraries/XMCLib/src/xmc4_scu.c ****   
 461:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Transfer from RMDATA to Retention memory */
 462:../Libraries/XMCLib/src/xmc4_scu.c ****   rmacr |= (uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk);
 1387              	 .loc 3 462 0
 1388 0014 FB68     	 ldr r3,[r7,#12]
 1389 0016 43F00103 	 orr r3,r3,#1
 1390 001a FB60     	 str r3,[r7,#12]
 463:../Libraries/XMCLib/src/xmc4_scu.c ****   
 464:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Write desired data into RMDATA register */  
 465:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->RMDATA = data;
 1391              	 .loc 3 465 0
 1392 001c 0A4A     	 ldr r2,.L105
 1393 001e 3B68     	 ldr r3,[r7]
 1394 0020 C2F8CC30 	 str r3,[r2,#204]
 466:../Libraries/XMCLib/src/xmc4_scu.c ****   
 467:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Write address & direction of transfer into RMACR register */  
 468:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->RMACR = rmacr;
 1395              	 .loc 3 468 0
 1396 0024 084A     	 ldr r2,.L105
 1397 0026 FB68     	 ldr r3,[r7,#12]
 1398 0028 C2F8C830 	 str r3,[r2,#200]
 469:../Libraries/XMCLib/src/xmc4_scu.c ****   
 470:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Wait until the update of RMX register in hibernate domain is completed */
 471:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_RMX_Msk)
 1399              	 .loc 3 471 0
 1400 002c 00BF     	 nop
 1401              	.L104:
 1402              	 .loc 3 471 0 is_stmt 0 discriminator 1
 1403 002e 064B     	 ldr r3,.L105
 1404 0030 D3F8C430 	 ldr r3,[r3,#196]
 1405 0034 03F40053 	 and r3,r3,#8192
 1406 0038 002B     	 cmp r3,#0
 1407 003a F8D1     	 bne .L104
 472:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 473:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 474:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1408              	 .loc 3 474 0 is_stmt 1
 1409 003c 1437     	 adds r7,r7,#20
 1410              	.LCFI134:
 1411              	 .cfi_def_cfa_offset 4
 1412 003e BD46     	 mov sp,r7
 1413              	.LCFI135:
 1414              	 .cfi_def_cfa_register 13
 1415              	 
 1416 0040 5DF8047B 	 ldr r7,[sp],#4
 1417              	.LCFI136:
 1418              	 .cfi_restore 7
 1419              	 .cfi_def_cfa_offset 0
 1420 0044 7047     	 bx lr
 1421              	.L106:
 1422 0046 00BF     	 .align 2
 1423              	.L105:
 1424 0048 00400050 	 .word 1342193664
 1425              	 .cfi_endproc
 1426              	.LFE192:
 1428              	 .section .text.XMC_SCU_ReadFromRetentionMemory,"ax",%progbits
 1429              	 .align 2
 1430              	 .global XMC_SCU_ReadFromRetentionMemory
 1431              	 .thumb
 1432              	 .thumb_func
 1434              	XMC_SCU_ReadFromRetentionMemory:
 1435              	.LFB193:
 475:../Libraries/XMCLib/src/xmc4_scu.c **** 
 476:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to read from Retention memory in hibernate domain */
 477:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_ReadFromRetentionMemory(uint32_t address)
 478:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1436              	 .loc 3 478 0
 1437              	 .cfi_startproc
 1438              	 
 1439              	 
 1440              	 
 1441 0000 80B4     	 push {r7}
 1442              	.LCFI137:
 1443              	 .cfi_def_cfa_offset 4
 1444              	 .cfi_offset 7,-4
 1445 0002 85B0     	 sub sp,sp,#20
 1446              	.LCFI138:
 1447              	 .cfi_def_cfa_offset 24
 1448 0004 00AF     	 add r7,sp,#0
 1449              	.LCFI139:
 1450              	 .cfi_def_cfa_register 7
 1451 0006 7860     	 str r0,[r7,#4]
 479:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t rmacr;
 480:../Libraries/XMCLib/src/xmc4_scu.c **** 
 481:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Get the address right */  
 482:../Libraries/XMCLib/src/xmc4_scu.c ****   rmacr = ((uint32_t)(address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk
 1452              	 .loc 3 482 0
 1453 0008 7B68     	 ldr r3,[r7,#4]
 1454 000a 1B04     	 lsls r3,r3,#16
 1455 000c 03F47023 	 and r3,r3,#983040
 1456 0010 FB60     	 str r3,[r7,#12]
 483:../Libraries/XMCLib/src/xmc4_scu.c ****   
 484:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Transfer from RMDATA to Retention memory */
 485:../Libraries/XMCLib/src/xmc4_scu.c ****   rmacr &= ~((uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk));
 1457              	 .loc 3 485 0
 1458 0012 FB68     	 ldr r3,[r7,#12]
 1459 0014 23F00103 	 bic r3,r3,#1
 1460 0018 FB60     	 str r3,[r7,#12]
 486:../Libraries/XMCLib/src/xmc4_scu.c ****   
 487:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Writing an adress & direction of transfer into RMACR register */  
 488:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->RMACR = rmacr;
 1461              	 .loc 3 488 0
 1462 001a 0A4A     	 ldr r2,.L110
 1463 001c FB68     	 ldr r3,[r7,#12]
 1464 001e C2F8C830 	 str r3,[r2,#200]
 489:../Libraries/XMCLib/src/xmc4_scu.c ****   
 490:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Wait until the update of RMX register in hibernate domain is completed */
 491:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_RMX_Msk)
 1465              	 .loc 3 491 0
 1466 0022 00BF     	 nop
 1467              	.L108:
 1468              	 .loc 3 491 0 is_stmt 0 discriminator 1
 1469 0024 074B     	 ldr r3,.L110
 1470 0026 D3F8C430 	 ldr r3,[r3,#196]
 1471 002a 03F40053 	 and r3,r3,#8192
 1472 002e 002B     	 cmp r3,#0
 1473 0030 F8D1     	 bne .L108
 492:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 493:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 494:../Libraries/XMCLib/src/xmc4_scu.c **** 
 495:../Libraries/XMCLib/src/xmc4_scu.c ****   return (SCU_GENERAL->RMDATA);
 1474              	 .loc 3 495 0 is_stmt 1
 1475 0032 044B     	 ldr r3,.L110
 1476 0034 D3F8CC30 	 ldr r3,[r3,#204]
 496:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1477              	 .loc 3 496 0
 1478 0038 1846     	 mov r0,r3
 1479 003a 1437     	 adds r7,r7,#20
 1480              	.LCFI140:
 1481              	 .cfi_def_cfa_offset 4
 1482 003c BD46     	 mov sp,r7
 1483              	.LCFI141:
 1484              	 .cfi_def_cfa_register 13
 1485              	 
 1486 003e 5DF8047B 	 ldr r7,[sp],#4
 1487              	.LCFI142:
 1488              	 .cfi_restore 7
 1489              	 .cfi_def_cfa_offset 0
 1490 0042 7047     	 bx lr
 1491              	.L111:
 1492              	 .align 2
 1493              	.L110:
 1494 0044 00400050 	 .word 1342193664
 1495              	 .cfi_endproc
 1496              	.LFE193:
 1498              	 .section .text.XMC_SCU_CLOCK_Init,"ax",%progbits
 1499              	 .align 2
 1500              	 .global XMC_SCU_CLOCK_Init
 1501              	 .thumb
 1502              	 .thumb_func
 1504              	XMC_SCU_CLOCK_Init:
 1505              	.LFB194:
 497:../Libraries/XMCLib/src/xmc4_scu.c **** 
 498:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to initialize the clock tree */
 499:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
 500:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1506              	 .loc 3 500 0
 1507              	 .cfi_startproc
 1508              	 
 1509              	 
 1510 0000 B0B5     	 push {r4,r5,r7,lr}
 1511              	.LCFI143:
 1512              	 .cfi_def_cfa_offset 16
 1513              	 .cfi_offset 4,-16
 1514              	 .cfi_offset 5,-12
 1515              	 .cfi_offset 7,-8
 1516              	 .cfi_offset 14,-4
 1517 0002 84B0     	 sub sp,sp,#16
 1518              	.LCFI144:
 1519              	 .cfi_def_cfa_offset 32
 1520 0004 02AF     	 add r7,sp,#8
 1521              	.LCFI145:
 1522              	 .cfi_def_cfa 7,24
 1523 0006 7860     	 str r0,[r7,#4]
 501:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fsys_clkdiv != 0);
 502:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fcpu_clkdiv != 0);
 503:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fccu_clkdiv != 0);
 504:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fperipheral_clkdiv != 0);
 505:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.p_div != 0) &&
 506:../Libraries/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)) ||
 507:../Libraries/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR));
 508:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.n_div != 0) &&
 509:../Libraries/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)) ||
 510:../Libraries/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR));
 511:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", (config->syspll_config.k_div != 0) &&
 512:../Libraries/XMCLib/src/xmc4_scu.c ****                  ((config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL) ||
 513:../Libraries/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR)));
 514:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL) ||
 515:../Libraries/XMCLib/src/xmc4_scu.c ****                  (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_OFI)) &&
 516:../Libraries/XMCLib/src/xmc4_scu.c ****                  ((config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL) ||
 517:../Libraries/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR)));
 518:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->fstdby_clksrc == XMC_SCU_HIB_STDBYCLKSRC_OSCULP) && (config->enable_oscu
 519:../Libraries/XMCLib/src/xmc4_scu.c ****                  (config->fstdby_clksrc != XMC_SCU_HIB_STDBYCLKSRC_OSCULP));
 520:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.clksrc == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) &&
 521:../Libraries/XMCLib/src/xmc4_scu.c ****                  (config->enable_oschp == true)) || (config->syspll_config.clksrc != XMC_SCU_CLOCK_
 522:../Libraries/XMCLib/src/xmc4_scu.c **** 
 523:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_OFI);
 1524              	 .loc 3 523 0
 1525 0008 0020     	 movs r0,#0
 1526 000a FFF7FEFF 	 bl XMC_SCU_CLOCK_SetSystemClockSource
 524:../Libraries/XMCLib/src/xmc4_scu.c **** 
 525:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_HIB_EnableHibernateDomain();
 1527              	 .loc 3 525 0
 1528 000e FFF7FEFF 	 bl XMC_SCU_HIB_EnableHibernateDomain
 526:../Libraries/XMCLib/src/xmc4_scu.c **** 
 527:../Libraries/XMCLib/src/xmc4_scu.c ****   if (config->enable_osculp == true)
 1529              	 .loc 3 527 0
 1530 0012 7B68     	 ldr r3,[r7,#4]
 1531 0014 DB79     	 ldrb r3,[r3,#7]
 1532 0016 002B     	 cmp r3,#0
 1533 0018 0AD0     	 beq .L113
 528:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 529:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_EnableLowPowerOscillator();
 1534              	 .loc 3 529 0
 1535 001a FFF7FEFF 	 bl XMC_SCU_CLOCK_EnableLowPowerOscillator
 530:../Libraries/XMCLib/src/xmc4_scu.c ****     while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 1536              	 .loc 3 530 0
 1537 001e 00BF     	 nop
 1538              	.L114:
 1539              	 .loc 3 530 0 is_stmt 0 discriminator 1
 1540 0020 FFF7FEFF 	 bl XMC_SCU_CLOCK_IsLowPowerOscillatorStable
 1541 0024 0346     	 mov r3,r0
 1542 0026 83F00103 	 eor r3,r3,#1
 1543 002a DBB2     	 uxtb r3,r3
 1544 002c 002B     	 cmp r3,#0
 1545 002e F7D1     	 bne .L114
 1546              	.L113:
 531:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 532:../Libraries/XMCLib/src/xmc4_scu.c ****   
 533:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);  
 1547              	 .loc 3 533 0 is_stmt 1
 1548 0030 7B68     	 ldr r3,[r7,#4]
 1549 0032 5B7A     	 ldrb r3,[r3,#9]
 1550 0034 1846     	 mov r0,r3
 1551 0036 FFF7FEFF 	 bl XMC_SCU_HIB_SetStandbyClockSource
 534:../Libraries/XMCLib/src/xmc4_scu.c ****   while (XMC_SCU_GetMirrorStatus() != 0)
 1552              	 .loc 3 534 0
 1553 003a 00BF     	 nop
 1554              	.L115:
 1555              	 .loc 3 534 0 is_stmt 0 discriminator 1
 1556 003c FFF7FEFF 	 bl XMC_SCU_GetMirrorStatus
 1557 0040 0346     	 mov r3,r0
 1558 0042 002B     	 cmp r3,#0
 1559 0044 FAD1     	 bne .L115
 535:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 536:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until update of the stanby clock source is done in the HIB domain */    
 537:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 538:../Libraries/XMCLib/src/xmc4_scu.c **** 
 539:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 1560              	 .loc 3 539 0 is_stmt 1
 1561 0046 7B68     	 ldr r3,[r7,#4]
 1562 0048 1B7A     	 ldrb r3,[r3,#8]
 1563 004a 1846     	 mov r0,r3
 1564 004c FFF7FEFF 	 bl XMC_SCU_CLOCK_SetBackupClockCalibrationMode
 540:../Libraries/XMCLib/src/xmc4_scu.c **** 
 541:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 1565              	 .loc 3 541 0
 1566 0050 7B68     	 ldr r3,[r7,#4]
 1567 0052 1B7C     	 ldrb r3,[r3,#16]
 1568 0054 1846     	 mov r0,r3
 1569 0056 FFF7FEFF 	 bl XMC_SCU_CLOCK_SetSystemClockDivider
 542:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 1570              	 .loc 3 542 0
 1571 005a 7B68     	 ldr r3,[r7,#4]
 1572 005c 5B7C     	 ldrb r3,[r3,#17]
 1573 005e 1846     	 mov r0,r3
 1574 0060 FFF7FEFF 	 bl XMC_SCU_CLOCK_SetCpuClockDivider
 543:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 1575              	 .loc 3 543 0
 1576 0064 7B68     	 ldr r3,[r7,#4]
 1577 0066 9B7C     	 ldrb r3,[r3,#18]
 1578 0068 1846     	 mov r0,r3
 1579 006a FFF7FEFF 	 bl XMC_SCU_CLOCK_SetCcuClockDivider
 544:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 1580              	 .loc 3 544 0
 1581 006e 7B68     	 ldr r3,[r7,#4]
 1582 0070 DB7C     	 ldrb r3,[r3,#19]
 1583 0072 1846     	 mov r0,r3
 1584 0074 FFF7FEFF 	 bl XMC_SCU_CLOCK_SetPeripheralClockDivider
 545:../Libraries/XMCLib/src/xmc4_scu.c **** 
 546:../Libraries/XMCLib/src/xmc4_scu.c ****   if (config->enable_oschp == true)
 1585              	 .loc 3 546 0
 1586 0078 7B68     	 ldr r3,[r7,#4]
 1587 007a 9B79     	 ldrb r3,[r3,#6]
 1588 007c 002B     	 cmp r3,#0
 1589 007e 0AD0     	 beq .L116
 547:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 548:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
 1590              	 .loc 3 548 0
 1591 0080 FFF7FEFF 	 bl XMC_SCU_CLOCK_EnableHighPerformanceOscillator
 549:../Libraries/XMCLib/src/xmc4_scu.c ****     while(XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 1592              	 .loc 3 549 0
 1593 0084 00BF     	 nop
 1594              	.L117:
 1595              	 .loc 3 549 0 is_stmt 0 discriminator 1
 1596 0086 FFF7FEFF 	 bl XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable
 1597 008a 0346     	 mov r3,r0
 1598 008c 83F00103 	 eor r3,r3,#1
 1599 0090 DBB2     	 uxtb r3,r3
 1600 0092 002B     	 cmp r3,#0
 1601 0094 F7D1     	 bne .L117
 1602              	.L116:
 550:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 551:../Libraries/XMCLib/src/xmc4_scu.c **** 
 552:../Libraries/XMCLib/src/xmc4_scu.c ****   if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 1603              	 .loc 3 552 0 is_stmt 1
 1604 0096 7B68     	 ldr r3,[r7,#4]
 1605 0098 DB78     	 ldrb r3,[r3,#3]
 1606 009a 002B     	 cmp r3,#0
 1607 009c 02D1     	 bne .L118
 553:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 554:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_DisableSystemPll();
 1608              	 .loc 3 554 0
 1609 009e FFF7FEFF 	 bl XMC_SCU_CLOCK_DisableSystemPll
 1610 00a2 14E0     	 b .L119
 1611              	.L118:
 555:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 556:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 557:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 558:../Libraries/XMCLib/src/xmc4_scu.c **** 
 559:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_EnableSystemPll();
 1612              	 .loc 3 559 0
 1613 00a4 FFF7FEFF 	 bl XMC_SCU_CLOCK_EnableSystemPll
 560:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 1614              	 .loc 3 560 0
 1615 00a8 7B68     	 ldr r3,[r7,#4]
 1616 00aa 9988     	 ldrh r1,[r3,#4]
 1617 00ac 7B68     	 ldr r3,[r7,#4]
 1618 00ae DA78     	 ldrb r2,[r3,#3]
 561:../Libraries/XMCLib/src/xmc4_scu.c ****                                  config->syspll_config.mode,
 562:../Libraries/XMCLib/src/xmc4_scu.c ****                                  (uint32_t)config->syspll_config.p_div,
 1619              	 .loc 3 562 0
 1620 00b0 7B68     	 ldr r3,[r7,#4]
 1621 00b2 5B78     	 ldrb r3,[r3,#1]
 560:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 1622              	 .loc 3 560 0
 1623 00b4 1D46     	 mov r5,r3
 563:../Libraries/XMCLib/src/xmc4_scu.c ****                                  (uint32_t)config->syspll_config.n_div,
 1624              	 .loc 3 563 0
 1625 00b6 7B68     	 ldr r3,[r7,#4]
 1626 00b8 1B78     	 ldrb r3,[r3]
 560:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 1627              	 .loc 3 560 0
 1628 00ba 1C46     	 mov r4,r3
 564:../Libraries/XMCLib/src/xmc4_scu.c ****                                  (uint32_t)config->syspll_config.k_div);
 1629              	 .loc 3 564 0
 1630 00bc 7B68     	 ldr r3,[r7,#4]
 1631 00be 9B78     	 ldrb r3,[r3,#2]
 560:../Libraries/XMCLib/src/xmc4_scu.c ****                                  config->syspll_config.mode,
 1632              	 .loc 3 560 0
 1633 00c0 0093     	 str r3,[sp]
 1634 00c2 0846     	 mov r0,r1
 1635 00c4 1146     	 mov r1,r2
 1636 00c6 2A46     	 mov r2,r5
 1637 00c8 2346     	 mov r3,r4
 1638 00ca FFF7FEFF 	 bl XMC_SCU_CLOCK_StartSystemPll
 1639              	.L119:
 565:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 566:../Libraries/XMCLib/src/xmc4_scu.c **** 
 567:../Libraries/XMCLib/src/xmc4_scu.c ****   /* use SYSPLL? */
 568:../Libraries/XMCLib/src/xmc4_scu.c ****   if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 1640              	 .loc 3 568 0
 1641 00ce 7B68     	 ldr r3,[r7,#4]
 1642 00d0 DB68     	 ldr r3,[r3,#12]
 1643 00d2 B3F5803F 	 cmp r3,#65536
 1644 00d6 03D1     	 bne .L120
 569:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 570:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);    
 1645              	 .loc 3 570 0
 1646 00d8 4FF48030 	 mov r0,#65536
 1647 00dc FFF7FEFF 	 bl XMC_SCU_CLOCK_SetSystemClockSource
 1648              	.L120:
 571:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 572:../Libraries/XMCLib/src/xmc4_scu.c ****   SystemCoreClockUpdate();
 1649              	 .loc 3 572 0
 1650 00e0 FFF7FEFF 	 bl SystemCoreClockUpdate
 573:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1651              	 .loc 3 573 0
 1652 00e4 0837     	 adds r7,r7,#8
 1653              	.LCFI146:
 1654              	 .cfi_def_cfa_offset 16
 1655 00e6 BD46     	 mov sp,r7
 1656              	.LCFI147:
 1657              	 .cfi_def_cfa_register 13
 1658              	 
 1659 00e8 B0BD     	 pop {r4,r5,r7,pc}
 1660              	 .cfi_endproc
 1661              	.LFE194:
 1663 00ea 00BF     	 .section .text.XMC_SCU_TRAP_Enable,"ax",%progbits
 1664              	 .align 2
 1665              	 .global XMC_SCU_TRAP_Enable
 1666              	 .thumb
 1667              	 .thumb_func
 1669              	XMC_SCU_TRAP_Enable:
 1670              	.LFB195:
 574:../Libraries/XMCLib/src/xmc4_scu.c **** 
 575:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable a trap source */
 576:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_Enable(const uint32_t trap)
 577:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1671              	 .loc 3 577 0
 1672              	 .cfi_startproc
 1673              	 
 1674              	 
 1675              	 
 1676 0000 80B4     	 push {r7}
 1677              	.LCFI148:
 1678              	 .cfi_def_cfa_offset 4
 1679              	 .cfi_offset 7,-4
 1680 0002 83B0     	 sub sp,sp,#12
 1681              	.LCFI149:
 1682              	 .cfi_def_cfa_offset 16
 1683 0004 00AF     	 add r7,sp,#0
 1684              	.LCFI150:
 1685              	 .cfi_def_cfa_register 7
 1686 0006 7860     	 str r0,[r7,#4]
 578:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPDIS &= (uint32_t)~trap;
 1687              	 .loc 3 578 0
 1688 0008 0549     	 ldr r1,.L122
 1689 000a 054B     	 ldr r3,.L122
 1690 000c 9A68     	 ldr r2,[r3,#8]
 1691 000e 7B68     	 ldr r3,[r7,#4]
 1692 0010 DB43     	 mvns r3,r3
 1693 0012 1340     	 ands r3,r3,r2
 1694 0014 8B60     	 str r3,[r1,#8]
 579:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1695              	 .loc 3 579 0
 1696 0016 0C37     	 adds r7,r7,#12
 1697              	.LCFI151:
 1698              	 .cfi_def_cfa_offset 4
 1699 0018 BD46     	 mov sp,r7
 1700              	.LCFI152:
 1701              	 .cfi_def_cfa_register 13
 1702              	 
 1703 001a 5DF8047B 	 ldr r7,[sp],#4
 1704              	.LCFI153:
 1705              	 .cfi_restore 7
 1706              	 .cfi_def_cfa_offset 0
 1707 001e 7047     	 bx lr
 1708              	.L123:
 1709              	 .align 2
 1710              	.L122:
 1711 0020 60410050 	 .word 1342194016
 1712              	 .cfi_endproc
 1713              	.LFE195:
 1715              	 .section .text.XMC_SCU_TRAP_Disable,"ax",%progbits
 1716              	 .align 2
 1717              	 .global XMC_SCU_TRAP_Disable
 1718              	 .thumb
 1719              	 .thumb_func
 1721              	XMC_SCU_TRAP_Disable:
 1722              	.LFB196:
 580:../Libraries/XMCLib/src/xmc4_scu.c **** 
 581:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to disable a trap source */
 582:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_Disable(const uint32_t trap)
 583:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1723              	 .loc 3 583 0
 1724              	 .cfi_startproc
 1725              	 
 1726              	 
 1727              	 
 1728 0000 80B4     	 push {r7}
 1729              	.LCFI154:
 1730              	 .cfi_def_cfa_offset 4
 1731              	 .cfi_offset 7,-4
 1732 0002 83B0     	 sub sp,sp,#12
 1733              	.LCFI155:
 1734              	 .cfi_def_cfa_offset 16
 1735 0004 00AF     	 add r7,sp,#0
 1736              	.LCFI156:
 1737              	 .cfi_def_cfa_register 7
 1738 0006 7860     	 str r0,[r7,#4]
 584:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPDIS |= (uint32_t)trap;
 1739              	 .loc 3 584 0
 1740 0008 0549     	 ldr r1,.L125
 1741 000a 054B     	 ldr r3,.L125
 1742 000c 9A68     	 ldr r2,[r3,#8]
 1743 000e 7B68     	 ldr r3,[r7,#4]
 1744 0010 1343     	 orrs r3,r3,r2
 1745 0012 8B60     	 str r3,[r1,#8]
 585:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1746              	 .loc 3 585 0
 1747 0014 0C37     	 adds r7,r7,#12
 1748              	.LCFI157:
 1749              	 .cfi_def_cfa_offset 4
 1750 0016 BD46     	 mov sp,r7
 1751              	.LCFI158:
 1752              	 .cfi_def_cfa_register 13
 1753              	 
 1754 0018 5DF8047B 	 ldr r7,[sp],#4
 1755              	.LCFI159:
 1756              	 .cfi_restore 7
 1757              	 .cfi_def_cfa_offset 0
 1758 001c 7047     	 bx lr
 1759              	.L126:
 1760 001e 00BF     	 .align 2
 1761              	.L125:
 1762 0020 60410050 	 .word 1342194016
 1763              	 .cfi_endproc
 1764              	.LFE196:
 1766              	 .section .text.XMC_SCU_TRAP_GetStatus,"ax",%progbits
 1767              	 .align 2
 1768              	 .global XMC_SCU_TRAP_GetStatus
 1769              	 .thumb
 1770              	 .thumb_func
 1772              	XMC_SCU_TRAP_GetStatus:
 1773              	.LFB197:
 586:../Libraries/XMCLib/src/xmc4_scu.c **** 
 587:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to determine if a trap source has generated event */
 588:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_TRAP_GetStatus(void)
 589:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1774              	 .loc 3 589 0
 1775              	 .cfi_startproc
 1776              	 
 1777              	 
 1778              	 
 1779 0000 80B4     	 push {r7}
 1780              	.LCFI160:
 1781              	 .cfi_def_cfa_offset 4
 1782              	 .cfi_offset 7,-4
 1783 0002 00AF     	 add r7,sp,#0
 1784              	.LCFI161:
 1785              	 .cfi_def_cfa_register 7
 590:../Libraries/XMCLib/src/xmc4_scu.c ****   return (SCU_TRAP->TRAPRAW);
 1786              	 .loc 3 590 0
 1787 0004 034B     	 ldr r3,.L129
 1788 0006 5B68     	 ldr r3,[r3,#4]
 591:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1789              	 .loc 3 591 0
 1790 0008 1846     	 mov r0,r3
 1791 000a BD46     	 mov sp,r7
 1792              	.LCFI162:
 1793              	 .cfi_def_cfa_register 13
 1794              	 
 1795 000c 5DF8047B 	 ldr r7,[sp],#4
 1796              	.LCFI163:
 1797              	 .cfi_restore 7
 1798              	 .cfi_def_cfa_offset 0
 1799 0010 7047     	 bx lr
 1800              	.L130:
 1801 0012 00BF     	 .align 2
 1802              	.L129:
 1803 0014 60410050 	 .word 1342194016
 1804              	 .cfi_endproc
 1805              	.LFE197:
 1807              	 .section .text.XMC_SCU_TRAP_Trigger,"ax",%progbits
 1808              	 .align 2
 1809              	 .global XMC_SCU_TRAP_Trigger
 1810              	 .thumb
 1811              	 .thumb_func
 1813              	XMC_SCU_TRAP_Trigger:
 1814              	.LFB198:
 592:../Libraries/XMCLib/src/xmc4_scu.c **** 
 593:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to manually trigger a trap event */
 594:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_Trigger(const uint32_t trap)
 595:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1815              	 .loc 3 595 0
 1816              	 .cfi_startproc
 1817              	 
 1818              	 
 1819              	 
 1820 0000 80B4     	 push {r7}
 1821              	.LCFI164:
 1822              	 .cfi_def_cfa_offset 4
 1823              	 .cfi_offset 7,-4
 1824 0002 83B0     	 sub sp,sp,#12
 1825              	.LCFI165:
 1826              	 .cfi_def_cfa_offset 16
 1827 0004 00AF     	 add r7,sp,#0
 1828              	.LCFI166:
 1829              	 .cfi_def_cfa_register 7
 1830 0006 7860     	 str r0,[r7,#4]
 596:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPSET = (uint32_t)trap;
 1831              	 .loc 3 596 0
 1832 0008 034A     	 ldr r2,.L132
 1833 000a 7B68     	 ldr r3,[r7,#4]
 1834 000c 1361     	 str r3,[r2,#16]
 597:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1835              	 .loc 3 597 0
 1836 000e 0C37     	 adds r7,r7,#12
 1837              	.LCFI167:
 1838              	 .cfi_def_cfa_offset 4
 1839 0010 BD46     	 mov sp,r7
 1840              	.LCFI168:
 1841              	 .cfi_def_cfa_register 13
 1842              	 
 1843 0012 5DF8047B 	 ldr r7,[sp],#4
 1844              	.LCFI169:
 1845              	 .cfi_restore 7
 1846              	 .cfi_def_cfa_offset 0
 1847 0016 7047     	 bx lr
 1848              	.L133:
 1849              	 .align 2
 1850              	.L132:
 1851 0018 60410050 	 .word 1342194016
 1852              	 .cfi_endproc
 1853              	.LFE198:
 1855              	 .section .text.XMC_SCU_TRAP_ClearStatus,"ax",%progbits
 1856              	 .align 2
 1857              	 .global XMC_SCU_TRAP_ClearStatus
 1858              	 .thumb
 1859              	 .thumb_func
 1861              	XMC_SCU_TRAP_ClearStatus:
 1862              	.LFB199:
 598:../Libraries/XMCLib/src/xmc4_scu.c **** 
 599:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to clear a trap event */
 600:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_ClearStatus(const uint32_t trap)
 601:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1863              	 .loc 3 601 0
 1864              	 .cfi_startproc
 1865              	 
 1866              	 
 1867              	 
 1868 0000 80B4     	 push {r7}
 1869              	.LCFI170:
 1870              	 .cfi_def_cfa_offset 4
 1871              	 .cfi_offset 7,-4
 1872 0002 83B0     	 sub sp,sp,#12
 1873              	.LCFI171:
 1874              	 .cfi_def_cfa_offset 16
 1875 0004 00AF     	 add r7,sp,#0
 1876              	.LCFI172:
 1877              	 .cfi_def_cfa_register 7
 1878 0006 7860     	 str r0,[r7,#4]
 602:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPCLR = (uint32_t)trap;
 1879              	 .loc 3 602 0
 1880 0008 034A     	 ldr r2,.L135
 1881 000a 7B68     	 ldr r3,[r7,#4]
 1882 000c D360     	 str r3,[r2,#12]
 603:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1883              	 .loc 3 603 0
 1884 000e 0C37     	 adds r7,r7,#12
 1885              	.LCFI173:
 1886              	 .cfi_def_cfa_offset 4
 1887 0010 BD46     	 mov sp,r7
 1888              	.LCFI174:
 1889              	 .cfi_def_cfa_register 13
 1890              	 
 1891 0012 5DF8047B 	 ldr r7,[sp],#4
 1892              	.LCFI175:
 1893              	 .cfi_restore 7
 1894              	 .cfi_def_cfa_offset 0
 1895 0016 7047     	 bx lr
 1896              	.L136:
 1897              	 .align 2
 1898              	.L135:
 1899 0018 60410050 	 .word 1342194016
 1900              	 .cfi_endproc
 1901              	.LFE199:
 1903              	 .section .text.XMC_SCU_PARITY_ClearStatus,"ax",%progbits
 1904              	 .align 2
 1905              	 .global XMC_SCU_PARITY_ClearStatus
 1906              	 .thumb
 1907              	 .thumb_func
 1909              	XMC_SCU_PARITY_ClearStatus:
 1910              	.LFB200:
 604:../Libraries/XMCLib/src/xmc4_scu.c **** 
 605:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to clear parity error event */
 606:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_ClearStatus(const uint32_t memory)
 607:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1911              	 .loc 3 607 0
 1912              	 .cfi_startproc
 1913              	 
 1914              	 
 1915              	 
 1916 0000 80B4     	 push {r7}
 1917              	.LCFI176:
 1918              	 .cfi_def_cfa_offset 4
 1919              	 .cfi_offset 7,-4
 1920 0002 83B0     	 sub sp,sp,#12
 1921              	.LCFI177:
 1922              	 .cfi_def_cfa_offset 16
 1923 0004 00AF     	 add r7,sp,#0
 1924              	.LCFI178:
 1925              	 .cfi_def_cfa_register 7
 1926 0006 7860     	 str r0,[r7,#4]
 608:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PEFLAG |= (uint32_t)memory; 
 1927              	 .loc 3 608 0
 1928 0008 0549     	 ldr r1,.L138
 1929 000a 054B     	 ldr r3,.L138
 1930 000c 5A69     	 ldr r2,[r3,#20]
 1931 000e 7B68     	 ldr r3,[r7,#4]
 1932 0010 1343     	 orrs r3,r3,r2
 1933 0012 4B61     	 str r3,[r1,#20]
 609:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1934              	 .loc 3 609 0
 1935 0014 0C37     	 adds r7,r7,#12
 1936              	.LCFI179:
 1937              	 .cfi_def_cfa_offset 4
 1938 0016 BD46     	 mov sp,r7
 1939              	.LCFI180:
 1940              	 .cfi_def_cfa_register 13
 1941              	 
 1942 0018 5DF8047B 	 ldr r7,[sp],#4
 1943              	.LCFI181:
 1944              	 .cfi_restore 7
 1945              	 .cfi_def_cfa_offset 0
 1946 001c 7047     	 bx lr
 1947              	.L139:
 1948 001e 00BF     	 .align 2
 1949              	.L138:
 1950 0020 3C410050 	 .word 1342193980
 1951              	 .cfi_endproc
 1952              	.LFE200:
 1954              	 .section .text.XMC_SCU_PARITY_GetStatus,"ax",%progbits
 1955              	 .align 2
 1956              	 .global XMC_SCU_PARITY_GetStatus
 1957              	 .thumb
 1958              	 .thumb_func
 1960              	XMC_SCU_PARITY_GetStatus:
 1961              	.LFB201:
 610:../Libraries/XMCLib/src/xmc4_scu.c **** 
 611:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to determine if the specified parity error has occured or not */
 612:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_PARITY_GetStatus(void)
 613:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1962              	 .loc 3 613 0
 1963              	 .cfi_startproc
 1964              	 
 1965              	 
 1966              	 
 1967 0000 80B4     	 push {r7}
 1968              	.LCFI182:
 1969              	 .cfi_def_cfa_offset 4
 1970              	 .cfi_offset 7,-4
 1971 0002 00AF     	 add r7,sp,#0
 1972              	.LCFI183:
 1973              	 .cfi_def_cfa_register 7
 614:../Libraries/XMCLib/src/xmc4_scu.c ****   return (SCU_PARITY->PEFLAG);
 1974              	 .loc 3 614 0
 1975 0004 034B     	 ldr r3,.L142
 1976 0006 5B69     	 ldr r3,[r3,#20]
 615:../Libraries/XMCLib/src/xmc4_scu.c **** } 
 1977              	 .loc 3 615 0
 1978 0008 1846     	 mov r0,r3
 1979 000a BD46     	 mov sp,r7
 1980              	.LCFI184:
 1981              	 .cfi_def_cfa_register 13
 1982              	 
 1983 000c 5DF8047B 	 ldr r7,[sp],#4
 1984              	.LCFI185:
 1985              	 .cfi_restore 7
 1986              	 .cfi_def_cfa_offset 0
 1987 0010 7047     	 bx lr
 1988              	.L143:
 1989 0012 00BF     	 .align 2
 1990              	.L142:
 1991 0014 3C410050 	 .word 1342193980
 1992              	 .cfi_endproc
 1993              	.LFE201:
 1995              	 .section .text.XMC_SCU_PARITY_Enable,"ax",%progbits
 1996              	 .align 2
 1997              	 .global XMC_SCU_PARITY_Enable
 1998              	 .thumb
 1999              	 .thumb_func
 2001              	XMC_SCU_PARITY_Enable:
 2002              	.LFB202:
 616:../Libraries/XMCLib/src/xmc4_scu.c **** 
 617:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable parity error checking for the selected on-chip RAM type */
 618:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_Enable(const uint32_t memory)
 619:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2003              	 .loc 3 619 0
 2004              	 .cfi_startproc
 2005              	 
 2006              	 
 2007              	 
 2008 0000 80B4     	 push {r7}
 2009              	.LCFI186:
 2010              	 .cfi_def_cfa_offset 4
 2011              	 .cfi_offset 7,-4
 2012 0002 83B0     	 sub sp,sp,#12
 2013              	.LCFI187:
 2014              	 .cfi_def_cfa_offset 16
 2015 0004 00AF     	 add r7,sp,#0
 2016              	.LCFI188:
 2017              	 .cfi_def_cfa_register 7
 2018 0006 7860     	 str r0,[r7,#4]
 620:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PEEN |= (uint32_t)memory; 
 2019              	 .loc 3 620 0
 2020 0008 0549     	 ldr r1,.L145
 2021 000a 054B     	 ldr r3,.L145
 2022 000c 1A68     	 ldr r2,[r3]
 2023 000e 7B68     	 ldr r3,[r7,#4]
 2024 0010 1343     	 orrs r3,r3,r2
 2025 0012 0B60     	 str r3,[r1]
 621:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2026              	 .loc 3 621 0
 2027 0014 0C37     	 adds r7,r7,#12
 2028              	.LCFI189:
 2029              	 .cfi_def_cfa_offset 4
 2030 0016 BD46     	 mov sp,r7
 2031              	.LCFI190:
 2032              	 .cfi_def_cfa_register 13
 2033              	 
 2034 0018 5DF8047B 	 ldr r7,[sp],#4
 2035              	.LCFI191:
 2036              	 .cfi_restore 7
 2037              	 .cfi_def_cfa_offset 0
 2038 001c 7047     	 bx lr
 2039              	.L146:
 2040 001e 00BF     	 .align 2
 2041              	.L145:
 2042 0020 3C410050 	 .word 1342193980
 2043              	 .cfi_endproc
 2044              	.LFE202:
 2046              	 .section .text.XMC_SCU_PARITY_Disable,"ax",%progbits
 2047              	 .align 2
 2048              	 .global XMC_SCU_PARITY_Disable
 2049              	 .thumb
 2050              	 .thumb_func
 2052              	XMC_SCU_PARITY_Disable:
 2053              	.LFB203:
 622:../Libraries/XMCLib/src/xmc4_scu.c **** 
 623:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to disable parity error checking for the selected on-chip RAM type */
 624:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_Disable(const uint32_t memory)
 625:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2054              	 .loc 3 625 0
 2055              	 .cfi_startproc
 2056              	 
 2057              	 
 2058              	 
 2059 0000 80B4     	 push {r7}
 2060              	.LCFI192:
 2061              	 .cfi_def_cfa_offset 4
 2062              	 .cfi_offset 7,-4
 2063 0002 83B0     	 sub sp,sp,#12
 2064              	.LCFI193:
 2065              	 .cfi_def_cfa_offset 16
 2066 0004 00AF     	 add r7,sp,#0
 2067              	.LCFI194:
 2068              	 .cfi_def_cfa_register 7
 2069 0006 7860     	 str r0,[r7,#4]
 626:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PEEN &= (uint32_t)~memory; 
 2070              	 .loc 3 626 0
 2071 0008 0549     	 ldr r1,.L148
 2072 000a 054B     	 ldr r3,.L148
 2073 000c 1A68     	 ldr r2,[r3]
 2074 000e 7B68     	 ldr r3,[r7,#4]
 2075 0010 DB43     	 mvns r3,r3
 2076 0012 1340     	 ands r3,r3,r2
 2077 0014 0B60     	 str r3,[r1]
 627:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2078              	 .loc 3 627 0
 2079 0016 0C37     	 adds r7,r7,#12
 2080              	.LCFI195:
 2081              	 .cfi_def_cfa_offset 4
 2082 0018 BD46     	 mov sp,r7
 2083              	.LCFI196:
 2084              	 .cfi_def_cfa_register 13
 2085              	 
 2086 001a 5DF8047B 	 ldr r7,[sp],#4
 2087              	.LCFI197:
 2088              	 .cfi_restore 7
 2089              	 .cfi_def_cfa_offset 0
 2090 001e 7047     	 bx lr
 2091              	.L149:
 2092              	 .align 2
 2093              	.L148:
 2094 0020 3C410050 	 .word 1342193980
 2095              	 .cfi_endproc
 2096              	.LFE203:
 2098              	 .section .text.XMC_SCU_PARITY_EnableTrapGeneration,"ax",%progbits
 2099              	 .align 2
 2100              	 .global XMC_SCU_PARITY_EnableTrapGeneration
 2101              	 .thumb
 2102              	 .thumb_func
 2104              	XMC_SCU_PARITY_EnableTrapGeneration:
 2105              	.LFB204:
 628:../Libraries/XMCLib/src/xmc4_scu.c **** 
 629:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable trap assertion for the parity error source */
 630:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_EnableTrapGeneration(const uint32_t memory)
 631:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2106              	 .loc 3 631 0
 2107              	 .cfi_startproc
 2108              	 
 2109              	 
 2110              	 
 2111 0000 80B4     	 push {r7}
 2112              	.LCFI198:
 2113              	 .cfi_def_cfa_offset 4
 2114              	 .cfi_offset 7,-4
 2115 0002 83B0     	 sub sp,sp,#12
 2116              	.LCFI199:
 2117              	 .cfi_def_cfa_offset 16
 2118 0004 00AF     	 add r7,sp,#0
 2119              	.LCFI200:
 2120              	 .cfi_def_cfa_register 7
 2121 0006 7860     	 str r0,[r7,#4]
 632:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PETE |= (uint32_t)memory; 
 2122              	 .loc 3 632 0
 2123 0008 0549     	 ldr r1,.L151
 2124 000a 054B     	 ldr r3,.L151
 2125 000c 9A68     	 ldr r2,[r3,#8]
 2126 000e 7B68     	 ldr r3,[r7,#4]
 2127 0010 1343     	 orrs r3,r3,r2
 2128 0012 8B60     	 str r3,[r1,#8]
 633:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2129              	 .loc 3 633 0
 2130 0014 0C37     	 adds r7,r7,#12
 2131              	.LCFI201:
 2132              	 .cfi_def_cfa_offset 4
 2133 0016 BD46     	 mov sp,r7
 2134              	.LCFI202:
 2135              	 .cfi_def_cfa_register 13
 2136              	 
 2137 0018 5DF8047B 	 ldr r7,[sp],#4
 2138              	.LCFI203:
 2139              	 .cfi_restore 7
 2140              	 .cfi_def_cfa_offset 0
 2141 001c 7047     	 bx lr
 2142              	.L152:
 2143 001e 00BF     	 .align 2
 2144              	.L151:
 2145 0020 3C410050 	 .word 1342193980
 2146              	 .cfi_endproc
 2147              	.LFE204:
 2149              	 .section .text.XMC_SCU_PARITY_DisableTrapGeneration,"ax",%progbits
 2150              	 .align 2
 2151              	 .global XMC_SCU_PARITY_DisableTrapGeneration
 2152              	 .thumb
 2153              	 .thumb_func
 2155              	XMC_SCU_PARITY_DisableTrapGeneration:
 2156              	.LFB205:
 634:../Libraries/XMCLib/src/xmc4_scu.c **** 
 635:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to disable the assertion of trap for the parity error source */
 636:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_DisableTrapGeneration(const uint32_t memory)
 637:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2157              	 .loc 3 637 0
 2158              	 .cfi_startproc
 2159              	 
 2160              	 
 2161              	 
 2162 0000 80B4     	 push {r7}
 2163              	.LCFI204:
 2164              	 .cfi_def_cfa_offset 4
 2165              	 .cfi_offset 7,-4
 2166 0002 83B0     	 sub sp,sp,#12
 2167              	.LCFI205:
 2168              	 .cfi_def_cfa_offset 16
 2169 0004 00AF     	 add r7,sp,#0
 2170              	.LCFI206:
 2171              	 .cfi_def_cfa_register 7
 2172 0006 7860     	 str r0,[r7,#4]
 638:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PETE &= (uint32_t)~memory; 
 2173              	 .loc 3 638 0
 2174 0008 0549     	 ldr r1,.L154
 2175 000a 054B     	 ldr r3,.L154
 2176 000c 9A68     	 ldr r2,[r3,#8]
 2177 000e 7B68     	 ldr r3,[r7,#4]
 2178 0010 DB43     	 mvns r3,r3
 2179 0012 1340     	 ands r3,r3,r2
 2180 0014 8B60     	 str r3,[r1,#8]
 639:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2181              	 .loc 3 639 0
 2182 0016 0C37     	 adds r7,r7,#12
 2183              	.LCFI207:
 2184              	 .cfi_def_cfa_offset 4
 2185 0018 BD46     	 mov sp,r7
 2186              	.LCFI208:
 2187              	 .cfi_def_cfa_register 13
 2188              	 
 2189 001a 5DF8047B 	 ldr r7,[sp],#4
 2190              	.LCFI209:
 2191              	 .cfi_restore 7
 2192              	 .cfi_def_cfa_offset 0
 2193 001e 7047     	 bx lr
 2194              	.L155:
 2195              	 .align 2
 2196              	.L154:
 2197 0020 3C410050 	 .word 1342193980
 2198              	 .cfi_endproc
 2199              	.LFE205:
 2201              	 .section .text.XMC_SCU_INTERRUPT_EnableNmiRequest,"ax",%progbits
 2202              	 .align 2
 2203              	 .global XMC_SCU_INTERRUPT_EnableNmiRequest
 2204              	 .thumb
 2205              	 .thumb_func
 2207              	XMC_SCU_INTERRUPT_EnableNmiRequest:
 2208              	.LFB206:
 640:../Libraries/XMCLib/src/xmc4_scu.c **** 
 641:../Libraries/XMCLib/src/xmc4_scu.c **** /* Enables a NMI source */
 642:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_EnableNmiRequest(const uint32_t request)
 643:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2209              	 .loc 3 643 0
 2210              	 .cfi_startproc
 2211              	 
 2212              	 
 2213              	 
 2214 0000 80B4     	 push {r7}
 2215              	.LCFI210:
 2216              	 .cfi_def_cfa_offset 4
 2217              	 .cfi_offset 7,-4
 2218 0002 83B0     	 sub sp,sp,#12
 2219              	.LCFI211:
 2220              	 .cfi_def_cfa_offset 16
 2221 0004 00AF     	 add r7,sp,#0
 2222              	.LCFI212:
 2223              	 .cfi_def_cfa_register 7
 2224 0006 7860     	 str r0,[r7,#4]
 644:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->NMIREQEN |= (uint32_t)request;
 2225              	 .loc 3 644 0
 2226 0008 0549     	 ldr r1,.L157
 2227 000a 054B     	 ldr r3,.L157
 2228 000c 5A69     	 ldr r2,[r3,#20]
 2229 000e 7B68     	 ldr r3,[r7,#4]
 2230 0010 1343     	 orrs r3,r3,r2
 2231 0012 4B61     	 str r3,[r1,#20]
 645:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2232              	 .loc 3 645 0
 2233 0014 0C37     	 adds r7,r7,#12
 2234              	.LCFI213:
 2235              	 .cfi_def_cfa_offset 4
 2236 0016 BD46     	 mov sp,r7
 2237              	.LCFI214:
 2238              	 .cfi_def_cfa_register 13
 2239              	 
 2240 0018 5DF8047B 	 ldr r7,[sp],#4
 2241              	.LCFI215:
 2242              	 .cfi_restore 7
 2243              	 .cfi_def_cfa_offset 0
 2244 001c 7047     	 bx lr
 2245              	.L158:
 2246 001e 00BF     	 .align 2
 2247              	.L157:
 2248 0020 74400050 	 .word 1342193780
 2249              	 .cfi_endproc
 2250              	.LFE206:
 2252              	 .section .text.XMC_SCU_INTERRUPT_DisableNmiRequest,"ax",%progbits
 2253              	 .align 2
 2254              	 .global XMC_SCU_INTERRUPT_DisableNmiRequest
 2255              	 .thumb
 2256              	 .thumb_func
 2258              	XMC_SCU_INTERRUPT_DisableNmiRequest:
 2259              	.LFB207:
 646:../Libraries/XMCLib/src/xmc4_scu.c **** 
 647:../Libraries/XMCLib/src/xmc4_scu.c **** /* Disables a NMI source */
 648:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_DisableNmiRequest(const uint32_t request)
 649:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2260              	 .loc 3 649 0
 2261              	 .cfi_startproc
 2262              	 
 2263              	 
 2264              	 
 2265 0000 80B4     	 push {r7}
 2266              	.LCFI216:
 2267              	 .cfi_def_cfa_offset 4
 2268              	 .cfi_offset 7,-4
 2269 0002 83B0     	 sub sp,sp,#12
 2270              	.LCFI217:
 2271              	 .cfi_def_cfa_offset 16
 2272 0004 00AF     	 add r7,sp,#0
 2273              	.LCFI218:
 2274              	 .cfi_def_cfa_register 7
 2275 0006 7860     	 str r0,[r7,#4]
 650:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->NMIREQEN &= (uint32_t)~request;
 2276              	 .loc 3 650 0
 2277 0008 0549     	 ldr r1,.L160
 2278 000a 054B     	 ldr r3,.L160
 2279 000c 5A69     	 ldr r2,[r3,#20]
 2280 000e 7B68     	 ldr r3,[r7,#4]
 2281 0010 DB43     	 mvns r3,r3
 2282 0012 1340     	 ands r3,r3,r2
 2283 0014 4B61     	 str r3,[r1,#20]
 651:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2284              	 .loc 3 651 0
 2285 0016 0C37     	 adds r7,r7,#12
 2286              	.LCFI219:
 2287              	 .cfi_def_cfa_offset 4
 2288 0018 BD46     	 mov sp,r7
 2289              	.LCFI220:
 2290              	 .cfi_def_cfa_register 13
 2291              	 
 2292 001a 5DF8047B 	 ldr r7,[sp],#4
 2293              	.LCFI221:
 2294              	 .cfi_restore 7
 2295              	 .cfi_def_cfa_offset 0
 2296 001e 7047     	 bx lr
 2297              	.L161:
 2298              	 .align 2
 2299              	.L160:
 2300 0020 74400050 	 .word 1342193780
 2301              	 .cfi_endproc
 2302              	.LFE207:
 2304              	 .section .text.XMC_SCU_RESET_AssertPeripheralReset,"ax",%progbits
 2305              	 .align 2
 2306              	 .global XMC_SCU_RESET_AssertPeripheralReset
 2307              	 .thumb
 2308              	 .thumb_func
 2310              	XMC_SCU_RESET_AssertPeripheralReset:
 2311              	.LFB208:
 652:../Libraries/XMCLib/src/xmc4_scu.c **** 
 653:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to manually assert a reset request */
 654:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
 655:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2312              	 .loc 3 655 0
 2313              	 .cfi_startproc
 2314              	 
 2315              	 
 2316              	 
 2317 0000 80B4     	 push {r7}
 2318              	.LCFI222:
 2319              	 .cfi_def_cfa_offset 4
 2320              	 .cfi_offset 7,-4
 2321 0002 85B0     	 sub sp,sp,#20
 2322              	.LCFI223:
 2323              	 .cfi_def_cfa_offset 24
 2324 0004 00AF     	 add r7,sp,#0
 2325              	.LCFI224:
 2326              	 .cfi_def_cfa_register 7
 2327 0006 7860     	 str r0,[r7,#4]
 656:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 2328              	 .loc 3 656 0
 2329 0008 7B68     	 ldr r3,[r7,#4]
 2330 000a 1B0F     	 lsrs r3,r3,#28
 2331 000c FB60     	 str r3,[r7,#12]
 657:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 2332              	 .loc 3 657 0
 2333 000e 7B68     	 ldr r3,[r7,#4]
 2334 0010 23F07043 	 bic r3,r3,#-268435456
 2335 0014 BB60     	 str r3,[r7,#8]
 658:../Libraries/XMCLib/src/xmc4_scu.c **** 
 659:../Libraries/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
 2336              	 .loc 3 659 0
 2337 0016 FA68     	 ldr r2,[r7,#12]
 2338 0018 1346     	 mov r3,r2
 2339 001a 5B00     	 lsls r3,r3,#1
 2340 001c 1344     	 add r3,r3,r2
 2341 001e 9B00     	 lsls r3,r3,#2
 2342 0020 1A46     	 mov r2,r3
 2343 0022 044B     	 ldr r3,.L163
 2344 0024 1344     	 add r3,r3,r2
 2345 0026 BA68     	 ldr r2,[r7,#8]
 2346 0028 1A60     	 str r2,[r3]
 660:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2347              	 .loc 3 660 0
 2348 002a 1437     	 adds r7,r7,#20
 2349              	.LCFI225:
 2350              	 .cfi_def_cfa_offset 4
 2351 002c BD46     	 mov sp,r7
 2352              	.LCFI226:
 2353              	 .cfi_def_cfa_register 13
 2354              	 
 2355 002e 5DF8047B 	 ldr r7,[sp],#4
 2356              	.LCFI227:
 2357              	 .cfi_restore 7
 2358              	 .cfi_def_cfa_offset 0
 2359 0032 7047     	 bx lr
 2360              	.L164:
 2361              	 .align 2
 2362              	.L163:
 2363 0034 10440050 	 .word 1342194704
 2364              	 .cfi_endproc
 2365              	.LFE208:
 2367              	 .section .text.XMC_SCU_RESET_DeassertPeripheralReset,"ax",%progbits
 2368              	 .align 2
 2369              	 .global XMC_SCU_RESET_DeassertPeripheralReset
 2370              	 .thumb
 2371              	 .thumb_func
 2373              	XMC_SCU_RESET_DeassertPeripheralReset:
 2374              	.LFB209:
 661:../Libraries/XMCLib/src/xmc4_scu.c **** 
 662:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to manually de-assert a reset request */
 663:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
 664:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2375              	 .loc 3 664 0
 2376              	 .cfi_startproc
 2377              	 
 2378              	 
 2379              	 
 2380 0000 80B4     	 push {r7}
 2381              	.LCFI228:
 2382              	 .cfi_def_cfa_offset 4
 2383              	 .cfi_offset 7,-4
 2384 0002 85B0     	 sub sp,sp,#20
 2385              	.LCFI229:
 2386              	 .cfi_def_cfa_offset 24
 2387 0004 00AF     	 add r7,sp,#0
 2388              	.LCFI230:
 2389              	 .cfi_def_cfa_register 7
 2390 0006 7860     	 str r0,[r7,#4]
 665:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 2391              	 .loc 3 665 0
 2392 0008 7B68     	 ldr r3,[r7,#4]
 2393 000a 1B0F     	 lsrs r3,r3,#28
 2394 000c FB60     	 str r3,[r7,#12]
 666:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 2395              	 .loc 3 666 0
 2396 000e 7B68     	 ldr r3,[r7,#4]
 2397 0010 23F07043 	 bic r3,r3,#-268435456
 2398 0014 BB60     	 str r3,[r7,#8]
 667:../Libraries/XMCLib/src/xmc4_scu.c **** 
 668:../Libraries/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 2399              	 .loc 3 668 0
 2400 0016 FA68     	 ldr r2,[r7,#12]
 2401 0018 1346     	 mov r3,r2
 2402 001a 5B00     	 lsls r3,r3,#1
 2403 001c 1344     	 add r3,r3,r2
 2404 001e 9B00     	 lsls r3,r3,#2
 2405 0020 1A46     	 mov r2,r3
 2406 0022 044B     	 ldr r3,.L166
 2407 0024 1344     	 add r3,r3,r2
 2408 0026 BA68     	 ldr r2,[r7,#8]
 2409 0028 1A60     	 str r2,[r3]
 669:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2410              	 .loc 3 669 0
 2411 002a 1437     	 adds r7,r7,#20
 2412              	.LCFI231:
 2413              	 .cfi_def_cfa_offset 4
 2414 002c BD46     	 mov sp,r7
 2415              	.LCFI232:
 2416              	 .cfi_def_cfa_register 13
 2417              	 
 2418 002e 5DF8047B 	 ldr r7,[sp],#4
 2419              	.LCFI233:
 2420              	 .cfi_restore 7
 2421              	 .cfi_def_cfa_offset 0
 2422 0032 7047     	 bx lr
 2423              	.L167:
 2424              	 .align 2
 2425              	.L166:
 2426 0034 14440050 	 .word 1342194708
 2427              	 .cfi_endproc
 2428              	.LFE209:
 2430              	 .section .text.XMC_SCU_RESET_IsPeripheralResetAsserted,"ax",%progbits
 2431              	 .align 2
 2432              	 .global XMC_SCU_RESET_IsPeripheralResetAsserted
 2433              	 .thumb
 2434              	 .thumb_func
 2436              	XMC_SCU_RESET_IsPeripheralResetAsserted:
 2437              	.LFB210:
 670:../Libraries/XMCLib/src/xmc4_scu.c **** 
 671:../Libraries/XMCLib/src/xmc4_scu.c **** /* Find out if the peripheral reset is asserted */
 672:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
 673:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2438              	 .loc 3 673 0
 2439              	 .cfi_startproc
 2440              	 
 2441              	 
 2442              	 
 2443 0000 80B4     	 push {r7}
 2444              	.LCFI234:
 2445              	 .cfi_def_cfa_offset 4
 2446              	 .cfi_offset 7,-4
 2447 0002 85B0     	 sub sp,sp,#20
 2448              	.LCFI235:
 2449              	 .cfi_def_cfa_offset 24
 2450 0004 00AF     	 add r7,sp,#0
 2451              	.LCFI236:
 2452              	 .cfi_def_cfa_register 7
 2453 0006 7860     	 str r0,[r7,#4]
 674:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 2454              	 .loc 3 674 0
 2455 0008 7B68     	 ldr r3,[r7,#4]
 2456 000a 1B0F     	 lsrs r3,r3,#28
 2457 000c FB60     	 str r3,[r7,#12]
 675:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 2458              	 .loc 3 675 0
 2459 000e 7B68     	 ldr r3,[r7,#4]
 2460 0010 23F07043 	 bic r3,r3,#-268435456
 2461 0014 BB60     	 str r3,[r7,#8]
 676:../Libraries/XMCLib/src/xmc4_scu.c **** 
 677:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((*(uint32_t *)(&(SCU_RESET->PRSTAT0) + (index * 3U)) & mask) != 0U);
 2462              	 .loc 3 677 0
 2463 0016 FA68     	 ldr r2,[r7,#12]
 2464 0018 1346     	 mov r3,r2
 2465 001a 5B00     	 lsls r3,r3,#1
 2466 001c 1344     	 add r3,r3,r2
 2467 001e 9B00     	 lsls r3,r3,#2
 2468 0020 1A46     	 mov r2,r3
 2469 0022 084B     	 ldr r3,.L170
 2470 0024 1344     	 add r3,r3,r2
 2471 0026 1A68     	 ldr r2,[r3]
 2472 0028 BB68     	 ldr r3,[r7,#8]
 2473 002a 1340     	 ands r3,r3,r2
 2474 002c 002B     	 cmp r3,#0
 2475 002e 14BF     	 ite ne
 2476 0030 0123     	 movne r3,#1
 2477 0032 0023     	 moveq r3,#0
 2478 0034 DBB2     	 uxtb r3,r3
 678:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2479              	 .loc 3 678 0
 2480 0036 1846     	 mov r0,r3
 2481 0038 1437     	 adds r7,r7,#20
 2482              	.LCFI237:
 2483              	 .cfi_def_cfa_offset 4
 2484 003a BD46     	 mov sp,r7
 2485              	.LCFI238:
 2486              	 .cfi_def_cfa_register 13
 2487              	 
 2488 003c 5DF8047B 	 ldr r7,[sp],#4
 2489              	.LCFI239:
 2490              	 .cfi_restore 7
 2491              	 .cfi_def_cfa_offset 0
 2492 0040 7047     	 bx lr
 2493              	.L171:
 2494 0042 00BF     	 .align 2
 2495              	.L170:
 2496 0044 0C440050 	 .word 1342194700
 2497              	 .cfi_endproc
 2498              	.LFE210:
 2500              	 .section .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency,"ax",%progbits
 2501              	 .align 2
 2502              	 .global XMC_SCU_CLOCK_GetSystemPllClockFrequency
 2503              	 .thumb
 2504              	 .thumb_func
 2506              	XMC_SCU_CLOCK_GetSystemPllClockFrequency:
 2507              	.LFB211:
 679:../Libraries/XMCLib/src/xmc4_scu.c **** 
 680:../Libraries/XMCLib/src/xmc4_scu.c **** /*
 681:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of System PLL output clock
 682:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 683:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockFrequency(void)
 684:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2508              	 .loc 3 684 0
 2509              	 .cfi_startproc
 2510              	 
 2511              	 
 2512 0000 80B5     	 push {r7,lr}
 2513              	.LCFI240:
 2514              	 .cfi_def_cfa_offset 8
 2515              	 .cfi_offset 7,-8
 2516              	 .cfi_offset 14,-4
 2517 0002 84B0     	 sub sp,sp,#16
 2518              	.LCFI241:
 2519              	 .cfi_def_cfa_offset 24
 2520 0004 00AF     	 add r7,sp,#0
 2521              	.LCFI242:
 2522              	 .cfi_def_cfa_register 7
 685:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 686:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t p_div;
 687:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t n_div;
 688:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t k2_div;
 689:../Libraries/XMCLib/src/xmc4_scu.c **** 
 690:../Libraries/XMCLib/src/xmc4_scu.c ****   clock_frequency = XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency();
 2523              	 .loc 3 690 0
 2524 0006 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency
 2525 000a F860     	 str r0,[r7,#12]
 691:../Libraries/XMCLib/src/xmc4_scu.c ****   if(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk)
 2526              	 .loc 3 691 0
 2527 000c 1A4B     	 ldr r3,.L176
 2528 000e 1B68     	 ldr r3,[r3]
 2529 0010 03F00103 	 and r3,r3,#1
 2530 0014 002B     	 cmp r3,#0
 2531 0016 09D0     	 beq .L173
 692:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 693:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Prescalar mode - fOSC is the parent*/
 694:../Libraries/XMCLib/src/xmc4_scu.c ****     clock_frequency = (uint32_t)(clock_frequency / 
 695:../Libraries/XMCLib/src/xmc4_scu.c ****                       ((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_P
 2532              	 .loc 3 695 0
 2533 0018 174B     	 ldr r3,.L176
 2534 001a 9B68     	 ldr r3,[r3,#8]
 2535 001c 03F07F03 	 and r3,r3,#127
 2536 0020 0133     	 adds r3,r3,#1
 694:../Libraries/XMCLib/src/xmc4_scu.c ****                       ((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_P
 2537              	 .loc 3 694 0
 2538 0022 FA68     	 ldr r2,[r7,#12]
 2539 0024 B2FBF3F3 	 udiv r3,r2,r3
 2540 0028 FB60     	 str r3,[r7,#12]
 2541 002a 1FE0     	 b .L174
 2542              	.L173:
 696:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 697:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 698:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 699:../Libraries/XMCLib/src/xmc4_scu.c ****     p_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Po
 2543              	 .loc 3 699 0
 2544 002c 124B     	 ldr r3,.L176
 2545 002e 9B68     	 ldr r3,[r3,#8]
 2546 0030 03F07063 	 and r3,r3,#251658240
 2547 0034 1B0E     	 lsrs r3,r3,#24
 2548 0036 0133     	 adds r3,r3,#1
 2549 0038 BB60     	 str r3,[r7,#8]
 700:../Libraries/XMCLib/src/xmc4_scu.c ****     n_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Po
 2550              	 .loc 3 700 0
 2551 003a 0F4B     	 ldr r3,.L176
 2552 003c 9B68     	 ldr r3,[r3,#8]
 2553 003e 03F4FE43 	 and r3,r3,#32512
 2554 0042 1B0A     	 lsrs r3,r3,#8
 2555 0044 0133     	 adds r3,r3,#1
 2556 0046 7B60     	 str r3,[r7,#4]
 701:../Libraries/XMCLib/src/xmc4_scu.c ****     k2_div = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_
 2557              	 .loc 3 701 0
 2558 0048 0B4B     	 ldr r3,.L176
 2559 004a 9B68     	 ldr r3,[r3,#8]
 2560 004c 03F4FE03 	 and r3,r3,#8323072
 2561 0050 1B0C     	 lsrs r3,r3,#16
 2562 0052 0133     	 adds r3,r3,#1
 2563 0054 3B60     	 str r3,[r7]
 702:../Libraries/XMCLib/src/xmc4_scu.c ****        
 703:../Libraries/XMCLib/src/xmc4_scu.c ****     clock_frequency = (clock_frequency * n_div) / (p_div * k2_div);
 2564              	 .loc 3 703 0
 2565 0056 FB68     	 ldr r3,[r7,#12]
 2566 0058 7A68     	 ldr r2,[r7,#4]
 2567 005a 02FB03F2 	 mul r2,r2,r3
 2568 005e BB68     	 ldr r3,[r7,#8]
 2569 0060 3968     	 ldr r1,[r7]
 2570 0062 01FB03F3 	 mul r3,r1,r3
 2571 0066 B2FBF3F3 	 udiv r3,r2,r3
 2572 006a FB60     	 str r3,[r7,#12]
 2573              	.L174:
 704:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 705:../Libraries/XMCLib/src/xmc4_scu.c **** 
 706:../Libraries/XMCLib/src/xmc4_scu.c ****   return (clock_frequency);
 2574              	 .loc 3 706 0
 2575 006c FB68     	 ldr r3,[r7,#12]
 707:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2576              	 .loc 3 707 0
 2577 006e 1846     	 mov r0,r3
 2578 0070 1037     	 adds r7,r7,#16
 2579              	.LCFI243:
 2580              	 .cfi_def_cfa_offset 8
 2581 0072 BD46     	 mov sp,r7
 2582              	.LCFI244:
 2583              	 .cfi_def_cfa_register 13
 2584              	 
 2585 0074 80BD     	 pop {r7,pc}
 2586              	.L177:
 2587 0076 00BF     	 .align 2
 2588              	.L176:
 2589 0078 10470050 	 .word 1342195472
 2590              	 .cfi_endproc
 2591              	.LFE211:
 2593              	 .section .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency,"ax",%progbits
 2594              	 .align 2
 2595              	 .global XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency
 2596              	 .thumb
 2597              	 .thumb_func
 2599              	XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:
 2600              	.LFB212:
 708:../Libraries/XMCLib/src/xmc4_scu.c **** 
 709:../Libraries/XMCLib/src/xmc4_scu.c **** /**
 710:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of System PLL VCO input clock
 711:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 712:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency(void)
 713:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2601              	 .loc 3 713 0
 2602              	 .cfi_startproc
 2603              	 
 2604              	 
 2605 0000 80B5     	 push {r7,lr}
 2606              	.LCFI245:
 2607              	 .cfi_def_cfa_offset 8
 2608              	 .cfi_offset 7,-8
 2609              	 .cfi_offset 14,-4
 2610 0002 82B0     	 sub sp,sp,#8
 2611              	.LCFI246:
 2612              	 .cfi_def_cfa_offset 16
 2613 0004 00AF     	 add r7,sp,#0
 2614              	.LCFI247:
 2615              	 .cfi_def_cfa_register 7
 714:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 715:../Libraries/XMCLib/src/xmc4_scu.c **** 
 716:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Prescalar mode - fOSC is the parent*/
 717:../Libraries/XMCLib/src/xmc4_scu.c ****   if((SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk) == (uint32_t)XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 2616              	 .loc 3 717 0
 2617 0006 084B     	 ldr r3,.L182
 2618 0008 DB68     	 ldr r3,[r3,#12]
 2619 000a 03F00103 	 and r3,r3,#1
 2620 000e 002B     	 cmp r3,#0
 2621 0010 03D1     	 bne .L179
 718:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 719:../Libraries/XMCLib/src/xmc4_scu.c ****     clock_frequency = OSCHP_GetFrequency();
 2622              	 .loc 3 719 0
 2623 0012 FFF7FEFF 	 bl OSCHP_GetFrequency
 2624 0016 7860     	 str r0,[r7,#4]
 2625 0018 01E0     	 b .L180
 2626              	.L179:
 720:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 721:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 722:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 723:../Libraries/XMCLib/src/xmc4_scu.c ****     clock_frequency = OFI_FREQUENCY;
 2627              	 .loc 3 723 0
 2628 001a 044B     	 ldr r3,.L182+4
 2629 001c 7B60     	 str r3,[r7,#4]
 2630              	.L180:
 724:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 725:../Libraries/XMCLib/src/xmc4_scu.c ****   
 726:../Libraries/XMCLib/src/xmc4_scu.c ****   return (clock_frequency);
 2631              	 .loc 3 726 0
 2632 001e 7B68     	 ldr r3,[r7,#4]
 727:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2633              	 .loc 3 727 0
 2634 0020 1846     	 mov r0,r3
 2635 0022 0837     	 adds r7,r7,#8
 2636              	.LCFI248:
 2637              	 .cfi_def_cfa_offset 8
 2638 0024 BD46     	 mov sp,r7
 2639              	.LCFI249:
 2640              	 .cfi_def_cfa_register 13
 2641              	 
 2642 0026 80BD     	 pop {r7,pc}
 2643              	.L183:
 2644              	 .align 2
 2645              	.L182:
 2646 0028 10470050 	 .word 1342195472
 2647 002c 00366E01 	 .word 24000000
 2648              	 .cfi_endproc
 2649              	.LFE212:
 2651              	 .section .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency,"ax",%progbits
 2652              	 .align 2
 2653              	 .global XMC_SCU_CLOCK_GetUsbPllClockFrequency
 2654              	 .thumb
 2655              	 .thumb_func
 2657              	XMC_SCU_CLOCK_GetUsbPllClockFrequency:
 2658              	.LFB213:
 728:../Libraries/XMCLib/src/xmc4_scu.c **** 
 729:../Libraries/XMCLib/src/xmc4_scu.c **** /*
 730:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of USB PLL output clock
 731:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 732:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetUsbPllClockFrequency(void)
 733:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2659              	 .loc 3 733 0
 2660              	 .cfi_startproc
 2661              	 
 2662              	 
 2663 0000 80B5     	 push {r7,lr}
 2664              	.LCFI250:
 2665              	 .cfi_def_cfa_offset 8
 2666              	 .cfi_offset 7,-8
 2667              	 .cfi_offset 14,-4
 2668 0002 84B0     	 sub sp,sp,#16
 2669              	.LCFI251:
 2670              	 .cfi_def_cfa_offset 24
 2671 0004 00AF     	 add r7,sp,#0
 2672              	.LCFI252:
 2673              	 .cfi_def_cfa_register 7
 734:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 735:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t n_div;
 736:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t p_div;
 737:../Libraries/XMCLib/src/xmc4_scu.c ****   
 738:../Libraries/XMCLib/src/xmc4_scu.c ****   clock_frequency = OSCHP_GetFrequency();
 2674              	 .loc 3 738 0
 2675 0006 FFF7FEFF 	 bl OSCHP_GetFrequency
 2676 000a F860     	 str r0,[r7,#12]
 739:../Libraries/XMCLib/src/xmc4_scu.c ****   if((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) == 0U)
 2677              	 .loc 3 739 0
 2678 000c 104B     	 ldr r3,.L187
 2679 000e 1B69     	 ldr r3,[r3,#16]
 2680 0010 03F00103 	 and r3,r3,#1
 2681 0014 002B     	 cmp r3,#0
 2682 0016 16D1     	 bne .L185
 740:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 741:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Normal mode - fVCO is the parent*/
 742:../Libraries/XMCLib/src/xmc4_scu.c ****     n_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_NDIV_Msk) >> SCU_PLL_USBPLLCON_ND
 2683              	 .loc 3 742 0
 2684 0018 0D4B     	 ldr r3,.L187
 2685 001a 5B69     	 ldr r3,[r3,#20]
 2686 001c 03F4FE43 	 and r3,r3,#32512
 2687 0020 1B0A     	 lsrs r3,r3,#8
 2688 0022 0133     	 adds r3,r3,#1
 2689 0024 BB60     	 str r3,[r7,#8]
 743:../Libraries/XMCLib/src/xmc4_scu.c ****     p_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_PDIV_Msk) >> SCU_PLL_USBPLLCON_PD
 2690              	 .loc 3 743 0
 2691 0026 0A4B     	 ldr r3,.L187
 2692 0028 5B69     	 ldr r3,[r3,#20]
 2693 002a 03F07063 	 and r3,r3,#251658240
 2694 002e 1B0E     	 lsrs r3,r3,#24
 2695 0030 0133     	 adds r3,r3,#1
 2696 0032 7B60     	 str r3,[r7,#4]
 744:../Libraries/XMCLib/src/xmc4_scu.c ****     clock_frequency = (uint32_t)((clock_frequency * n_div)/ (uint32_t)(p_div * 2UL));
 2697              	 .loc 3 744 0
 2698 0034 FB68     	 ldr r3,[r7,#12]
 2699 0036 BA68     	 ldr r2,[r7,#8]
 2700 0038 02FB03F2 	 mul r2,r2,r3
 2701 003c 7B68     	 ldr r3,[r7,#4]
 2702 003e 5B00     	 lsls r3,r3,#1
 2703 0040 B2FBF3F3 	 udiv r3,r2,r3
 2704 0044 FB60     	 str r3,[r7,#12]
 2705              	.L185:
 745:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 746:../Libraries/XMCLib/src/xmc4_scu.c ****   return (clock_frequency);
 2706              	 .loc 3 746 0
 2707 0046 FB68     	 ldr r3,[r7,#12]
 747:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2708              	 .loc 3 747 0
 2709 0048 1846     	 mov r0,r3
 2710 004a 1037     	 adds r7,r7,#16
 2711              	.LCFI253:
 2712              	 .cfi_def_cfa_offset 8
 2713 004c BD46     	 mov sp,r7
 2714              	.LCFI254:
 2715              	 .cfi_def_cfa_register 13
 2716              	 
 2717 004e 80BD     	 pop {r7,pc}
 2718              	.L188:
 2719              	 .align 2
 2720              	.L187:
 2721 0050 10470050 	 .word 1342195472
 2722              	 .cfi_endproc
 2723              	.LFE213:
 2725              	 .section .text.XMC_SCU_CLOCK_GetCcuClockFrequency,"ax",%progbits
 2726              	 .align 2
 2727              	 .global XMC_SCU_CLOCK_GetCcuClockFrequency
 2728              	 .thumb
 2729              	 .thumb_func
 2731              	XMC_SCU_CLOCK_GetCcuClockFrequency:
 2732              	.LFB214:
 748:../Libraries/XMCLib/src/xmc4_scu.c **** 
 749:../Libraries/XMCLib/src/xmc4_scu.c **** /*
 750:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of CCU clock frequency
 751:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 752:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetCcuClockFrequency(void)
 753:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2733              	 .loc 3 753 0
 2734              	 .cfi_startproc
 2735              	 
 2736              	 
 2737 0000 80B5     	 push {r7,lr}
 2738              	.LCFI255:
 2739              	 .cfi_def_cfa_offset 8
 2740              	 .cfi_offset 7,-8
 2741              	 .cfi_offset 14,-4
 2742 0002 82B0     	 sub sp,sp,#8
 2743              	.LCFI256:
 2744              	 .cfi_def_cfa_offset 16
 2745 0004 00AF     	 add r7,sp,#0
 2746              	.LCFI257:
 2747              	 .cfi_def_cfa_register 7
 754:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 2748              	 .loc 3 754 0
 2749 0006 0023     	 movs r3,#0
 2750 0008 7B60     	 str r3,[r7,#4]
 755:../Libraries/XMCLib/src/xmc4_scu.c ****   frequency = XMC_SCU_CLOCK_GetSystemClockFrequency();
 2751              	 .loc 3 755 0
 2752 000a FFF7FEFF 	 bl XMC_SCU_CLOCK_GetSystemClockFrequency
 2753 000e 7860     	 str r0,[r7,#4]
 756:../Libraries/XMCLib/src/xmc4_scu.c ****   
 757:../Libraries/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(frequency >> ((uint32_t)((SCU_CLK->CCUCLKCR & SCU_CLK_CCUCLKCR_CCUDIV_Msk) >>
 2754              	 .loc 3 757 0
 2755 0010 054B     	 ldr r3,.L191
 2756 0012 1B6A     	 ldr r3,[r3,#32]
 2757 0014 03F00103 	 and r3,r3,#1
 2758 0018 7A68     	 ldr r2,[r7,#4]
 2759 001a 22FA03F3 	 lsr r3,r2,r3
 758:../Libraries/XMCLib/src/xmc4_scu.c ****                                               SCU_CLK_CCUCLKCR_CCUDIV_Pos)));
 759:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2760              	 .loc 3 759 0
 2761 001e 1846     	 mov r0,r3
 2762 0020 0837     	 adds r7,r7,#8
 2763              	.LCFI258:
 2764              	 .cfi_def_cfa_offset 8
 2765 0022 BD46     	 mov sp,r7
 2766              	.LCFI259:
 2767              	 .cfi_def_cfa_register 13
 2768              	 
 2769 0024 80BD     	 pop {r7,pc}
 2770              	.L192:
 2771 0026 00BF     	 .align 2
 2772              	.L191:
 2773 0028 00460050 	 .word 1342195200
 2774              	 .cfi_endproc
 2775              	.LFE214:
 2777              	 .section .text.XMC_SCU_CLOCK_GetUsbClockFrequency,"ax",%progbits
 2778              	 .align 2
 2779              	 .global XMC_SCU_CLOCK_GetUsbClockFrequency
 2780              	 .thumb
 2781              	 .thumb_func
 2783              	XMC_SCU_CLOCK_GetUsbClockFrequency:
 2784              	.LFB215:
 760:../Libraries/XMCLib/src/xmc4_scu.c **** 
 761:../Libraries/XMCLib/src/xmc4_scu.c **** /*
 762:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to retrieve USB and SDMMC clock frequency
 763:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 764:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetUsbClockFrequency(void)
 765:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2785              	 .loc 3 765 0
 2786              	 .cfi_startproc
 2787              	 
 2788              	 
 2789 0000 80B5     	 push {r7,lr}
 2790              	.LCFI260:
 2791              	 .cfi_def_cfa_offset 8
 2792              	 .cfi_offset 7,-8
 2793              	 .cfi_offset 14,-4
 2794 0002 82B0     	 sub sp,sp,#8
 2795              	.LCFI261:
 2796              	 .cfi_def_cfa_offset 16
 2797 0004 00AF     	 add r7,sp,#0
 2798              	.LCFI262:
 2799              	 .cfi_def_cfa_register 7
 766:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 2800              	 .loc 3 766 0
 2801 0006 0023     	 movs r3,#0
 2802 0008 7B60     	 str r3,[r7,#4]
 767:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_USBCLKSRC_t clksrc;
 768:../Libraries/XMCLib/src/xmc4_scu.c **** 
 769:../Libraries/XMCLib/src/xmc4_scu.c ****   clksrc = XMC_SCU_CLOCK_GetUsbClockSource();
 2803              	 .loc 3 769 0
 2804 000a FFF7FEFF 	 bl XMC_SCU_CLOCK_GetUsbClockSource
 2805 000e 3860     	 str r0,[r7]
 770:../Libraries/XMCLib/src/xmc4_scu.c **** 
 771:../Libraries/XMCLib/src/xmc4_scu.c ****   if (clksrc == XMC_SCU_CLOCK_USBCLKSRC_SYSPLL)
 2806              	 .loc 3 771 0
 2807 0010 3B68     	 ldr r3,[r7]
 2808 0012 B3F5803F 	 cmp r3,#65536
 2809 0016 03D1     	 bne .L194
 772:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 773:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 2810              	 .loc 3 773 0
 2811 0018 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetSystemPllClockFrequency
 2812 001c 7860     	 str r0,[r7,#4]
 2813 001e 05E0     	 b .L195
 2814              	.L194:
 774:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 775:../Libraries/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_USBCLKSRC_USBPLL)
 2815              	 .loc 3 775 0
 2816 0020 3B68     	 ldr r3,[r7]
 2817 0022 002B     	 cmp r3,#0
 2818 0024 02D1     	 bne .L195
 776:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 777:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 2819              	 .loc 3 777 0
 2820 0026 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetUsbPllClockFrequency
 2821 002a 7860     	 str r0,[r7,#4]
 2822              	.L195:
 778:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 779:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 780:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 781:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 782:../Libraries/XMCLib/src/xmc4_scu.c **** 
 783:../Libraries/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(frequency / (((SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBDIV_Msk) >>
 2823              	 .loc 3 783 0
 2824 002c 054B     	 ldr r3,.L197
 2825 002e 9B69     	 ldr r3,[r3,#24]
 2826 0030 03F00703 	 and r3,r3,#7
 784:../Libraries/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_USBCLKCR_USBDIV_Pos) + 1UL));
 2827              	 .loc 3 784 0
 2828 0034 0133     	 adds r3,r3,#1
 783:../Libraries/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_USBCLKCR_USBDIV_Pos) + 1UL));
 2829              	 .loc 3 783 0
 2830 0036 7A68     	 ldr r2,[r7,#4]
 2831 0038 B2FBF3F3 	 udiv r3,r2,r3
 785:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2832              	 .loc 3 785 0
 2833 003c 1846     	 mov r0,r3
 2834 003e 0837     	 adds r7,r7,#8
 2835              	.LCFI263:
 2836              	 .cfi_def_cfa_offset 8
 2837 0040 BD46     	 mov sp,r7
 2838              	.LCFI264:
 2839              	 .cfi_def_cfa_register 13
 2840              	 
 2841 0042 80BD     	 pop {r7,pc}
 2842              	.L198:
 2843              	 .align 2
 2844              	.L197:
 2845 0044 00460050 	 .word 1342195200
 2846              	 .cfi_endproc
 2847              	.LFE215:
 2849              	 .section .text.XMC_SCU_CLOCK_GetEbuClockFrequency,"ax",%progbits
 2850              	 .align 2
 2851              	 .global XMC_SCU_CLOCK_GetEbuClockFrequency
 2852              	 .thumb
 2853              	 .thumb_func
 2855              	XMC_SCU_CLOCK_GetEbuClockFrequency:
 2856              	.LFB216:
 786:../Libraries/XMCLib/src/xmc4_scu.c **** 
 787:../Libraries/XMCLib/src/xmc4_scu.c **** #if defined(EBU)
 788:../Libraries/XMCLib/src/xmc4_scu.c **** /*
 789:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to retrieve EBU clock frequency
 790:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 791:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetEbuClockFrequency(void)
 792:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2857              	 .loc 3 792 0
 2858              	 .cfi_startproc
 2859              	 
 2860              	 
 2861 0000 80B5     	 push {r7,lr}
 2862              	.LCFI265:
 2863              	 .cfi_def_cfa_offset 8
 2864              	 .cfi_offset 7,-8
 2865              	 .cfi_offset 14,-4
 2866 0002 82B0     	 sub sp,sp,#8
 2867              	.LCFI266:
 2868              	 .cfi_def_cfa_offset 16
 2869 0004 00AF     	 add r7,sp,#0
 2870              	.LCFI267:
 2871              	 .cfi_def_cfa_register 7
 793:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 2872              	 .loc 3 793 0
 2873 0006 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetSystemPllClockFrequency
 2874 000a 7860     	 str r0,[r7,#4]
 794:../Libraries/XMCLib/src/xmc4_scu.c ****   
 795:../Libraries/XMCLib/src/xmc4_scu.c ****   return (uint32_t)((frequency /(((SCU_CLK->EBUCLKCR & SCU_CLK_EBUCLKCR_EBUDIV_Msk) >>
 2875              	 .loc 3 795 0
 2876 000c 054B     	 ldr r3,.L201
 2877 000e DB69     	 ldr r3,[r3,#28]
 2878 0010 03F03F03 	 and r3,r3,#63
 796:../Libraries/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_EBUCLKCR_EBUDIV_Pos) + 1UL)));
 2879              	 .loc 3 796 0
 2880 0014 0133     	 adds r3,r3,#1
 795:../Libraries/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_EBUCLKCR_EBUDIV_Pos) + 1UL)));
 2881              	 .loc 3 795 0
 2882 0016 7A68     	 ldr r2,[r7,#4]
 2883 0018 B2FBF3F3 	 udiv r3,r2,r3
 797:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2884              	 .loc 3 797 0
 2885 001c 1846     	 mov r0,r3
 2886 001e 0837     	 adds r7,r7,#8
 2887              	.LCFI268:
 2888              	 .cfi_def_cfa_offset 8
 2889 0020 BD46     	 mov sp,r7
 2890              	.LCFI269:
 2891              	 .cfi_def_cfa_register 13
 2892              	 
 2893 0022 80BD     	 pop {r7,pc}
 2894              	.L202:
 2895              	 .align 2
 2896              	.L201:
 2897 0024 00460050 	 .word 1342195200
 2898              	 .cfi_endproc
 2899              	.LFE216:
 2901              	 .section .text.XMC_SCU_CLOCK_GetECATClockFrequency,"ax",%progbits
 2902              	 .align 2
 2903              	 .global XMC_SCU_CLOCK_GetECATClockFrequency
 2904              	 .thumb
 2905              	 .thumb_func
 2907              	XMC_SCU_CLOCK_GetECATClockFrequency:
 2908              	.LFB217:
 798:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
 799:../Libraries/XMCLib/src/xmc4_scu.c **** 
 800:../Libraries/XMCLib/src/xmc4_scu.c **** #if defined(ECAT0)
 801:../Libraries/XMCLib/src/xmc4_scu.c **** /*
 802:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to retrieve ECAT clock frequency
 803:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 804:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetECATClockFrequency(void)
 805:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2909              	 .loc 3 805 0
 2910              	 .cfi_startproc
 2911              	 
 2912              	 
 2913 0000 80B5     	 push {r7,lr}
 2914              	.LCFI270:
 2915              	 .cfi_def_cfa_offset 8
 2916              	 .cfi_offset 7,-8
 2917              	 .cfi_offset 14,-4
 2918 0002 82B0     	 sub sp,sp,#8
 2919              	.LCFI271:
 2920              	 .cfi_def_cfa_offset 16
 2921 0004 00AF     	 add r7,sp,#0
 2922              	.LCFI272:
 2923              	 .cfi_def_cfa_register 7
 806:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t frequency;
 807:../Libraries/XMCLib/src/xmc4_scu.c **** 
 808:../Libraries/XMCLib/src/xmc4_scu.c ****   if ((SCU_CLK->ECATCLKCR & SCU_CLK_ECATCLKCR_ECATSEL_Msk) != 0U)
 2924              	 .loc 3 808 0
 2925 0006 0C4B     	 ldr r3,.L207
 2926 0008 9B6B     	 ldr r3,[r3,#56]
 2927 000a 03F48033 	 and r3,r3,#65536
 2928 000e 002B     	 cmp r3,#0
 2929 0010 03D0     	 beq .L204
 809:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 810:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency =  XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 2930              	 .loc 3 810 0
 2931 0012 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetSystemPllClockFrequency
 2932 0016 7860     	 str r0,[r7,#4]
 2933 0018 02E0     	 b .L205
 2934              	.L204:
 811:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 812:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 813:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 814:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency =  XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 2935              	 .loc 3 814 0
 2936 001a FFF7FEFF 	 bl XMC_SCU_CLOCK_GetUsbPllClockFrequency
 2937 001e 7860     	 str r0,[r7,#4]
 2938              	.L205:
 815:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 816:../Libraries/XMCLib/src/xmc4_scu.c **** 
 817:../Libraries/XMCLib/src/xmc4_scu.c ****   return (uint32_t)((frequency / (XMC_SCU_CLOCK_GetECATClockDivider() + 1UL)));
 2939              	 .loc 3 817 0
 2940 0020 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetECATClockDivider
 2941 0024 0346     	 mov r3,r0
 2942 0026 0133     	 adds r3,r3,#1
 2943 0028 7A68     	 ldr r2,[r7,#4]
 2944 002a B2FBF3F3 	 udiv r3,r2,r3
 818:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2945              	 .loc 3 818 0
 2946 002e 1846     	 mov r0,r3
 2947 0030 0837     	 adds r7,r7,#8
 2948              	.LCFI273:
 2949              	 .cfi_def_cfa_offset 8
 2950 0032 BD46     	 mov sp,r7
 2951              	.LCFI274:
 2952              	 .cfi_def_cfa_register 13
 2953              	 
 2954 0034 80BD     	 pop {r7,pc}
 2955              	.L208:
 2956 0036 00BF     	 .align 2
 2957              	.L207:
 2958 0038 00460050 	 .word 1342195200
 2959              	 .cfi_endproc
 2960              	.LFE217:
 2962              	 .section .text.XMC_SCU_CLOCK_GetWdtClockFrequency,"ax",%progbits
 2963              	 .align 2
 2964              	 .global XMC_SCU_CLOCK_GetWdtClockFrequency
 2965              	 .thumb
 2966              	 .thumb_func
 2968              	XMC_SCU_CLOCK_GetWdtClockFrequency:
 2969              	.LFB218:
 819:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
 820:../Libraries/XMCLib/src/xmc4_scu.c **** 
 821:../Libraries/XMCLib/src/xmc4_scu.c **** /*
 822:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to retrieve WDT clock frequency
 823:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 824:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetWdtClockFrequency(void)
 825:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2970              	 .loc 3 825 0
 2971              	 .cfi_startproc
 2972              	 
 2973              	 
 2974 0000 80B5     	 push {r7,lr}
 2975              	.LCFI275:
 2976              	 .cfi_def_cfa_offset 8
 2977              	 .cfi_offset 7,-8
 2978              	 .cfi_offset 14,-4
 2979 0002 82B0     	 sub sp,sp,#8
 2980              	.LCFI276:
 2981              	 .cfi_def_cfa_offset 16
 2982 0004 00AF     	 add r7,sp,#0
 2983              	.LCFI277:
 2984              	 .cfi_def_cfa_register 7
 826:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 2985              	 .loc 3 826 0
 2986 0006 0023     	 movs r3,#0
 2987 0008 7B60     	 str r3,[r7,#4]
 827:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_WDTCLKSRC_t clksrc;
 828:../Libraries/XMCLib/src/xmc4_scu.c **** 
 829:../Libraries/XMCLib/src/xmc4_scu.c ****   clksrc = XMC_SCU_CLOCK_GetWdtClockSource();
 2988              	 .loc 3 829 0
 2989 000a FFF7FEFF 	 bl XMC_SCU_CLOCK_GetWdtClockSource
 2990 000e 3860     	 str r0,[r7]
 830:../Libraries/XMCLib/src/xmc4_scu.c **** 
 831:../Libraries/XMCLib/src/xmc4_scu.c ****   if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_PLL)
 2991              	 .loc 3 831 0
 2992 0010 3B68     	 ldr r3,[r7]
 2993 0012 B3F5003F 	 cmp r3,#131072
 2994 0016 03D1     	 bne .L210
 832:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 833:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 2995              	 .loc 3 833 0
 2996 0018 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetSystemPllClockFrequency
 2997 001c 7860     	 str r0,[r7,#4]
 2998 001e 0CE0     	 b .L211
 2999              	.L210:
 834:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 835:../Libraries/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_OFI)
 3000              	 .loc 3 835 0
 3001 0020 3B68     	 ldr r3,[r7]
 3002 0022 002B     	 cmp r3,#0
 3003 0024 02D1     	 bne .L212
 836:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 837:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = OFI_FREQUENCY;
 3004              	 .loc 3 837 0
 3005 0026 0A4B     	 ldr r3,.L214
 3006 0028 7B60     	 str r3,[r7,#4]
 3007 002a 06E0     	 b .L211
 3008              	.L212:
 838:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 839:../Libraries/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_STDBY)
 3009              	 .loc 3 839 0
 3010 002c 3B68     	 ldr r3,[r7]
 3011 002e B3F5803F 	 cmp r3,#65536
 3012 0032 02D1     	 bne .L211
 840:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 841:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = OSI_FREQUENCY;
 3013              	 .loc 3 841 0
 3014 0034 4FF40043 	 mov r3,#32768
 3015 0038 7B60     	 str r3,[r7,#4]
 3016              	.L211:
 842:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 843:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 844:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 845:../Libraries/XMCLib/src/xmc4_scu.c **** 
 846:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 847:../Libraries/XMCLib/src/xmc4_scu.c **** 
 848:../Libraries/XMCLib/src/xmc4_scu.c ****   return (uint32_t)((frequency / (((SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTDIV_Msk) >>
 3017              	 .loc 3 848 0
 3018 003a 064B     	 ldr r3,.L214+4
 3019 003c 5B6A     	 ldr r3,[r3,#36]
 3020 003e DBB2     	 uxtb r3,r3
 849:../Libraries/XMCLib/src/xmc4_scu.c ****                                     SCU_CLK_WDTCLKCR_WDTDIV_Pos) + 1UL)));
 3021              	 .loc 3 849 0
 3022 0040 0133     	 adds r3,r3,#1
 848:../Libraries/XMCLib/src/xmc4_scu.c ****                                     SCU_CLK_WDTCLKCR_WDTDIV_Pos) + 1UL)));
 3023              	 .loc 3 848 0
 3024 0042 7A68     	 ldr r2,[r7,#4]
 3025 0044 B2FBF3F3 	 udiv r3,r2,r3
 850:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3026              	 .loc 3 850 0
 3027 0048 1846     	 mov r0,r3
 3028 004a 0837     	 adds r7,r7,#8
 3029              	.LCFI278:
 3030              	 .cfi_def_cfa_offset 8
 3031 004c BD46     	 mov sp,r7
 3032              	.LCFI279:
 3033              	 .cfi_def_cfa_register 13
 3034              	 
 3035 004e 80BD     	 pop {r7,pc}
 3036              	.L215:
 3037              	 .align 2
 3038              	.L214:
 3039 0050 00366E01 	 .word 24000000
 3040 0054 00460050 	 .word 1342195200
 3041              	 .cfi_endproc
 3042              	.LFE218:
 3044              	 .section .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency,"ax",%progbits
 3045              	 .align 2
 3046              	 .global XMC_SCU_CLOCK_GetExternalOutputClockFrequency
 3047              	 .thumb
 3048              	 .thumb_func
 3050              	XMC_SCU_CLOCK_GetExternalOutputClockFrequency:
 3051              	.LFB219:
 851:../Libraries/XMCLib/src/xmc4_scu.c **** 
 852:../Libraries/XMCLib/src/xmc4_scu.c **** /**
 853:../Libraries/XMCLib/src/xmc4_scu.c ****  * @brief API to retrieve EXTERNAL-OUT clock frequency
 854:../Libraries/XMCLib/src/xmc4_scu.c ****  * @retval Clock frequency
 855:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 856:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetExternalOutputClockFrequency(void)
 857:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3052              	 .loc 3 857 0
 3053              	 .cfi_startproc
 3054              	 
 3055              	 
 3056 0000 80B5     	 push {r7,lr}
 3057              	.LCFI280:
 3058              	 .cfi_def_cfa_offset 8
 3059              	 .cfi_offset 7,-8
 3060              	 .cfi_offset 14,-4
 3061 0002 82B0     	 sub sp,sp,#8
 3062              	.LCFI281:
 3063              	 .cfi_def_cfa_offset 16
 3064 0004 00AF     	 add r7,sp,#0
 3065              	.LCFI282:
 3066              	 .cfi_def_cfa_register 7
 858:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 3067              	 .loc 3 858 0
 3068 0006 0023     	 movs r3,#0
 3069 0008 7B60     	 str r3,[r7,#4]
 859:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_t clksrc;
 860:../Libraries/XMCLib/src/xmc4_scu.c **** 
 861:../Libraries/XMCLib/src/xmc4_scu.c ****   clksrc = XMC_SCU_CLOCK_GetExternalOutputClockSource();
 3070              	 .loc 3 861 0
 3071 000a FFF7FEFF 	 bl XMC_SCU_CLOCK_GetExternalOutputClockSource
 3072 000e 0346     	 mov r3,r0
 3073 0010 FB70     	 strb r3,[r7,#3]
 862:../Libraries/XMCLib/src/xmc4_scu.c **** 
 863:../Libraries/XMCLib/src/xmc4_scu.c ****   if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL)
 3074              	 .loc 3 863 0
 3075 0012 FB78     	 ldrb r3,[r7,#3]
 3076 0014 032B     	 cmp r3,#3
 3077 0016 0DD1     	 bne .L217
 864:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 865:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 3078              	 .loc 3 865 0
 3079 0018 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetSystemPllClockFrequency
 3080 001c 7860     	 str r0,[r7,#4]
 866:../Libraries/XMCLib/src/xmc4_scu.c ****     
 867:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 3081              	 .loc 3 867 0
 3082 001e 134B     	 ldr r3,.L221
 3083 0020 9A6A     	 ldr r2,[r3,#40]
 3084 0022 134B     	 ldr r3,.L221+4
 3085 0024 1340     	 ands r3,r3,r2
 3086 0026 1B0C     	 lsrs r3,r3,#16
 868:../Libraries/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 3087              	 .loc 3 868 0
 3088 0028 0133     	 adds r3,r3,#1
 867:../Libraries/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 3089              	 .loc 3 867 0
 3090 002a 7A68     	 ldr r2,[r7,#4]
 3091 002c B2FBF3F3 	 udiv r3,r2,r3
 3092 0030 7B60     	 str r3,[r7,#4]
 3093 0032 16E0     	 b .L218
 3094              	.L217:
 869:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 870:../Libraries/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS)
 3095              	 .loc 3 870 0
 3096 0034 FB78     	 ldrb r3,[r7,#3]
 3097 0036 002B     	 cmp r3,#0
 3098 0038 03D1     	 bne .L219
 871:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 872:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemClockFrequency();
 3099              	 .loc 3 872 0
 3100 003a FFF7FEFF 	 bl XMC_SCU_CLOCK_GetSystemClockFrequency
 3101 003e 7860     	 str r0,[r7,#4]
 3102 0040 0FE0     	 b .L218
 3103              	.L219:
 873:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 874:../Libraries/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_USB)
 3104              	 .loc 3 874 0
 3105 0042 FB78     	 ldrb r3,[r7,#3]
 3106 0044 022B     	 cmp r3,#2
 3107 0046 0CD1     	 bne .L218
 875:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 876:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 3108              	 .loc 3 876 0
 3109 0048 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetUsbPllClockFrequency
 3110 004c 7860     	 str r0,[r7,#4]
 877:../Libraries/XMCLib/src/xmc4_scu.c ****     
 878:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 3111              	 .loc 3 878 0
 3112 004e 074B     	 ldr r3,.L221
 3113 0050 9A6A     	 ldr r2,[r3,#40]
 3114 0052 074B     	 ldr r3,.L221+4
 3115 0054 1340     	 ands r3,r3,r2
 3116 0056 1B0C     	 lsrs r3,r3,#16
 879:../Libraries/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 3117              	 .loc 3 879 0
 3118 0058 0133     	 adds r3,r3,#1
 878:../Libraries/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 3119              	 .loc 3 878 0
 3120 005a 7A68     	 ldr r2,[r7,#4]
 3121 005c B2FBF3F3 	 udiv r3,r2,r3
 3122 0060 7B60     	 str r3,[r7,#4]
 3123              	.L218:
 880:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 881:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 882:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 883:../Libraries/XMCLib/src/xmc4_scu.c **** 
 884:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 885:../Libraries/XMCLib/src/xmc4_scu.c **** 
 886:../Libraries/XMCLib/src/xmc4_scu.c ****   return (frequency);
 3124              	 .loc 3 886 0
 3125 0062 7B68     	 ldr r3,[r7,#4]
 887:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3126              	 .loc 3 887 0
 3127 0064 1846     	 mov r0,r3
 3128 0066 0837     	 adds r7,r7,#8
 3129              	.LCFI283:
 3130              	 .cfi_def_cfa_offset 8
 3131 0068 BD46     	 mov sp,r7
 3132              	.LCFI284:
 3133              	 .cfi_def_cfa_register 13
 3134              	 
 3135 006a 80BD     	 pop {r7,pc}
 3136              	.L222:
 3137              	 .align 2
 3138              	.L221:
 3139 006c 00460050 	 .word 1342195200
 3140 0070 0000FF01 	 .word 33488896
 3141              	 .cfi_endproc
 3142              	.LFE219:
 3144              	 .section .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency,"ax",%progbits
 3145              	 .align 2
 3146              	 .global XMC_SCU_CLOCK_GetPeripheralClockFrequency
 3147              	 .thumb
 3148              	 .thumb_func
 3150              	XMC_SCU_CLOCK_GetPeripheralClockFrequency:
 3151              	.LFB220:
 888:../Libraries/XMCLib/src/xmc4_scu.c **** 
 889:../Libraries/XMCLib/src/xmc4_scu.c **** /*
 890:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional c
 891:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 892:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
 893:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3152              	 .loc 3 893 0
 3153              	 .cfi_startproc
 3154              	 
 3155              	 
 3156 0000 80B5     	 push {r7,lr}
 3157              	.LCFI285:
 3158              	 .cfi_def_cfa_offset 8
 3159              	 .cfi_offset 7,-8
 3160              	 .cfi_offset 14,-4
 3161 0002 00AF     	 add r7,sp,#0
 3162              	.LCFI286:
 3163              	 .cfi_def_cfa_register 7
 894:../Libraries/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 3164              	 .loc 3 894 0
 3165 0004 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetCpuClockFrequency
 3166 0008 0246     	 mov r2,r0
 895:../Libraries/XMCLib/src/xmc4_scu.c ****          ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
 3167              	 .loc 3 895 0
 3168 000a 044B     	 ldr r3,.L225
 3169 000c 5B69     	 ldr r3,[r3,#20]
 894:../Libraries/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 3170              	 .loc 3 894 0
 3171 000e 03F00103 	 and r3,r3,#1
 3172 0012 22FA03F3 	 lsr r3,r2,r3
 896:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3173              	 .loc 3 896 0
 3174 0016 1846     	 mov r0,r3
 3175 0018 80BD     	 pop {r7,pc}
 3176              	.L226:
 3177 001a 00BF     	 .align 2
 3178              	.L225:
 3179 001c 00460050 	 .word 1342195200
 3180              	 .cfi_endproc
 3181              	.LFE220:
 3183              	 .section .text.XMC_SCU_CLOCK_SetSystemClockSource,"ax",%progbits
 3184              	 .align 2
 3185              	 .global XMC_SCU_CLOCK_SetSystemClockSource
 3186              	 .thumb
 3187              	 .thumb_func
 3189              	XMC_SCU_CLOCK_SetSystemClockSource:
 3190              	.LFB221:
 897:../Libraries/XMCLib/src/xmc4_scu.c **** 
 898:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to select fSYS */
 899:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
 900:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3191              	 .loc 3 900 0
 3192              	 .cfi_startproc
 3193              	 
 3194              	 
 3195              	 
 3196 0000 80B4     	 push {r7}
 3197              	.LCFI287:
 3198              	 .cfi_def_cfa_offset 4
 3199              	 .cfi_offset 7,-4
 3200 0002 83B0     	 sub sp,sp,#12
 3201              	.LCFI288:
 3202              	 .cfi_def_cfa_offset 16
 3203 0004 00AF     	 add r7,sp,#0
 3204              	.LCFI289:
 3205              	 .cfi_def_cfa_register 7
 3206 0006 7860     	 str r0,[r7,#4]
 901:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 3207              	 .loc 3 901 0
 3208 0008 0649     	 ldr r1,.L228
 3209 000a 064B     	 ldr r3,.L228
 3210 000c DB68     	 ldr r3,[r3,#12]
 3211 000e 23F48032 	 bic r2,r3,#65536
 3212 0012 7B68     	 ldr r3,[r7,#4]
 3213 0014 1343     	 orrs r3,r3,r2
 3214 0016 CB60     	 str r3,[r1,#12]
 902:../Libraries/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 903:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3215              	 .loc 3 903 0
 3216 0018 0C37     	 adds r7,r7,#12
 3217              	.LCFI290:
 3218              	 .cfi_def_cfa_offset 4
 3219 001a BD46     	 mov sp,r7
 3220              	.LCFI291:
 3221              	 .cfi_def_cfa_register 13
 3222              	 
 3223 001c 5DF8047B 	 ldr r7,[sp],#4
 3224              	.LCFI292:
 3225              	 .cfi_restore 7
 3226              	 .cfi_def_cfa_offset 0
 3227 0020 7047     	 bx lr
 3228              	.L229:
 3229 0022 00BF     	 .align 2
 3230              	.L228:
 3231 0024 00460050 	 .word 1342195200
 3232              	 .cfi_endproc
 3233              	.LFE221:
 3235              	 .section .text.XMC_SCU_CLOCK_SetUsbClockSource,"ax",%progbits
 3236              	 .align 2
 3237              	 .global XMC_SCU_CLOCK_SetUsbClockSource
 3238              	 .thumb
 3239              	 .thumb_func
 3241              	XMC_SCU_CLOCK_SetUsbClockSource:
 3242              	.LFB222:
 904:../Libraries/XMCLib/src/xmc4_scu.c **** 
 905:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to select fUSB */
 906:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
 907:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3243              	 .loc 3 907 0
 3244              	 .cfi_startproc
 3245              	 
 3246              	 
 3247              	 
 3248 0000 80B4     	 push {r7}
 3249              	.LCFI293:
 3250              	 .cfi_def_cfa_offset 4
 3251              	 .cfi_offset 7,-4
 3252 0002 83B0     	 sub sp,sp,#12
 3253              	.LCFI294:
 3254              	 .cfi_def_cfa_offset 16
 3255 0004 00AF     	 add r7,sp,#0
 3256              	.LCFI295:
 3257              	 .cfi_def_cfa_register 7
 3258 0006 7860     	 str r0,[r7,#4]
 908:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 3259              	 .loc 3 908 0
 3260 0008 0649     	 ldr r1,.L231
 3261 000a 064B     	 ldr r3,.L231
 3262 000c 9B69     	 ldr r3,[r3,#24]
 3263 000e 23F48032 	 bic r2,r3,#65536
 3264 0012 7B68     	 ldr r3,[r7,#4]
 3265 0014 1343     	 orrs r3,r3,r2
 3266 0016 8B61     	 str r3,[r1,#24]
 909:../Libraries/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 910:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3267              	 .loc 3 910 0
 3268 0018 0C37     	 adds r7,r7,#12
 3269              	.LCFI296:
 3270              	 .cfi_def_cfa_offset 4
 3271 001a BD46     	 mov sp,r7
 3272              	.LCFI297:
 3273              	 .cfi_def_cfa_register 13
 3274              	 
 3275 001c 5DF8047B 	 ldr r7,[sp],#4
 3276              	.LCFI298:
 3277              	 .cfi_restore 7
 3278              	 .cfi_def_cfa_offset 0
 3279 0020 7047     	 bx lr
 3280              	.L232:
 3281 0022 00BF     	 .align 2
 3282              	.L231:
 3283 0024 00460050 	 .word 1342195200
 3284              	 .cfi_endproc
 3285              	.LFE222:
 3287              	 .section .text.XMC_SCU_CLOCK_SetWdtClockSource,"ax",%progbits
 3288              	 .align 2
 3289              	 .global XMC_SCU_CLOCK_SetWdtClockSource
 3290              	 .thumb
 3291              	 .thumb_func
 3293              	XMC_SCU_CLOCK_SetWdtClockSource:
 3294              	.LFB223:
 911:../Libraries/XMCLib/src/xmc4_scu.c **** 
 912:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to select fWDT */
 913:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
 914:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3295              	 .loc 3 914 0
 3296              	 .cfi_startproc
 3297              	 
 3298              	 
 3299              	 
 3300 0000 80B4     	 push {r7}
 3301              	.LCFI299:
 3302              	 .cfi_def_cfa_offset 4
 3303              	 .cfi_offset 7,-4
 3304 0002 83B0     	 sub sp,sp,#12
 3305              	.LCFI300:
 3306              	 .cfi_def_cfa_offset 16
 3307 0004 00AF     	 add r7,sp,#0
 3308              	.LCFI301:
 3309              	 .cfi_def_cfa_register 7
 3310 0006 7860     	 str r0,[r7,#4]
 915:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 3311              	 .loc 3 915 0
 3312 0008 0649     	 ldr r1,.L234
 3313 000a 064B     	 ldr r3,.L234
 3314 000c 5B6A     	 ldr r3,[r3,#36]
 3315 000e 23F44032 	 bic r2,r3,#196608
 3316 0012 7B68     	 ldr r3,[r7,#4]
 3317 0014 1343     	 orrs r3,r3,r2
 3318 0016 4B62     	 str r3,[r1,#36]
 916:../Libraries/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 917:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3319              	 .loc 3 917 0
 3320 0018 0C37     	 adds r7,r7,#12
 3321              	.LCFI302:
 3322              	 .cfi_def_cfa_offset 4
 3323 001a BD46     	 mov sp,r7
 3324              	.LCFI303:
 3325              	 .cfi_def_cfa_register 13
 3326              	 
 3327 001c 5DF8047B 	 ldr r7,[sp],#4
 3328              	.LCFI304:
 3329              	 .cfi_restore 7
 3330              	 .cfi_def_cfa_offset 0
 3331 0020 7047     	 bx lr
 3332              	.L235:
 3333 0022 00BF     	 .align 2
 3334              	.L234:
 3335 0024 00460050 	 .word 1342195200
 3336              	 .cfi_endproc
 3337              	.LFE223:
 3339              	 .section .text.XMC_SCU_CLOCK_SetExternalOutputClockSource,"ax",%progbits
 3340              	 .align 2
 3341              	 .global XMC_SCU_CLOCK_SetExternalOutputClockSource
 3342              	 .thumb
 3343              	 .thumb_func
 3345              	XMC_SCU_CLOCK_SetExternalOutputClockSource:
 3346              	.LFB224:
 918:../Libraries/XMCLib/src/xmc4_scu.c **** 
 919:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to select fEXT */
 920:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetExternalOutputClockSource(const XMC_SCU_CLOCK_EXTOUTCLKSRC_t source)
 921:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3347              	 .loc 3 921 0
 3348              	 .cfi_startproc
 3349              	 
 3350              	 
 3351              	 
 3352 0000 80B4     	 push {r7}
 3353              	.LCFI305:
 3354              	 .cfi_def_cfa_offset 4
 3355              	 .cfi_offset 7,-4
 3356 0002 83B0     	 sub sp,sp,#12
 3357              	.LCFI306:
 3358              	 .cfi_def_cfa_offset 16
 3359 0004 00AF     	 add r7,sp,#0
 3360              	.LCFI307:
 3361              	 .cfi_def_cfa_register 7
 3362 0006 0346     	 mov r3,r0
 3363 0008 FB71     	 strb r3,[r7,#7]
 922:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKSEL_Msk)) |
 3364              	 .loc 3 922 0
 3365 000a 0649     	 ldr r1,.L237
 3366 000c 054B     	 ldr r3,.L237
 3367 000e 9B6A     	 ldr r3,[r3,#40]
 3368 0010 23F00302 	 bic r2,r3,#3
 923:../Libraries/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 3369              	 .loc 3 923 0
 3370 0014 FB79     	 ldrb r3,[r7,#7]
 922:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKSEL_Msk)) |
 3371              	 .loc 3 922 0
 3372 0016 1343     	 orrs r3,r3,r2
 3373 0018 8B62     	 str r3,[r1,#40]
 924:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3374              	 .loc 3 924 0
 3375 001a 0C37     	 adds r7,r7,#12
 3376              	.LCFI308:
 3377              	 .cfi_def_cfa_offset 4
 3378 001c BD46     	 mov sp,r7
 3379              	.LCFI309:
 3380              	 .cfi_def_cfa_register 13
 3381              	 
 3382 001e 5DF8047B 	 ldr r7,[sp],#4
 3383              	.LCFI310:
 3384              	 .cfi_restore 7
 3385              	 .cfi_def_cfa_offset 0
 3386 0022 7047     	 bx lr
 3387              	.L238:
 3388              	 .align 2
 3389              	.L237:
 3390 0024 00460050 	 .word 1342195200
 3391              	 .cfi_endproc
 3392              	.LFE224:
 3394              	 .section .text.XMC_SCU_CLOCK_SetSystemPllClockSource,"ax",%progbits
 3395              	 .align 2
 3396              	 .global XMC_SCU_CLOCK_SetSystemPllClockSource
 3397              	 .thumb
 3398              	 .thumb_func
 3400              	XMC_SCU_CLOCK_SetSystemPllClockSource:
 3401              	.LFB225:
 925:../Libraries/XMCLib/src/xmc4_scu.c **** 
 926:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to select fPLL */
 927:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
 928:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3402              	 .loc 3 928 0
 3403              	 .cfi_startproc
 3404              	 
 3405              	 
 3406              	 
 3407 0000 80B4     	 push {r7}
 3408              	.LCFI311:
 3409              	 .cfi_def_cfa_offset 4
 3410              	 .cfi_offset 7,-4
 3411 0002 83B0     	 sub sp,sp,#12
 3412              	.LCFI312:
 3413              	 .cfi_def_cfa_offset 16
 3414 0004 00AF     	 add r7,sp,#0
 3415              	.LCFI313:
 3416              	 .cfi_def_cfa_register 7
 3417 0006 0346     	 mov r3,r0
 3418 0008 FB80     	 strh r3,[r7,#6]
 929:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Check input clock */
 930:../Libraries/XMCLib/src/xmc4_scu.c ****   if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 3419              	 .loc 3 930 0
 3420 000a FB88     	 ldrh r3,[r7,#6]
 3421 000c 002B     	 cmp r3,#0
 3422 000e 08D1     	 bne .L240
 931:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 932:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 3423              	 .loc 3 932 0
 3424 0010 0A4A     	 ldr r2,.L242
 3425 0012 0A4B     	 ldr r3,.L242
 3426 0014 DB68     	 ldr r3,[r3,#12]
 3427 0016 23F48073 	 bic r3,r3,#256
 3428 001a 23F00103 	 bic r3,r3,#1
 3429 001e D360     	 str r3,[r2,#12]
 3430 0020 07E0     	 b .L239
 3431              	.L240:
 933:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 934:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 935:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 936:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 3432              	 .loc 3 936 0
 3433 0022 064A     	 ldr r2,.L242
 3434 0024 054B     	 ldr r3,.L242
 3435 0026 DB68     	 ldr r3,[r3,#12]
 3436 0028 43F48073 	 orr r3,r3,#256
 3437 002c 43F00103 	 orr r3,r3,#1
 3438 0030 D360     	 str r3,[r2,#12]
 3439              	.L239:
 937:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 938:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3440              	 .loc 3 938 0
 3441 0032 0C37     	 adds r7,r7,#12
 3442              	.LCFI314:
 3443              	 .cfi_def_cfa_offset 4
 3444 0034 BD46     	 mov sp,r7
 3445              	.LCFI315:
 3446              	 .cfi_def_cfa_register 13
 3447              	 
 3448 0036 5DF8047B 	 ldr r7,[sp],#4
 3449              	.LCFI316:
 3450              	 .cfi_restore 7
 3451              	 .cfi_def_cfa_offset 0
 3452 003a 7047     	 bx lr
 3453              	.L243:
 3454              	 .align 2
 3455              	.L242:
 3456 003c 10470050 	 .word 1342195472
 3457              	 .cfi_endproc
 3458              	.LFE225:
 3460              	 .section .text.XMC_SCU_HIB_SetRtcClockSource,"ax",%progbits
 3461              	 .align 2
 3462              	 .global XMC_SCU_HIB_SetRtcClockSource
 3463              	 .thumb
 3464              	 .thumb_func
 3466              	XMC_SCU_HIB_SetRtcClockSource:
 3467              	.LFB226:
 939:../Libraries/XMCLib/src/xmc4_scu.c **** 
 940:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to select fRTC */
 941:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
 942:../Libraries/XMCLib/src/xmc4_scu.c **** { 
 3468              	 .loc 3 942 0
 3469              	 .cfi_startproc
 3470              	 
 3471              	 
 3472              	 
 3473 0000 80B4     	 push {r7}
 3474              	.LCFI317:
 3475              	 .cfi_def_cfa_offset 4
 3476              	 .cfi_offset 7,-4
 3477 0002 83B0     	 sub sp,sp,#12
 3478              	.LCFI318:
 3479              	 .cfi_def_cfa_offset 16
 3480 0004 00AF     	 add r7,sp,#0
 3481              	.LCFI319:
 3482              	 .cfi_def_cfa_register 7
 3483 0006 0346     	 mov r3,r0
 3484 0008 FB71     	 strb r3,[r7,#7]
 943:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Wait until the update of HDCR register in hibernate domain is completed */
 944:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3485              	 .loc 3 944 0
 3486 000a 00BF     	 nop
 3487              	.L245:
 3488              	 .loc 3 944 0 is_stmt 0 discriminator 1
 3489 000c 094B     	 ldr r3,.L246
 3490 000e D3F8C430 	 ldr r3,[r3,#196]
 3491 0012 03F00803 	 and r3,r3,#8
 3492 0016 002B     	 cmp r3,#0
 3493 0018 F8D1     	 bne .L245
 945:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 946:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 947:../Libraries/XMCLib/src/xmc4_scu.c **** 
 948:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 3494              	 .loc 3 948 0 is_stmt 1
 3495 001a 0749     	 ldr r1,.L246+4
 3496 001c 064B     	 ldr r3,.L246+4
 3497 001e DB68     	 ldr r3,[r3,#12]
 3498 0020 23F04002 	 bic r2,r3,#64
 949:../Libraries/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3499              	 .loc 3 949 0
 3500 0024 FB79     	 ldrb r3,[r7,#7]
 948:../Libraries/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3501              	 .loc 3 948 0
 3502 0026 1343     	 orrs r3,r3,r2
 3503 0028 CB60     	 str r3,[r1,#12]
 950:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3504              	 .loc 3 950 0
 3505 002a 0C37     	 adds r7,r7,#12
 3506              	.LCFI320:
 3507              	 .cfi_def_cfa_offset 4
 3508 002c BD46     	 mov sp,r7
 3509              	.LCFI321:
 3510              	 .cfi_def_cfa_register 13
 3511              	 
 3512 002e 5DF8047B 	 ldr r7,[sp],#4
 3513              	.LCFI322:
 3514              	 .cfi_restore 7
 3515              	 .cfi_def_cfa_offset 0
 3516 0032 7047     	 bx lr
 3517              	.L247:
 3518              	 .align 2
 3519              	.L246:
 3520 0034 00400050 	 .word 1342193664
 3521 0038 00430050 	 .word 1342194432
 3522              	 .cfi_endproc
 3523              	.LFE226:
 3525              	 .section .text.XMC_SCU_HIB_SetStandbyClockSource,"ax",%progbits
 3526              	 .align 2
 3527              	 .global XMC_SCU_HIB_SetStandbyClockSource
 3528              	 .thumb
 3529              	 .thumb_func
 3531              	XMC_SCU_HIB_SetStandbyClockSource:
 3532              	.LFB227:
 951:../Libraries/XMCLib/src/xmc4_scu.c **** 
 952:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to select fSTDBY */
 953:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
 954:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3533              	 .loc 3 954 0
 3534              	 .cfi_startproc
 3535              	 
 3536              	 
 3537              	 
 3538 0000 80B4     	 push {r7}
 3539              	.LCFI323:
 3540              	 .cfi_def_cfa_offset 4
 3541              	 .cfi_offset 7,-4
 3542 0002 83B0     	 sub sp,sp,#12
 3543              	.LCFI324:
 3544              	 .cfi_def_cfa_offset 16
 3545 0004 00AF     	 add r7,sp,#0
 3546              	.LCFI325:
 3547              	 .cfi_def_cfa_register 7
 3548 0006 0346     	 mov r3,r0
 3549 0008 FB71     	 strb r3,[r7,#7]
 955:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3550              	 .loc 3 955 0
 3551 000a 00BF     	 nop
 3552              	.L249:
 3553              	 .loc 3 955 0 is_stmt 0 discriminator 1
 3554 000c 094B     	 ldr r3,.L250
 3555 000e D3F8C430 	 ldr r3,[r3,#196]
 3556 0012 03F00803 	 and r3,r3,#8
 3557 0016 002B     	 cmp r3,#0
 3558 0018 F8D1     	 bne .L249
 956:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 957:../Libraries/XMCLib/src/xmc4_scu.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 958:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 959:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 3559              	 .loc 3 959 0 is_stmt 1
 3560 001a 0749     	 ldr r1,.L250+4
 3561 001c 064B     	 ldr r3,.L250+4
 3562 001e DB68     	 ldr r3,[r3,#12]
 3563 0020 23F08002 	 bic r2,r3,#128
 960:../Libraries/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3564              	 .loc 3 960 0
 3565 0024 FB79     	 ldrb r3,[r7,#7]
 959:../Libraries/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3566              	 .loc 3 959 0
 3567 0026 1343     	 orrs r3,r3,r2
 3568 0028 CB60     	 str r3,[r1,#12]
 961:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3569              	 .loc 3 961 0
 3570 002a 0C37     	 adds r7,r7,#12
 3571              	.LCFI326:
 3572              	 .cfi_def_cfa_offset 4
 3573 002c BD46     	 mov sp,r7
 3574              	.LCFI327:
 3575              	 .cfi_def_cfa_register 13
 3576              	 
 3577 002e 5DF8047B 	 ldr r7,[sp],#4
 3578              	.LCFI328:
 3579              	 .cfi_restore 7
 3580              	 .cfi_def_cfa_offset 0
 3581 0032 7047     	 bx lr
 3582              	.L251:
 3583              	 .align 2
 3584              	.L250:
 3585 0034 00400050 	 .word 1342193664
 3586 0038 00430050 	 .word 1342194432
 3587              	 .cfi_endproc
 3588              	.LFE227:
 3590              	 .section .text.XMC_SCU_CLOCK_SetSystemClockDivider,"ax",%progbits
 3591              	 .align 2
 3592              	 .global XMC_SCU_CLOCK_SetSystemClockDivider
 3593              	 .thumb
 3594              	 .thumb_func
 3596              	XMC_SCU_CLOCK_SetSystemClockDivider:
 3597              	.LFB228:
 962:../Libraries/XMCLib/src/xmc4_scu.c **** 
 963:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fsys and its parent */
 964:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
 965:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3598              	 .loc 3 965 0
 3599              	 .cfi_startproc
 3600              	 
 3601              	 
 3602              	 
 3603 0000 80B4     	 push {r7}
 3604              	.LCFI329:
 3605              	 .cfi_def_cfa_offset 4
 3606              	 .cfi_offset 7,-4
 3607 0002 83B0     	 sub sp,sp,#12
 3608              	.LCFI330:
 3609              	 .cfi_def_cfa_offset 16
 3610 0004 00AF     	 add r7,sp,#0
 3611              	.LCFI331:
 3612              	 .cfi_def_cfa_register 7
 3613 0006 7860     	 str r0,[r7,#4]
 966:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
 967:../Libraries/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );
 968:../Libraries/XMCLib/src/xmc4_scu.c **** 
 969:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 3614              	 .loc 3 969 0
 3615 0008 0649     	 ldr r1,.L253
 3616 000a 064B     	 ldr r3,.L253
 3617 000c DB68     	 ldr r3,[r3,#12]
 3618 000e 23F0FF02 	 bic r2,r3,#255
 970:../Libraries/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 3619              	 .loc 3 970 0
 3620 0012 7B68     	 ldr r3,[r7,#4]
 3621 0014 013B     	 subs r3,r3,#1
 969:../Libraries/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 3622              	 .loc 3 969 0
 3623 0016 1343     	 orrs r3,r3,r2
 3624 0018 CB60     	 str r3,[r1,#12]
 971:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3625              	 .loc 3 971 0
 3626 001a 0C37     	 adds r7,r7,#12
 3627              	.LCFI332:
 3628              	 .cfi_def_cfa_offset 4
 3629 001c BD46     	 mov sp,r7
 3630              	.LCFI333:
 3631              	 .cfi_def_cfa_register 13
 3632              	 
 3633 001e 5DF8047B 	 ldr r7,[sp],#4
 3634              	.LCFI334:
 3635              	 .cfi_restore 7
 3636              	 .cfi_def_cfa_offset 0
 3637 0022 7047     	 bx lr
 3638              	.L254:
 3639              	 .align 2
 3640              	.L253:
 3641 0024 00460050 	 .word 1342195200
 3642              	 .cfi_endproc
 3643              	.LFE228:
 3645              	 .section .text.XMC_SCU_CLOCK_SetCcuClockDivider,"ax",%progbits
 3646              	 .align 2
 3647              	 .global XMC_SCU_CLOCK_SetCcuClockDivider
 3648              	 .thumb
 3649              	 .thumb_func
 3651              	XMC_SCU_CLOCK_SetCcuClockDivider:
 3652              	.LFB229:
 972:../Libraries/XMCLib/src/xmc4_scu.c **** 
 973:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fccu and its parent */
 974:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
 975:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3653              	 .loc 3 975 0
 3654              	 .cfi_startproc
 3655              	 
 3656              	 
 3657              	 
 3658 0000 80B4     	 push {r7}
 3659              	.LCFI335:
 3660              	 .cfi_def_cfa_offset 4
 3661              	 .cfi_offset 7,-4
 3662 0002 83B0     	 sub sp,sp,#12
 3663              	.LCFI336:
 3664              	 .cfi_def_cfa_offset 16
 3665 0004 00AF     	 add r7,sp,#0
 3666              	.LCFI337:
 3667              	 .cfi_def_cfa_register 7
 3668 0006 7860     	 str r0,[r7,#4]
 976:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );
 977:../Libraries/XMCLib/src/xmc4_scu.c **** 
 978:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 3669              	 .loc 3 978 0
 3670 0008 0649     	 ldr r1,.L256
 3671 000a 064B     	 ldr r3,.L256
 3672 000c 1B6A     	 ldr r3,[r3,#32]
 3673 000e 23F00102 	 bic r2,r3,#1
 979:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 3674              	 .loc 3 979 0
 3675 0012 7B68     	 ldr r3,[r7,#4]
 3676 0014 013B     	 subs r3,r3,#1
 978:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 3677              	 .loc 3 978 0
 3678 0016 1343     	 orrs r3,r3,r2
 3679 0018 0B62     	 str r3,[r1,#32]
 980:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3680              	 .loc 3 980 0
 3681 001a 0C37     	 adds r7,r7,#12
 3682              	.LCFI338:
 3683              	 .cfi_def_cfa_offset 4
 3684 001c BD46     	 mov sp,r7
 3685              	.LCFI339:
 3686              	 .cfi_def_cfa_register 13
 3687              	 
 3688 001e 5DF8047B 	 ldr r7,[sp],#4
 3689              	.LCFI340:
 3690              	 .cfi_restore 7
 3691              	 .cfi_def_cfa_offset 0
 3692 0022 7047     	 bx lr
 3693              	.L257:
 3694              	 .align 2
 3695              	.L256:
 3696 0024 00460050 	 .word 1342195200
 3697              	 .cfi_endproc
 3698              	.LFE229:
 3700              	 .section .text.XMC_SCU_CLOCK_SetCpuClockDivider,"ax",%progbits
 3701              	 .align 2
 3702              	 .global XMC_SCU_CLOCK_SetCpuClockDivider
 3703              	 .thumb
 3704              	 .thumb_func
 3706              	XMC_SCU_CLOCK_SetCpuClockDivider:
 3707              	.LFB230:
 981:../Libraries/XMCLib/src/xmc4_scu.c **** 
 982:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fcpu and its parent */
 983:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
 984:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3708              	 .loc 3 984 0
 3709              	 .cfi_startproc
 3710              	 
 3711              	 
 3712              	 
 3713 0000 80B4     	 push {r7}
 3714              	.LCFI341:
 3715              	 .cfi_def_cfa_offset 4
 3716              	 .cfi_offset 7,-4
 3717 0002 83B0     	 sub sp,sp,#12
 3718              	.LCFI342:
 3719              	 .cfi_def_cfa_offset 16
 3720 0004 00AF     	 add r7,sp,#0
 3721              	.LCFI343:
 3722              	 .cfi_def_cfa_register 7
 3723 0006 7860     	 str r0,[r7,#4]
 985:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );
 986:../Libraries/XMCLib/src/xmc4_scu.c **** 
 987:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 3724              	 .loc 3 987 0
 3725 0008 0649     	 ldr r1,.L259
 3726 000a 064B     	 ldr r3,.L259
 3727 000c 1B69     	 ldr r3,[r3,#16]
 3728 000e 23F00102 	 bic r2,r3,#1
 988:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 3729              	 .loc 3 988 0
 3730 0012 7B68     	 ldr r3,[r7,#4]
 3731 0014 013B     	 subs r3,r3,#1
 987:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 3732              	 .loc 3 987 0
 3733 0016 1343     	 orrs r3,r3,r2
 3734 0018 0B61     	 str r3,[r1,#16]
 989:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3735              	 .loc 3 989 0
 3736 001a 0C37     	 adds r7,r7,#12
 3737              	.LCFI344:
 3738              	 .cfi_def_cfa_offset 4
 3739 001c BD46     	 mov sp,r7
 3740              	.LCFI345:
 3741              	 .cfi_def_cfa_register 13
 3742              	 
 3743 001e 5DF8047B 	 ldr r7,[sp],#4
 3744              	.LCFI346:
 3745              	 .cfi_restore 7
 3746              	 .cfi_def_cfa_offset 0
 3747 0022 7047     	 bx lr
 3748              	.L260:
 3749              	 .align 2
 3750              	.L259:
 3751 0024 00460050 	 .word 1342195200
 3752              	 .cfi_endproc
 3753              	.LFE230:
 3755              	 .section .text.XMC_SCU_CLOCK_SetPeripheralClockDivider,"ax",%progbits
 3756              	 .align 2
 3757              	 .global XMC_SCU_CLOCK_SetPeripheralClockDivider
 3758              	 .thumb
 3759              	 .thumb_func
 3761              	XMC_SCU_CLOCK_SetPeripheralClockDivider:
 3762              	.LFB231:
 990:../Libraries/XMCLib/src/xmc4_scu.c **** 
 991:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fperiph and its parent */
 992:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
 993:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3763              	 .loc 3 993 0
 3764              	 .cfi_startproc
 3765              	 
 3766              	 
 3767              	 
 3768 0000 80B4     	 push {r7}
 3769              	.LCFI347:
 3770              	 .cfi_def_cfa_offset 4
 3771              	 .cfi_offset 7,-4
 3772 0002 83B0     	 sub sp,sp,#12
 3773              	.LCFI348:
 3774              	 .cfi_def_cfa_offset 16
 3775 0004 00AF     	 add r7,sp,#0
 3776              	.LCFI349:
 3777              	 .cfi_def_cfa_register 7
 3778 0006 7860     	 str r0,[r7,#4]
 994:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) 
 995:../Libraries/XMCLib/src/xmc4_scu.c **** 
 996:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 3779              	 .loc 3 996 0
 3780 0008 0649     	 ldr r1,.L262
 3781 000a 064B     	 ldr r3,.L262
 3782 000c 5B69     	 ldr r3,[r3,#20]
 3783 000e 23F00102 	 bic r2,r3,#1
 997:../Libraries/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 3784              	 .loc 3 997 0
 3785 0012 7B68     	 ldr r3,[r7,#4]
 3786 0014 013B     	 subs r3,r3,#1
 996:../Libraries/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 3787              	 .loc 3 996 0
 3788 0016 1343     	 orrs r3,r3,r2
 3789 0018 4B61     	 str r3,[r1,#20]
 998:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3790              	 .loc 3 998 0
 3791 001a 0C37     	 adds r7,r7,#12
 3792              	.LCFI350:
 3793              	 .cfi_def_cfa_offset 4
 3794 001c BD46     	 mov sp,r7
 3795              	.LCFI351:
 3796              	 .cfi_def_cfa_register 13
 3797              	 
 3798 001e 5DF8047B 	 ldr r7,[sp],#4
 3799              	.LCFI352:
 3800              	 .cfi_restore 7
 3801              	 .cfi_def_cfa_offset 0
 3802 0022 7047     	 bx lr
 3803              	.L263:
 3804              	 .align 2
 3805              	.L262:
 3806 0024 00460050 	 .word 1342195200
 3807              	 .cfi_endproc
 3808              	.LFE231:
 3810              	 .section .text.XMC_SCU_CLOCK_SetUsbClockDivider,"ax",%progbits
 3811              	 .align 2
 3812              	 .global XMC_SCU_CLOCK_SetUsbClockDivider
 3813              	 .thumb
 3814              	 .thumb_func
 3816              	XMC_SCU_CLOCK_SetUsbClockDivider:
 3817              	.LFB232:
 999:../Libraries/XMCLib/src/xmc4_scu.c **** 
1000:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fsdmmc and its parent */
1001:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
1002:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3818              	 .loc 3 1002 0
 3819              	 .cfi_startproc
 3820              	 
 3821              	 
 3822              	 
 3823 0000 80B4     	 push {r7}
 3824              	.LCFI353:
 3825              	 .cfi_def_cfa_offset 4
 3826              	 .cfi_offset 7,-4
 3827 0002 83B0     	 sub sp,sp,#12
 3828              	.LCFI354:
 3829              	 .cfi_def_cfa_offset 16
 3830 0004 00AF     	 add r7,sp,#0
 3831              	.LCFI355:
 3832              	 .cfi_def_cfa_register 7
 3833 0006 7860     	 str r0,[r7,#4]
1003:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
1004:../Libraries/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );
1005:../Libraries/XMCLib/src/xmc4_scu.c **** 
1006:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 3834              	 .loc 3 1006 0
 3835 0008 0649     	 ldr r1,.L265
 3836 000a 064B     	 ldr r3,.L265
 3837 000c 9B69     	 ldr r3,[r3,#24]
 3838 000e 23F00702 	 bic r2,r3,#7
1007:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 3839              	 .loc 3 1007 0
 3840 0012 7B68     	 ldr r3,[r7,#4]
 3841 0014 013B     	 subs r3,r3,#1
1006:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 3842              	 .loc 3 1006 0
 3843 0016 1343     	 orrs r3,r3,r2
 3844 0018 8B61     	 str r3,[r1,#24]
1008:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3845              	 .loc 3 1008 0
 3846 001a 0C37     	 adds r7,r7,#12
 3847              	.LCFI356:
 3848              	 .cfi_def_cfa_offset 4
 3849 001c BD46     	 mov sp,r7
 3850              	.LCFI357:
 3851              	 .cfi_def_cfa_register 13
 3852              	 
 3853 001e 5DF8047B 	 ldr r7,[sp],#4
 3854              	.LCFI358:
 3855              	 .cfi_restore 7
 3856              	 .cfi_def_cfa_offset 0
 3857 0022 7047     	 bx lr
 3858              	.L266:
 3859              	 .align 2
 3860              	.L265:
 3861 0024 00460050 	 .word 1342195200
 3862              	 .cfi_endproc
 3863              	.LFE232:
 3865              	 .section .text.XMC_SCU_CLOCK_SetEbuClockDivider,"ax",%progbits
 3866              	 .align 2
 3867              	 .global XMC_SCU_CLOCK_SetEbuClockDivider
 3868              	 .thumb
 3869              	 .thumb_func
 3871              	XMC_SCU_CLOCK_SetEbuClockDivider:
 3872              	.LFB233:
1009:../Libraries/XMCLib/src/xmc4_scu.c **** 
1010:../Libraries/XMCLib/src/xmc4_scu.c **** #if defined(EBU)
1011:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between febu and its parent */
1012:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
1013:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3873              	 .loc 3 1013 0
 3874              	 .cfi_startproc
 3875              	 
 3876              	 
 3877              	 
 3878 0000 80B4     	 push {r7}
 3879              	.LCFI359:
 3880              	 .cfi_def_cfa_offset 4
 3881              	 .cfi_offset 7,-4
 3882 0002 83B0     	 sub sp,sp,#12
 3883              	.LCFI360:
 3884              	 .cfi_def_cfa_offset 16
 3885 0004 00AF     	 add r7,sp,#0
 3886              	.LCFI361:
 3887              	 .cfi_def_cfa_register 7
 3888 0006 7860     	 str r0,[r7,#4]
1014:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
1015:../Libraries/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );
1016:../Libraries/XMCLib/src/xmc4_scu.c **** 
1017:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 3889              	 .loc 3 1017 0
 3890 0008 0649     	 ldr r1,.L268
 3891 000a 064B     	 ldr r3,.L268
 3892 000c DB69     	 ldr r3,[r3,#28]
 3893 000e 23F03F02 	 bic r2,r3,#63
1018:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 3894              	 .loc 3 1018 0
 3895 0012 7B68     	 ldr r3,[r7,#4]
 3896 0014 013B     	 subs r3,r3,#1
1017:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 3897              	 .loc 3 1017 0
 3898 0016 1343     	 orrs r3,r3,r2
 3899 0018 CB61     	 str r3,[r1,#28]
1019:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3900              	 .loc 3 1019 0
 3901 001a 0C37     	 adds r7,r7,#12
 3902              	.LCFI362:
 3903              	 .cfi_def_cfa_offset 4
 3904 001c BD46     	 mov sp,r7
 3905              	.LCFI363:
 3906              	 .cfi_def_cfa_register 13
 3907              	 
 3908 001e 5DF8047B 	 ldr r7,[sp],#4
 3909              	.LCFI364:
 3910              	 .cfi_restore 7
 3911              	 .cfi_def_cfa_offset 0
 3912 0022 7047     	 bx lr
 3913              	.L269:
 3914              	 .align 2
 3915              	.L268:
 3916 0024 00460050 	 .word 1342195200
 3917              	 .cfi_endproc
 3918              	.LFE233:
 3920              	 .section .text.XMC_SCU_CLOCK_SetWdtClockDivider,"ax",%progbits
 3921              	 .align 2
 3922              	 .global XMC_SCU_CLOCK_SetWdtClockDivider
 3923              	 .thumb
 3924              	 .thumb_func
 3926              	XMC_SCU_CLOCK_SetWdtClockDivider:
 3927              	.LFB234:
1020:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1021:../Libraries/XMCLib/src/xmc4_scu.c **** 
1022:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fwdt and its parent */
1023:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
1024:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3928              	 .loc 3 1024 0
 3929              	 .cfi_startproc
 3930              	 
 3931              	 
 3932              	 
 3933 0000 80B4     	 push {r7}
 3934              	.LCFI365:
 3935              	 .cfi_def_cfa_offset 4
 3936              	 .cfi_offset 7,-4
 3937 0002 83B0     	 sub sp,sp,#12
 3938              	.LCFI366:
 3939              	 .cfi_def_cfa_offset 16
 3940 0004 00AF     	 add r7,sp,#0
 3941              	.LCFI367:
 3942              	 .cfi_def_cfa_register 7
 3943 0006 7860     	 str r0,[r7,#4]
1025:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
1026:../Libraries/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );
1027:../Libraries/XMCLib/src/xmc4_scu.c **** 
1028:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 3944              	 .loc 3 1028 0
 3945 0008 0649     	 ldr r1,.L271
 3946 000a 064B     	 ldr r3,.L271
 3947 000c 5B6A     	 ldr r3,[r3,#36]
 3948 000e 23F0FF02 	 bic r2,r3,#255
1029:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 3949              	 .loc 3 1029 0
 3950 0012 7B68     	 ldr r3,[r7,#4]
 3951 0014 013B     	 subs r3,r3,#1
1028:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 3952              	 .loc 3 1028 0
 3953 0016 1343     	 orrs r3,r3,r2
 3954 0018 4B62     	 str r3,[r1,#36]
1030:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3955              	 .loc 3 1030 0
 3956 001a 0C37     	 adds r7,r7,#12
 3957              	.LCFI368:
 3958              	 .cfi_def_cfa_offset 4
 3959 001c BD46     	 mov sp,r7
 3960              	.LCFI369:
 3961              	 .cfi_def_cfa_register 13
 3962              	 
 3963 001e 5DF8047B 	 ldr r7,[sp],#4
 3964              	.LCFI370:
 3965              	 .cfi_restore 7
 3966              	 .cfi_def_cfa_offset 0
 3967 0022 7047     	 bx lr
 3968              	.L272:
 3969              	 .align 2
 3970              	.L271:
 3971 0024 00460050 	 .word 1342195200
 3972              	 .cfi_endproc
 3973              	.LFE234:
 3975              	 .section .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider,"ax",%progbits
 3976              	 .align 2
 3977              	 .global XMC_SCU_CLOCK_SetExternalOutputClockDivider
 3978              	 .thumb
 3979              	 .thumb_func
 3981              	XMC_SCU_CLOCK_SetExternalOutputClockDivider:
 3982              	.LFB235:
1031:../Libraries/XMCLib/src/xmc4_scu.c **** 
1032:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fext and its parent */
1033:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetExternalOutputClockDivider(const uint32_t divider)
1034:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3983              	 .loc 3 1034 0
 3984              	 .cfi_startproc
 3985              	 
 3986              	 
 3987              	 
 3988 0000 80B4     	 push {r7}
 3989              	.LCFI371:
 3990              	 .cfi_def_cfa_offset 4
 3991              	 .cfi_offset 7,-4
 3992 0002 83B0     	 sub sp,sp,#12
 3993              	.LCFI372:
 3994              	 .cfi_def_cfa_offset 16
 3995 0004 00AF     	 add r7,sp,#0
 3996              	.LCFI373:
 3997              	 .cfi_def_cfa_register 7
 3998 0006 7860     	 str r0,[r7,#4]
1035:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetExternalOutputClockDivider:Wrong clock divider value",
1036:../Libraries/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_EXTCLKCR_ECKDIV_Msk + 1UL) ) );
1037:../Libraries/XMCLib/src/xmc4_scu.c **** 
1038:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKDIV_Msk)) |
 3999              	 .loc 3 1038 0
 4000 0008 0849     	 ldr r1,.L274
 4001 000a 084B     	 ldr r3,.L274
 4002 000c 9B6A     	 ldr r3,[r3,#40]
 4003 000e 23F0FF73 	 bic r3,r3,#33423360
 4004 0012 23F48033 	 bic r3,r3,#65536
1039:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 4005              	 .loc 3 1039 0
 4006 0016 7A68     	 ldr r2,[r7,#4]
 4007 0018 013A     	 subs r2,r2,#1
 4008 001a 1204     	 lsls r2,r2,#16
1038:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 4009              	 .loc 3 1038 0
 4010 001c 1343     	 orrs r3,r3,r2
 4011 001e 8B62     	 str r3,[r1,#40]
1040:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4012              	 .loc 3 1040 0
 4013 0020 0C37     	 adds r7,r7,#12
 4014              	.LCFI374:
 4015              	 .cfi_def_cfa_offset 4
 4016 0022 BD46     	 mov sp,r7
 4017              	.LCFI375:
 4018              	 .cfi_def_cfa_register 13
 4019              	 
 4020 0024 5DF8047B 	 ldr r7,[sp],#4
 4021              	.LCFI376:
 4022              	 .cfi_restore 7
 4023              	 .cfi_def_cfa_offset 0
 4024 0028 7047     	 bx lr
 4025              	.L275:
 4026 002a 00BF     	 .align 2
 4027              	.L274:
 4028 002c 00460050 	 .word 1342195200
 4029              	 .cfi_endproc
 4030              	.LFE235:
 4032              	 .section .text.XMC_SCU_CLOCK_SetECATClockDivider,"ax",%progbits
 4033              	 .align 2
 4034              	 .global XMC_SCU_CLOCK_SetECATClockDivider
 4035              	 .thumb
 4036              	 .thumb_func
 4038              	XMC_SCU_CLOCK_SetECATClockDivider:
 4039              	.LFB236:
1041:../Libraries/XMCLib/src/xmc4_scu.c **** 
1042:../Libraries/XMCLib/src/xmc4_scu.c **** #if defined(ECAT0)
1043:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to configure the ECAT clock by setting the clock divider for the ECAT clock source */
1044:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider)
1045:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4040              	 .loc 3 1045 0
 4041              	 .cfi_startproc
 4042              	 
 4043              	 
 4044              	 
 4045 0000 80B4     	 push {r7}
 4046              	.LCFI377:
 4047              	 .cfi_def_cfa_offset 4
 4048              	 .cfi_offset 7,-4
 4049 0002 83B0     	 sub sp,sp,#12
 4050              	.LCFI378:
 4051              	 .cfi_def_cfa_offset 16
 4052 0004 00AF     	 add r7,sp,#0
 4053              	.LCFI379:
 4054              	 .cfi_def_cfa_register 7
 4055 0006 7860     	 str r0,[r7,#4]
1046:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ~SCU_CLK_ECATCLKCR_ECADIV_Msk) |
 4056              	 .loc 3 1046 0
 4057 0008 0649     	 ldr r1,.L277
 4058 000a 064B     	 ldr r3,.L277
 4059 000c 9B6B     	 ldr r3,[r3,#56]
 4060 000e 23F00302 	 bic r2,r3,#3
1047:../Libraries/XMCLib/src/xmc4_scu.c ****                        (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_ECATCLKCR_ECADIV_Pos);
 4061              	 .loc 3 1047 0
 4062 0012 7B68     	 ldr r3,[r7,#4]
 4063 0014 013B     	 subs r3,r3,#1
1046:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ~SCU_CLK_ECATCLKCR_ECADIV_Msk) |
 4064              	 .loc 3 1046 0
 4065 0016 1343     	 orrs r3,r3,r2
 4066 0018 8B63     	 str r3,[r1,#56]
1048:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4067              	 .loc 3 1048 0
 4068 001a 0C37     	 adds r7,r7,#12
 4069              	.LCFI380:
 4070              	 .cfi_def_cfa_offset 4
 4071 001c BD46     	 mov sp,r7
 4072              	.LCFI381:
 4073              	 .cfi_def_cfa_register 13
 4074              	 
 4075 001e 5DF8047B 	 ldr r7,[sp],#4
 4076              	.LCFI382:
 4077              	 .cfi_restore 7
 4078              	 .cfi_def_cfa_offset 0
 4079 0022 7047     	 bx lr
 4080              	.L278:
 4081              	 .align 2
 4082              	.L277:
 4083 0024 00460050 	 .word 1342195200
 4084              	 .cfi_endproc
 4085              	.LFE236:
 4087              	 .section .text.XMC_SCU_CLOCK_EnableClock,"ax",%progbits
 4088              	 .align 2
 4089              	 .global XMC_SCU_CLOCK_EnableClock
 4090              	 .thumb
 4091              	 .thumb_func
 4093              	XMC_SCU_CLOCK_EnableClock:
 4094              	.LFB237:
1049:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1050:../Libraries/XMCLib/src/xmc4_scu.c **** 
1051:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable a given module clock */
1052:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock)
1053:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4095              	 .loc 3 1053 0
 4096              	 .cfi_startproc
 4097              	 
 4098              	 
 4099              	 
 4100 0000 80B4     	 push {r7}
 4101              	.LCFI383:
 4102              	 .cfi_def_cfa_offset 4
 4103              	 .cfi_offset 7,-4
 4104 0002 83B0     	 sub sp,sp,#12
 4105              	.LCFI384:
 4106              	 .cfi_def_cfa_offset 16
 4107 0004 00AF     	 add r7,sp,#0
 4108              	.LCFI385:
 4109              	 .cfi_def_cfa_register 7
 4110 0006 0346     	 mov r3,r0
 4111 0008 FB71     	 strb r3,[r7,#7]
1054:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CLKSET = ((uint32_t)clock);
 4112              	 .loc 3 1054 0
 4113 000a 044A     	 ldr r2,.L280
 4114 000c FB79     	 ldrb r3,[r7,#7]
 4115 000e 5360     	 str r3,[r2,#4]
1055:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4116              	 .loc 3 1055 0
 4117 0010 0C37     	 adds r7,r7,#12
 4118              	.LCFI386:
 4119              	 .cfi_def_cfa_offset 4
 4120 0012 BD46     	 mov sp,r7
 4121              	.LCFI387:
 4122              	 .cfi_def_cfa_register 13
 4123              	 
 4124 0014 5DF8047B 	 ldr r7,[sp],#4
 4125              	.LCFI388:
 4126              	 .cfi_restore 7
 4127              	 .cfi_def_cfa_offset 0
 4128 0018 7047     	 bx lr
 4129              	.L281:
 4130 001a 00BF     	 .align 2
 4131              	.L280:
 4132 001c 00460050 	 .word 1342195200
 4133              	 .cfi_endproc
 4134              	.LFE237:
 4136              	 .section .text.XMC_SCU_CLOCK_DisableClock,"ax",%progbits
 4137              	 .align 2
 4138              	 .global XMC_SCU_CLOCK_DisableClock
 4139              	 .thumb
 4140              	 .thumb_func
 4142              	XMC_SCU_CLOCK_DisableClock:
 4143              	.LFB238:
1056:../Libraries/XMCLib/src/xmc4_scu.c **** 
1057:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to disable a given module clock */
1058:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableClock(const XMC_SCU_CLOCK_t clock)
1059:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4144              	 .loc 3 1059 0
 4145              	 .cfi_startproc
 4146              	 
 4147              	 
 4148              	 
 4149 0000 80B4     	 push {r7}
 4150              	.LCFI389:
 4151              	 .cfi_def_cfa_offset 4
 4152              	 .cfi_offset 7,-4
 4153 0002 83B0     	 sub sp,sp,#12
 4154              	.LCFI390:
 4155              	 .cfi_def_cfa_offset 16
 4156 0004 00AF     	 add r7,sp,#0
 4157              	.LCFI391:
 4158              	 .cfi_def_cfa_register 7
 4159 0006 0346     	 mov r3,r0
 4160 0008 FB71     	 strb r3,[r7,#7]
1060:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CLKCLR = ((uint32_t)clock);
 4161              	 .loc 3 1060 0
 4162 000a 044A     	 ldr r2,.L283
 4163 000c FB79     	 ldrb r3,[r7,#7]
 4164 000e 9360     	 str r3,[r2,#8]
1061:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4165              	 .loc 3 1061 0
 4166 0010 0C37     	 adds r7,r7,#12
 4167              	.LCFI392:
 4168              	 .cfi_def_cfa_offset 4
 4169 0012 BD46     	 mov sp,r7
 4170              	.LCFI393:
 4171              	 .cfi_def_cfa_register 13
 4172              	 
 4173 0014 5DF8047B 	 ldr r7,[sp],#4
 4174              	.LCFI394:
 4175              	 .cfi_restore 7
 4176              	 .cfi_def_cfa_offset 0
 4177 0018 7047     	 bx lr
 4178              	.L284:
 4179 001a 00BF     	 .align 2
 4180              	.L283:
 4181 001c 00460050 	 .word 1342195200
 4182              	 .cfi_endproc
 4183              	.LFE238:
 4185              	 .section .text.XMC_SCU_CLOCK_IsClockEnabled,"ax",%progbits
 4186              	 .align 2
 4187              	 .global XMC_SCU_CLOCK_IsClockEnabled
 4188              	 .thumb
 4189              	 .thumb_func
 4191              	XMC_SCU_CLOCK_IsClockEnabled:
 4192              	.LFB239:
1062:../Libraries/XMCLib/src/xmc4_scu.c **** 
1063:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to determine if module clock of the given peripheral is enabled */
1064:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsClockEnabled(const XMC_SCU_CLOCK_t clock)
1065:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4193              	 .loc 3 1065 0
 4194              	 .cfi_startproc
 4195              	 
 4196              	 
 4197              	 
 4198 0000 80B4     	 push {r7}
 4199              	.LCFI395:
 4200              	 .cfi_def_cfa_offset 4
 4201              	 .cfi_offset 7,-4
 4202 0002 83B0     	 sub sp,sp,#12
 4203              	.LCFI396:
 4204              	 .cfi_def_cfa_offset 16
 4205 0004 00AF     	 add r7,sp,#0
 4206              	.LCFI397:
 4207              	 .cfi_def_cfa_register 7
 4208 0006 0346     	 mov r3,r0
 4209 0008 FB71     	 strb r3,[r7,#7]
1066:../Libraries/XMCLib/src/xmc4_scu.c ****   return (bool)(SCU_CLK->CLKSTAT & ((uint32_t)clock));
 4210              	 .loc 3 1066 0
 4211 000a 074B     	 ldr r3,.L287
 4212 000c 1A68     	 ldr r2,[r3]
 4213 000e FB79     	 ldrb r3,[r7,#7]
 4214 0010 1340     	 ands r3,r3,r2
 4215 0012 002B     	 cmp r3,#0
 4216 0014 14BF     	 ite ne
 4217 0016 0123     	 movne r3,#1
 4218 0018 0023     	 moveq r3,#0
 4219 001a DBB2     	 uxtb r3,r3
1067:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4220              	 .loc 3 1067 0
 4221 001c 1846     	 mov r0,r3
 4222 001e 0C37     	 adds r7,r7,#12
 4223              	.LCFI398:
 4224              	 .cfi_def_cfa_offset 4
 4225 0020 BD46     	 mov sp,r7
 4226              	.LCFI399:
 4227              	 .cfi_def_cfa_register 13
 4228              	 
 4229 0022 5DF8047B 	 ldr r7,[sp],#4
 4230              	.LCFI400:
 4231              	 .cfi_restore 7
 4232              	 .cfi_def_cfa_offset 0
 4233 0026 7047     	 bx lr
 4234              	.L288:
 4235              	 .align 2
 4236              	.L287:
 4237 0028 00460050 	 .word 1342195200
 4238              	 .cfi_endproc
 4239              	.LFE239:
 4241              	 .section .text.XMC_SCU_CLOCK_GatePeripheralClock,"ax",%progbits
 4242              	 .align 2
 4243              	 .global XMC_SCU_CLOCK_GatePeripheralClock
 4244              	 .thumb
 4245              	 .thumb_func
 4247              	XMC_SCU_CLOCK_GatePeripheralClock:
 4248              	.LFB240:
1068:../Libraries/XMCLib/src/xmc4_scu.c **** 
1069:../Libraries/XMCLib/src/xmc4_scu.c **** #if defined(CLOCK_GATING_SUPPORTED)
1070:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to gate a given module clock */
1071:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_GatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
1072:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4249              	 .loc 3 1072 0
 4250              	 .cfi_startproc
 4251              	 
 4252              	 
 4253              	 
 4254 0000 80B4     	 push {r7}
 4255              	.LCFI401:
 4256              	 .cfi_def_cfa_offset 4
 4257              	 .cfi_offset 7,-4
 4258 0002 85B0     	 sub sp,sp,#20
 4259              	.LCFI402:
 4260              	 .cfi_def_cfa_offset 24
 4261 0004 00AF     	 add r7,sp,#0
 4262              	.LCFI403:
 4263              	 .cfi_def_cfa_register 7
 4264 0006 7860     	 str r0,[r7,#4]
1073:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t index = (peripheral & 0xf0000000UL) >> 28UL;
 4265              	 .loc 3 1073 0
 4266 0008 7B68     	 ldr r3,[r7,#4]
 4267 000a 1B0F     	 lsrs r3,r3,#28
 4268 000c FB60     	 str r3,[r7,#12]
1074:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
 4269              	 .loc 3 1074 0
 4270 000e 7B68     	 ldr r3,[r7,#4]
 4271 0010 23F07043 	 bic r3,r3,#-268435456
 4272 0014 BB60     	 str r3,[r7,#8]
1075:../Libraries/XMCLib/src/xmc4_scu.c **** 
1076:../Libraries/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)((&(SCU_CLK->CGATSET0)) + (index * 3U)) = (uint32_t)mask;
 4273              	 .loc 3 1076 0
 4274 0016 FA68     	 ldr r2,[r7,#12]
 4275 0018 1346     	 mov r3,r2
 4276 001a 5B00     	 lsls r3,r3,#1
 4277 001c 1344     	 add r3,r3,r2
 4278 001e 9B00     	 lsls r3,r3,#2
 4279 0020 1A46     	 mov r2,r3
 4280 0022 044B     	 ldr r3,.L290
 4281 0024 1344     	 add r3,r3,r2
 4282 0026 BA68     	 ldr r2,[r7,#8]
 4283 0028 1A60     	 str r2,[r3]
1077:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4284              	 .loc 3 1077 0
 4285 002a 1437     	 adds r7,r7,#20
 4286              	.LCFI404:
 4287              	 .cfi_def_cfa_offset 4
 4288 002c BD46     	 mov sp,r7
 4289              	.LCFI405:
 4290              	 .cfi_def_cfa_register 13
 4291              	 
 4292 002e 5DF8047B 	 ldr r7,[sp],#4
 4293              	.LCFI406:
 4294              	 .cfi_restore 7
 4295              	 .cfi_def_cfa_offset 0
 4296 0032 7047     	 bx lr
 4297              	.L291:
 4298              	 .align 2
 4299              	.L290:
 4300 0034 44460050 	 .word 1342195268
 4301              	 .cfi_endproc
 4302              	.LFE240:
 4304              	 .section .text.XMC_SCU_CLOCK_UngatePeripheralClock,"ax",%progbits
 4305              	 .align 2
 4306              	 .global XMC_SCU_CLOCK_UngatePeripheralClock
 4307              	 .thumb
 4308              	 .thumb_func
 4310              	XMC_SCU_CLOCK_UngatePeripheralClock:
 4311              	.LFB241:
1078:../Libraries/XMCLib/src/xmc4_scu.c **** 
1079:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to ungate a given module clock */
1080:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
1081:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4312              	 .loc 3 1081 0
 4313              	 .cfi_startproc
 4314              	 
 4315              	 
 4316              	 
 4317 0000 80B4     	 push {r7}
 4318              	.LCFI407:
 4319              	 .cfi_def_cfa_offset 4
 4320              	 .cfi_offset 7,-4
 4321 0002 85B0     	 sub sp,sp,#20
 4322              	.LCFI408:
 4323              	 .cfi_def_cfa_offset 24
 4324 0004 00AF     	 add r7,sp,#0
 4325              	.LCFI409:
 4326              	 .cfi_def_cfa_register 7
 4327 0006 7860     	 str r0,[r7,#4]
1082:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((peripheral & 0xf0000000UL) >> 28UL);
 4328              	 .loc 3 1082 0
 4329 0008 7B68     	 ldr r3,[r7,#4]
 4330 000a 1B0F     	 lsrs r3,r3,#28
 4331 000c FB60     	 str r3,[r7,#12]
1083:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
 4332              	 .loc 3 1083 0
 4333 000e 7B68     	 ldr r3,[r7,#4]
 4334 0010 23F07043 	 bic r3,r3,#-268435456
 4335 0014 BB60     	 str r3,[r7,#8]
1084:../Libraries/XMCLib/src/xmc4_scu.c **** 
1085:../Libraries/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)(&(SCU_CLK->CGATCLR0) + (index * 3U)) = (uint32_t)mask;
 4336              	 .loc 3 1085 0
 4337 0016 FA68     	 ldr r2,[r7,#12]
 4338 0018 1346     	 mov r3,r2
 4339 001a 5B00     	 lsls r3,r3,#1
 4340 001c 1344     	 add r3,r3,r2
 4341 001e 9B00     	 lsls r3,r3,#2
 4342 0020 1A46     	 mov r2,r3
 4343 0022 044B     	 ldr r3,.L293
 4344 0024 1344     	 add r3,r3,r2
 4345 0026 BA68     	 ldr r2,[r7,#8]
 4346 0028 1A60     	 str r2,[r3]
1086:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4347              	 .loc 3 1086 0
 4348 002a 1437     	 adds r7,r7,#20
 4349              	.LCFI410:
 4350              	 .cfi_def_cfa_offset 4
 4351 002c BD46     	 mov sp,r7
 4352              	.LCFI411:
 4353              	 .cfi_def_cfa_register 13
 4354              	 
 4355 002e 5DF8047B 	 ldr r7,[sp],#4
 4356              	.LCFI412:
 4357              	 .cfi_restore 7
 4358              	 .cfi_def_cfa_offset 0
 4359 0032 7047     	 bx lr
 4360              	.L294:
 4361              	 .align 2
 4362              	.L293:
 4363 0034 48460050 	 .word 1342195272
 4364              	 .cfi_endproc
 4365              	.LFE241:
 4367              	 .section .text.XMC_SCU_CLOCK_IsPeripheralClockGated,"ax",%progbits
 4368              	 .align 2
 4369              	 .global XMC_SCU_CLOCK_IsPeripheralClockGated
 4370              	 .thumb
 4371              	 .thumb_func
 4373              	XMC_SCU_CLOCK_IsPeripheralClockGated:
 4374              	.LFB242:
1087:../Libraries/XMCLib/src/xmc4_scu.c **** 
1088:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to ungate a given module clock */
1089:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsPeripheralClockGated(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
1090:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4375              	 .loc 3 1090 0
 4376              	 .cfi_startproc
 4377              	 
 4378              	 
 4379              	 
 4380 0000 80B4     	 push {r7}
 4381              	.LCFI413:
 4382              	 .cfi_def_cfa_offset 4
 4383              	 .cfi_offset 7,-4
 4384 0002 85B0     	 sub sp,sp,#20
 4385              	.LCFI414:
 4386              	 .cfi_def_cfa_offset 24
 4387 0004 00AF     	 add r7,sp,#0
 4388              	.LCFI415:
 4389              	 .cfi_def_cfa_register 7
 4390 0006 7860     	 str r0,[r7,#4]
1091:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t index = ((peripheral & 0xf0000000UL) >> 28UL);
 4391              	 .loc 3 1091 0
 4392 0008 7B68     	 ldr r3,[r7,#4]
 4393 000a 1B0F     	 lsrs r3,r3,#28
 4394 000c FB60     	 str r3,[r7,#12]
1092:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
 4395              	 .loc 3 1092 0
 4396 000e 7B68     	 ldr r3,[r7,#4]
 4397 0010 23F07043 	 bic r3,r3,#-268435456
 4398 0014 BB60     	 str r3,[r7,#8]
1093:../Libraries/XMCLib/src/xmc4_scu.c **** 
1094:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((*(uint32_t *)(&(SCU_CLK->CGATSTAT0) + (index * 3U)) & mask) != 0U);
 4399              	 .loc 3 1094 0
 4400 0016 FA68     	 ldr r2,[r7,#12]
 4401 0018 1346     	 mov r3,r2
 4402 001a 5B00     	 lsls r3,r3,#1
 4403 001c 1344     	 add r3,r3,r2
 4404 001e 9B00     	 lsls r3,r3,#2
 4405 0020 1A46     	 mov r2,r3
 4406 0022 084B     	 ldr r3,.L297
 4407 0024 1344     	 add r3,r3,r2
 4408 0026 1A68     	 ldr r2,[r3]
 4409 0028 BB68     	 ldr r3,[r7,#8]
 4410 002a 1340     	 ands r3,r3,r2
 4411 002c 002B     	 cmp r3,#0
 4412 002e 14BF     	 ite ne
 4413 0030 0123     	 movne r3,#1
 4414 0032 0023     	 moveq r3,#0
 4415 0034 DBB2     	 uxtb r3,r3
1095:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4416              	 .loc 3 1095 0
 4417 0036 1846     	 mov r0,r3
 4418 0038 1437     	 adds r7,r7,#20
 4419              	.LCFI416:
 4420              	 .cfi_def_cfa_offset 4
 4421 003a BD46     	 mov sp,r7
 4422              	.LCFI417:
 4423              	 .cfi_def_cfa_register 13
 4424              	 
 4425 003c 5DF8047B 	 ldr r7,[sp],#4
 4426              	.LCFI418:
 4427              	 .cfi_restore 7
 4428              	 .cfi_def_cfa_offset 0
 4429 0040 7047     	 bx lr
 4430              	.L298:
 4431 0042 00BF     	 .align 2
 4432              	.L297:
 4433 0044 40460050 	 .word 1342195264
 4434              	 .cfi_endproc
 4435              	.LFE242:
 4437              	 .section .text.XMC_SCU_POWER_GetEVR13Voltage,"ax",%progbits
 4438              	 .align 2
 4439              	 .global XMC_SCU_POWER_GetEVR13Voltage
 4440              	 .thumb
 4441              	 .thumb_func
 4443              	XMC_SCU_POWER_GetEVR13Voltage:
 4444              	.LFB243:
1096:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1097:../Libraries/XMCLib/src/xmc4_scu.c **** 
1098:../Libraries/XMCLib/src/xmc4_scu.c **** float XMC_SCU_POWER_GetEVR13Voltage(void)
1099:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4445              	 .loc 3 1099 0
 4446              	 .cfi_startproc
 4447              	 
 4448              	 
 4449              	 
 4450 0000 80B4     	 push {r7}
 4451              	.LCFI419:
 4452              	 .cfi_def_cfa_offset 4
 4453              	 .cfi_offset 7,-4
 4454 0002 00AF     	 add r7,sp,#0
 4455              	.LCFI420:
 4456              	 .cfi_def_cfa_register 7
1100:../Libraries/XMCLib/src/xmc4_scu.c ****   return (SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC13V_Msk) * XMC_SCU_POWER_LSB13V;
 4457              	 .loc 3 1100 0
 4458 0004 084B     	 ldr r3,.L301
 4459 0006 5B69     	 ldr r3,[r3,#20]
 4460 0008 DBB2     	 uxtb r3,r3
 4461 000a 07EE903A 	 fmsr s15,r3
 4462 000e F8EE677A 	 fuitos s15,s15
 4463 0012 9FED067A 	 flds s14,.L301+4
 4464 0016 67EE877A 	 fmuls s15,s15,s14
 4465 001a 17EE903A 	 fmrs r3,s15
1101:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4466              	 .loc 3 1101 0
 4467 001e 1846     	 mov r0,r3
 4468 0020 BD46     	 mov sp,r7
 4469              	.LCFI421:
 4470              	 .cfi_def_cfa_register 13
 4471              	 
 4472 0022 5DF8047B 	 ldr r7,[sp],#4
 4473              	.LCFI422:
 4474              	 .cfi_restore 7
 4475              	 .cfi_def_cfa_offset 0
 4476 0026 7047     	 bx lr
 4477              	.L302:
 4478              	 .align 2
 4479              	.L301:
 4480 0028 00420050 	 .word 1342194176
 4481 002c ED0DBE3B 	 .word 1002311149
 4482              	 .cfi_endproc
 4483              	.LFE243:
 4485              	 .section .text.XMC_SCU_POWER_GetEVR33Voltage,"ax",%progbits
 4486              	 .align 2
 4487              	 .global XMC_SCU_POWER_GetEVR33Voltage
 4488              	 .thumb
 4489              	 .thumb_func
 4491              	XMC_SCU_POWER_GetEVR33Voltage:
 4492              	.LFB244:
1102:../Libraries/XMCLib/src/xmc4_scu.c **** 
1103:../Libraries/XMCLib/src/xmc4_scu.c **** float XMC_SCU_POWER_GetEVR33Voltage(void)
1104:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4493              	 .loc 3 1104 0
 4494              	 .cfi_startproc
 4495              	 
 4496              	 
 4497              	 
 4498 0000 80B4     	 push {r7}
 4499              	.LCFI423:
 4500              	 .cfi_def_cfa_offset 4
 4501              	 .cfi_offset 7,-4
 4502 0002 00AF     	 add r7,sp,#0
 4503              	.LCFI424:
 4504              	 .cfi_def_cfa_register 7
1105:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC33V_Msk) >> SCU_POWER_EVRVADCSTAT_VAD
 4505              	 .loc 3 1105 0
 4506 0004 094B     	 ldr r3,.L305
 4507 0006 5B69     	 ldr r3,[r3,#20]
 4508 0008 03F47F43 	 and r3,r3,#65280
 4509 000c 1B0A     	 lsrs r3,r3,#8
 4510 000e 07EE903A 	 fmsr s15,r3
 4511 0012 F8EE677A 	 fuitos s15,s15
 4512 0016 9FED067A 	 flds s14,.L305+4
 4513 001a 67EE877A 	 fmuls s15,s15,s14
 4514 001e 17EE903A 	 fmrs r3,s15
1106:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4515              	 .loc 3 1106 0
 4516 0022 1846     	 mov r0,r3
 4517 0024 BD46     	 mov sp,r7
 4518              	.LCFI425:
 4519              	 .cfi_def_cfa_register 13
 4520              	 
 4521 0026 5DF8047B 	 ldr r7,[sp],#4
 4522              	.LCFI426:
 4523              	 .cfi_restore 7
 4524              	 .cfi_def_cfa_offset 0
 4525 002a 7047     	 bx lr
 4526              	.L306:
 4527              	 .align 2
 4528              	.L305:
 4529 002c 00420050 	 .word 1342194176
 4530 0030 EC51B83C 	 .word 1018712556
 4531              	 .cfi_endproc
 4532              	.LFE244:
 4534              	 .section .text.XMC_SCU_CLOCK_EnableUsbPll,"ax",%progbits
 4535              	 .align 2
 4536              	 .global XMC_SCU_CLOCK_EnableUsbPll
 4537              	 .thumb
 4538              	 .thumb_func
 4540              	XMC_SCU_CLOCK_EnableUsbPll:
 4541              	.LFB245:
1107:../Libraries/XMCLib/src/xmc4_scu.c **** 
1108:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable USB PLL for USB clock */
1109:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableUsbPll(void)
1110:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4542              	 .loc 3 1110 0
 4543              	 .cfi_startproc
 4544              	 
 4545              	 
 4546              	 
 4547 0000 80B4     	 push {r7}
 4548              	.LCFI427:
 4549              	 .cfi_def_cfa_offset 4
 4550              	 .cfi_offset 7,-4
 4551 0002 00AF     	 add r7,sp,#0
 4552              	.LCFI428:
 4553              	 .cfi_def_cfa_register 7
1111:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 4554              	 .loc 3 1111 0
 4555 0004 054A     	 ldr r2,.L308
 4556 0006 054B     	 ldr r3,.L308
 4557 0008 5B69     	 ldr r3,[r3,#20]
 4558 000a 23F48033 	 bic r3,r3,#65536
 4559 000e 23F00203 	 bic r3,r3,#2
 4560 0012 5361     	 str r3,[r2,#20]
1112:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4561              	 .loc 3 1112 0
 4562 0014 BD46     	 mov sp,r7
 4563              	.LCFI429:
 4564              	 .cfi_def_cfa_register 13
 4565              	 
 4566 0016 5DF8047B 	 ldr r7,[sp],#4
 4567              	.LCFI430:
 4568              	 .cfi_restore 7
 4569              	 .cfi_def_cfa_offset 0
 4570 001a 7047     	 bx lr
 4571              	.L309:
 4572              	 .align 2
 4573              	.L308:
 4574 001c 10470050 	 .word 1342195472
 4575              	 .cfi_endproc
 4576              	.LFE245:
 4578              	 .section .text.XMC_SCU_CLOCK_DisableUsbPll,"ax",%progbits
 4579              	 .align 2
 4580              	 .global XMC_SCU_CLOCK_DisableUsbPll
 4581              	 .thumb
 4582              	 .thumb_func
 4584              	XMC_SCU_CLOCK_DisableUsbPll:
 4585              	.LFB246:
1113:../Libraries/XMCLib/src/xmc4_scu.c **** 
1114:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to disable USB PLL for USB clock */
1115:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableUsbPll(void)
1116:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4586              	 .loc 3 1116 0
 4587              	 .cfi_startproc
 4588              	 
 4589              	 
 4590              	 
 4591 0000 80B4     	 push {r7}
 4592              	.LCFI431:
 4593              	 .cfi_def_cfa_offset 4
 4594              	 .cfi_offset 7,-4
 4595 0002 00AF     	 add r7,sp,#0
 4596              	.LCFI432:
 4597              	 .cfi_def_cfa_register 7
1117:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 4598              	 .loc 3 1117 0
 4599 0004 054A     	 ldr r2,.L311
 4600 0006 054B     	 ldr r3,.L311
 4601 0008 5B69     	 ldr r3,[r3,#20]
 4602 000a 43F48033 	 orr r3,r3,#65536
 4603 000e 43F00203 	 orr r3,r3,#2
 4604 0012 5361     	 str r3,[r2,#20]
1118:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4605              	 .loc 3 1118 0
 4606 0014 BD46     	 mov sp,r7
 4607              	.LCFI433:
 4608              	 .cfi_def_cfa_register 13
 4609              	 
 4610 0016 5DF8047B 	 ldr r7,[sp],#4
 4611              	.LCFI434:
 4612              	 .cfi_restore 7
 4613              	 .cfi_def_cfa_offset 0
 4614 001a 7047     	 bx lr
 4615              	.L312:
 4616              	 .align 2
 4617              	.L311:
 4618 001c 10470050 	 .word 1342195472
 4619              	 .cfi_endproc
 4620              	.LFE246:
 4622              	 .section .text.XMC_SCU_CLOCK_StartUsbPll,"ax",%progbits
 4623              	 .align 2
 4624              	 .global XMC_SCU_CLOCK_StartUsbPll
 4625              	 .thumb
 4626              	 .thumb_func
 4628              	XMC_SCU_CLOCK_StartUsbPll:
 4629              	.LFB247:
1119:../Libraries/XMCLib/src/xmc4_scu.c **** 
1120:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to configure USB PLL */
1121:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
1122:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4630              	 .loc 3 1122 0
 4631              	 .cfi_startproc
 4632              	 
 4633              	 
 4634              	 
 4635 0000 80B4     	 push {r7}
 4636              	.LCFI435:
 4637              	 .cfi_def_cfa_offset 4
 4638              	 .cfi_offset 7,-4
 4639 0002 83B0     	 sub sp,sp,#12
 4640              	.LCFI436:
 4641              	 .cfi_def_cfa_offset 16
 4642 0004 00AF     	 add r7,sp,#0
 4643              	.LCFI437:
 4644              	 .cfi_def_cfa_register 7
 4645 0006 7860     	 str r0,[r7,#4]
 4646 0008 3960     	 str r1,[r7]
1123:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Go to bypass the USB PLL */
1124:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 4647              	 .loc 3 1124 0
 4648 000a 194A     	 ldr r2,.L315
 4649 000c 184B     	 ldr r3,.L315
 4650 000e 5B69     	 ldr r3,[r3,#20]
 4651 0010 43F00103 	 orr r3,r3,#1
 4652 0014 5361     	 str r3,[r2,#20]
1125:../Libraries/XMCLib/src/xmc4_scu.c **** 
1126:../Libraries/XMCLib/src/xmc4_scu.c ****   /* disconnect Oscillator from USB PLL */
1127:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 4653              	 .loc 3 1127 0
 4654 0016 164A     	 ldr r2,.L315
 4655 0018 154B     	 ldr r3,.L315
 4656 001a 5B69     	 ldr r3,[r3,#20]
 4657 001c 43F01003 	 orr r3,r3,#16
 4658 0020 5361     	 str r3,[r2,#20]
1128:../Libraries/XMCLib/src/xmc4_scu.c **** 
1129:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Setup Divider settings for USB PLL */
1130:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 4659              	 .loc 3 1130 0
 4660 0022 1349     	 ldr r1,.L315
 4661 0024 3B68     	 ldr r3,[r7]
 4662 0026 013B     	 subs r3,r3,#1
 4663 0028 1A02     	 lsls r2,r3,#8
1131:../Libraries/XMCLib/src/xmc4_scu.c ****                        (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 4664              	 .loc 3 1131 0
 4665 002a 7B68     	 ldr r3,[r7,#4]
 4666 002c 013B     	 subs r3,r3,#1
 4667 002e 1B06     	 lsls r3,r3,#24
1130:../Libraries/XMCLib/src/xmc4_scu.c ****                        (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 4668              	 .loc 3 1130 0
 4669 0030 1343     	 orrs r3,r3,r2
 4670 0032 4B61     	 str r3,[r1,#20]
1132:../Libraries/XMCLib/src/xmc4_scu.c **** 
1133:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Set OSCDISCDIS */
1134:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 4671              	 .loc 3 1134 0
 4672 0034 0E4A     	 ldr r2,.L315
 4673 0036 0E4B     	 ldr r3,.L315
 4674 0038 5B69     	 ldr r3,[r3,#20]
 4675 003a 43F04003 	 orr r3,r3,#64
 4676 003e 5361     	 str r3,[r2,#20]
1135:../Libraries/XMCLib/src/xmc4_scu.c **** 
1136:../Libraries/XMCLib/src/xmc4_scu.c ****   /* connect Oscillator to USB PLL */
1137:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 4677              	 .loc 3 1137 0
 4678 0040 0B4A     	 ldr r2,.L315
 4679 0042 0B4B     	 ldr r3,.L315
 4680 0044 5B69     	 ldr r3,[r3,#20]
 4681 0046 23F01003 	 bic r3,r3,#16
 4682 004a 5361     	 str r3,[r2,#20]
1138:../Libraries/XMCLib/src/xmc4_scu.c **** 
1139:../Libraries/XMCLib/src/xmc4_scu.c ****   /* restart PLL Lock detection */
1140:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 4683              	 .loc 3 1140 0
 4684 004c 084A     	 ldr r2,.L315
 4685 004e 084B     	 ldr r3,.L315
 4686 0050 5B69     	 ldr r3,[r3,#20]
 4687 0052 43F48023 	 orr r3,r3,#262144
 4688 0056 5361     	 str r3,[r2,#20]
1141:../Libraries/XMCLib/src/xmc4_scu.c **** 
1142:../Libraries/XMCLib/src/xmc4_scu.c ****   while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 4689              	 .loc 3 1142 0
 4690 0058 00BF     	 nop
 4691              	.L314:
 4692              	 .loc 3 1142 0 is_stmt 0 discriminator 1
 4693 005a 054B     	 ldr r3,.L315
 4694 005c 1B69     	 ldr r3,[r3,#16]
 4695 005e 03F00403 	 and r3,r3,#4
 4696 0062 002B     	 cmp r3,#0
 4697 0064 F9D0     	 beq .L314
1143:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1144:../Libraries/XMCLib/src/xmc4_scu.c ****     /* wait for PLL Lock */
1145:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1146:../Libraries/XMCLib/src/xmc4_scu.c **** 
1147:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4698              	 .loc 3 1147 0 is_stmt 1
 4699 0066 0C37     	 adds r7,r7,#12
 4700              	.LCFI438:
 4701              	 .cfi_def_cfa_offset 4
 4702 0068 BD46     	 mov sp,r7
 4703              	.LCFI439:
 4704              	 .cfi_def_cfa_register 13
 4705              	 
 4706 006a 5DF8047B 	 ldr r7,[sp],#4
 4707              	.LCFI440:
 4708              	 .cfi_restore 7
 4709              	 .cfi_def_cfa_offset 0
 4710 006e 7047     	 bx lr
 4711              	.L316:
 4712              	 .align 2
 4713              	.L315:
 4714 0070 10470050 	 .word 1342195472
 4715              	 .cfi_endproc
 4716              	.LFE247:
 4718              	 .section .text.XMC_SCU_CLOCK_StopUsbPll,"ax",%progbits
 4719              	 .align 2
 4720              	 .global XMC_SCU_CLOCK_StopUsbPll
 4721              	 .thumb
 4722              	 .thumb_func
 4724              	XMC_SCU_CLOCK_StopUsbPll:
 4725              	.LFB248:
1148:../Libraries/XMCLib/src/xmc4_scu.c **** 
1149:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to disable USB PLL operation */
1150:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StopUsbPll(void)
1151:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4726              	 .loc 3 1151 0
 4727              	 .cfi_startproc
 4728              	 
 4729              	 
 4730              	 
 4731 0000 80B4     	 push {r7}
 4732              	.LCFI441:
 4733              	 .cfi_def_cfa_offset 4
 4734              	 .cfi_offset 7,-4
 4735 0002 00AF     	 add r7,sp,#0
 4736              	.LCFI442:
 4737              	 .cfi_def_cfa_register 7
1152:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON = (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk |
 4738              	 .loc 3 1152 0
 4739 0004 034B     	 ldr r3,.L318
 4740 0006 044A     	 ldr r2,.L318+4
 4741 0008 5A61     	 str r2,[r3,#20]
1153:../Libraries/XMCLib/src/xmc4_scu.c ****                                   SCU_PLL_USBPLLCON_VCOBYP_Msk);
1154:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4742              	 .loc 3 1154 0
 4743 000a BD46     	 mov sp,r7
 4744              	.LCFI443:
 4745              	 .cfi_def_cfa_register 13
 4746              	 
 4747 000c 5DF8047B 	 ldr r7,[sp],#4
 4748              	.LCFI444:
 4749              	 .cfi_restore 7
 4750              	 .cfi_def_cfa_offset 0
 4751 0010 7047     	 bx lr
 4752              	.L319:
 4753 0012 00BF     	 .align 2
 4754              	.L318:
 4755 0014 10470050 	 .word 1342195472
 4756 0018 03000100 	 .word 65539
 4757              	 .cfi_endproc
 4758              	.LFE248:
 4760              	 .section .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode,"ax",%progbits
 4761              	 .align 2
 4762              	 .global XMC_SCU_CLOCK_SetBackupClockCalibrationMode
 4763              	 .thumb
 4764              	 .thumb_func
 4766              	XMC_SCU_CLOCK_SetBackupClockCalibrationMode:
 4767              	.LFB249:
1155:../Libraries/XMCLib/src/xmc4_scu.c **** 
1156:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to onfigure the calibration mode for internal oscillator */
1157:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
1158:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4768              	 .loc 3 1158 0
 4769              	 .cfi_startproc
 4770              	 
 4771              	 
 4772 0000 80B5     	 push {r7,lr}
 4773              	.LCFI445:
 4774              	 .cfi_def_cfa_offset 8
 4775              	 .cfi_offset 7,-8
 4776              	 .cfi_offset 14,-4
 4777 0002 82B0     	 sub sp,sp,#8
 4778              	.LCFI446:
 4779              	 .cfi_def_cfa_offset 16
 4780 0004 00AF     	 add r7,sp,#0
 4781              	.LCFI447:
 4782              	 .cfi_def_cfa_register 7
 4783 0006 0346     	 mov r3,r0
 4784 0008 FB71     	 strb r3,[r7,#7]
1159:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Enable factory calibration based trimming */
1160:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 4785              	 .loc 3 1160 0
 4786 000a 0F4A     	 ldr r2,.L322
 4787 000c 0E4B     	 ldr r3,.L322
 4788 000e 5B68     	 ldr r3,[r3,#4]
 4789 0010 43F48013 	 orr r3,r3,#1048576
 4790 0014 5360     	 str r3,[r2,#4]
1161:../Libraries/XMCLib/src/xmc4_scu.c **** 
1162:../Libraries/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 4791              	 .loc 3 1162 0
 4792 0016 FB79     	 ldrb r3,[r7,#7]
 4793 0018 012B     	 cmp r3,#1
 4794 001a 0ED1     	 bne .L321
1163:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1164:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Disable factory calibration based trimming */
1165:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 4795              	 .loc 3 1165 0
 4796 001c 0A4A     	 ldr r2,.L322
 4797 001e 0A4B     	 ldr r3,.L322
 4798 0020 5B68     	 ldr r3,[r3,#4]
 4799 0022 23F48013 	 bic r3,r3,#1048576
 4800 0026 5360     	 str r3,[r2,#4]
1166:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_lDelay(100UL);
 4801              	 .loc 3 1166 0
 4802 0028 6420     	 movs r0,#100
 4803 002a FFF7FEFF 	 bl XMC_SCU_lDelay
1167:../Libraries/XMCLib/src/xmc4_scu.c **** 
1168:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Enable automatic calibration */
1169:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 4804              	 .loc 3 1169 0
 4805 002e 064A     	 ldr r2,.L322
 4806 0030 054B     	 ldr r3,.L322
 4807 0032 5B68     	 ldr r3,[r3,#4]
 4808 0034 43F40023 	 orr r3,r3,#524288
 4809 0038 5360     	 str r3,[r2,#4]
 4810              	.L321:
1170:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1171:../Libraries/XMCLib/src/xmc4_scu.c **** 
1172:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_lDelay(100UL);
 4811              	 .loc 3 1172 0
 4812 003a 6420     	 movs r0,#100
 4813 003c FFF7FEFF 	 bl XMC_SCU_lDelay
1173:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4814              	 .loc 3 1173 0
 4815 0040 0837     	 adds r7,r7,#8
 4816              	.LCFI448:
 4817              	 .cfi_def_cfa_offset 8
 4818 0042 BD46     	 mov sp,r7
 4819              	.LCFI449:
 4820              	 .cfi_def_cfa_register 13
 4821              	 
 4822 0044 80BD     	 pop {r7,pc}
 4823              	.L323:
 4824 0046 00BF     	 .align 2
 4825              	.L322:
 4826 0048 10470050 	 .word 1342195472
 4827              	 .cfi_endproc
 4828              	.LFE249:
 4830              	 .section .text.XMC_SCU_POWER_EnableUsb,"ax",%progbits
 4831              	 .align 2
 4832              	 .global XMC_SCU_POWER_EnableUsb
 4833              	 .thumb
 4834              	 .thumb_func
 4836              	XMC_SCU_POWER_EnableUsb:
 4837              	.LFB250:
1174:../Libraries/XMCLib/src/xmc4_scu.c **** 
1175:../Libraries/XMCLib/src/xmc4_scu.c **** 
1176:../Libraries/XMCLib/src/xmc4_scu.c **** 
1177:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable USB Phy and comparator */
1178:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_POWER_EnableUsb(void)
1179:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4838              	 .loc 3 1179 0
 4839              	 .cfi_startproc
 4840              	 
 4841              	 
 4842              	 
 4843 0000 80B4     	 push {r7}
 4844              	.LCFI450:
 4845              	 .cfi_def_cfa_offset 4
 4846              	 .cfi_offset 7,-4
 4847 0002 00AF     	 add r7,sp,#0
 4848              	.LCFI451:
 4849              	 .cfi_def_cfa_register 7
1180:../Libraries/XMCLib/src/xmc4_scu.c **** #if defined(USB_OTG_SUPPORTED)
1181:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRSET = (uint32_t)(SCU_POWER_PWRSET_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 4850              	 .loc 3 1181 0
 4851 0004 034B     	 ldr r3,.L325
 4852 0006 4FF44032 	 mov r2,#196608
 4853 000a 5A60     	 str r2,[r3,#4]
1182:../Libraries/XMCLib/src/xmc4_scu.c **** #else
1183:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_USBPHYPDQ_Msk;
1184:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1185:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4854              	 .loc 3 1185 0
 4855 000c BD46     	 mov sp,r7
 4856              	.LCFI452:
 4857              	 .cfi_def_cfa_register 13
 4858              	 
 4859 000e 5DF8047B 	 ldr r7,[sp],#4
 4860              	.LCFI453:
 4861              	 .cfi_restore 7
 4862              	 .cfi_def_cfa_offset 0
 4863 0012 7047     	 bx lr
 4864              	.L326:
 4865              	 .align 2
 4866              	.L325:
 4867 0014 00420050 	 .word 1342194176
 4868              	 .cfi_endproc
 4869              	.LFE250:
 4871              	 .section .text.XMC_SCU_POWER_DisableUsb,"ax",%progbits
 4872              	 .align 2
 4873              	 .global XMC_SCU_POWER_DisableUsb
 4874              	 .thumb
 4875              	 .thumb_func
 4877              	XMC_SCU_POWER_DisableUsb:
 4878              	.LFB251:
1186:../Libraries/XMCLib/src/xmc4_scu.c **** 
1187:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to power down USB Phy and comparator */
1188:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_POWER_DisableUsb(void)
1189:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4879              	 .loc 3 1189 0
 4880              	 .cfi_startproc
 4881              	 
 4882              	 
 4883              	 
 4884 0000 80B4     	 push {r7}
 4885              	.LCFI454:
 4886              	 .cfi_def_cfa_offset 4
 4887              	 .cfi_offset 7,-4
 4888 0002 00AF     	 add r7,sp,#0
 4889              	.LCFI455:
 4890              	 .cfi_def_cfa_register 7
1190:../Libraries/XMCLib/src/xmc4_scu.c **** #if defined(USB_OTG_SUPPORTED)
1191:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRCLR = (uint32_t)(SCU_POWER_PWRCLR_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 4891              	 .loc 3 1191 0
 4892 0004 034B     	 ldr r3,.L328
 4893 0006 4FF44032 	 mov r2,#196608
 4894 000a 9A60     	 str r2,[r3,#8]
1192:../Libraries/XMCLib/src/xmc4_scu.c **** #else
1193:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_USBPHYPDQ_Msk;
1194:../Libraries/XMCLib/src/xmc4_scu.c **** #endif    
1195:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4895              	 .loc 3 1195 0
 4896 000c BD46     	 mov sp,r7
 4897              	.LCFI456:
 4898              	 .cfi_def_cfa_register 13
 4899              	 
 4900 000e 5DF8047B 	 ldr r7,[sp],#4
 4901              	.LCFI457:
 4902              	 .cfi_restore 7
 4903              	 .cfi_def_cfa_offset 0
 4904 0012 7047     	 bx lr
 4905              	.L329:
 4906              	 .align 2
 4907              	.L328:
 4908 0014 00420050 	 .word 1342194176
 4909              	 .cfi_endproc
 4910              	.LFE251:
 4912              	 .section .text.XMC_SCU_CLOCK_IsUsbPllLocked,"ax",%progbits
 4913              	 .align 2
 4914              	 .global XMC_SCU_CLOCK_IsUsbPllLocked
 4915              	 .thumb
 4916              	 .thumb_func
 4918              	XMC_SCU_CLOCK_IsUsbPllLocked:
 4919              	.LFB252:
1196:../Libraries/XMCLib/src/xmc4_scu.c **** 
1197:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to check USB PLL is locked or not */
1198:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsUsbPllLocked(void)
1199:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4920              	 .loc 3 1199 0
 4921              	 .cfi_startproc
 4922              	 
 4923              	 
 4924              	 
 4925 0000 80B4     	 push {r7}
 4926              	.LCFI458:
 4927              	 .cfi_def_cfa_offset 4
 4928              	 .cfi_offset 7,-4
 4929 0002 00AF     	 add r7,sp,#0
 4930              	.LCFI459:
 4931              	 .cfi_def_cfa_register 7
1200:../Libraries/XMCLib/src/xmc4_scu.c ****   return (bool)((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) != 0UL);
 4932              	 .loc 3 1200 0
 4933 0004 064B     	 ldr r3,.L332
 4934 0006 1B69     	 ldr r3,[r3,#16]
 4935 0008 03F00403 	 and r3,r3,#4
 4936 000c 002B     	 cmp r3,#0
 4937 000e 14BF     	 ite ne
 4938 0010 0123     	 movne r3,#1
 4939 0012 0023     	 moveq r3,#0
 4940 0014 DBB2     	 uxtb r3,r3
1201:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4941              	 .loc 3 1201 0
 4942 0016 1846     	 mov r0,r3
 4943 0018 BD46     	 mov sp,r7
 4944              	.LCFI460:
 4945              	 .cfi_def_cfa_register 13
 4946              	 
 4947 001a 5DF8047B 	 ldr r7,[sp],#4
 4948              	.LCFI461:
 4949              	 .cfi_restore 7
 4950              	 .cfi_def_cfa_offset 0
 4951 001e 7047     	 bx lr
 4952              	.L333:
 4953              	 .align 2
 4954              	.L332:
 4955 0020 10470050 	 .word 1342195472
 4956              	 .cfi_endproc
 4957              	.LFE252:
 4959              	 .section .text.XMC_SCU_HIB_EnableHibernateDomain,"ax",%progbits
 4960              	 .align 2
 4961              	 .global XMC_SCU_HIB_EnableHibernateDomain
 4962              	 .thumb
 4963              	 .thumb_func
 4965              	XMC_SCU_HIB_EnableHibernateDomain:
 4966              	.LFB253:
1202:../Libraries/XMCLib/src/xmc4_scu.c **** 
1203:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to power up the hibernation domain */
1204:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnableHibernateDomain(void)
1205:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4967              	 .loc 3 1205 0
 4968              	 .cfi_startproc
 4969              	 
 4970              	 
 4971              	 
 4972 0000 80B4     	 push {r7}
 4973              	.LCFI462:
 4974              	 .cfi_def_cfa_offset 4
 4975              	 .cfi_offset 7,-4
 4976 0002 00AF     	 add r7,sp,#0
 4977              	.LCFI463:
 4978              	 .cfi_def_cfa_register 7
1206:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Power up HIB domain if and only if it is currently powered down */
1207:../Libraries/XMCLib/src/xmc4_scu.c ****   if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 4979              	 .loc 3 1207 0
 4980 0004 124B     	 ldr r3,.L339
 4981 0006 1B68     	 ldr r3,[r3]
 4982 0008 03F00103 	 and r3,r3,#1
 4983 000c 002B     	 cmp r3,#0
 4984 000e 09D1     	 bne .L335
1208:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1209:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 4985              	 .loc 3 1209 0
 4986 0010 0F4B     	 ldr r3,.L339
 4987 0012 0122     	 movs r2,#1
 4988 0014 5A60     	 str r2,[r3,#4]
1210:../Libraries/XMCLib/src/xmc4_scu.c ****     
1211:../Libraries/XMCLib/src/xmc4_scu.c ****     while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 4989              	 .loc 3 1211 0
 4990 0016 00BF     	 nop
 4991              	.L336:
 4992              	 .loc 3 1211 0 is_stmt 0 discriminator 1
 4993 0018 0D4B     	 ldr r3,.L339
 4994 001a 1B68     	 ldr r3,[r3]
 4995 001c 03F00103 	 and r3,r3,#1
 4996 0020 002B     	 cmp r3,#0
 4997 0022 F9D0     	 beq .L336
 4998              	.L335:
1212:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1213:../Libraries/XMCLib/src/xmc4_scu.c ****       /* wait until HIB domain is enabled */
1214:../Libraries/XMCLib/src/xmc4_scu.c ****     }    
1215:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1216:../Libraries/XMCLib/src/xmc4_scu.c ****   
1217:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Remove the reset only if HIB domain were in a state of reset */
1218:../Libraries/XMCLib/src/xmc4_scu.c ****   if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 4999              	 .loc 3 1218 0 is_stmt 1
 5000 0024 0B4B     	 ldr r3,.L339+4
 5001 0026 1B68     	 ldr r3,[r3]
 5002 0028 03F40073 	 and r3,r3,#512
 5003 002c 002B     	 cmp r3,#0
 5004 002e 0AD0     	 beq .L334
1219:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1220:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 5005              	 .loc 3 1220 0
 5006 0030 084B     	 ldr r3,.L339+4
 5007 0032 4FF40072 	 mov r2,#512
 5008 0036 9A60     	 str r2,[r3,#8]
1221:../Libraries/XMCLib/src/xmc4_scu.c ****     while((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 5009              	 .loc 3 1221 0
 5010 0038 00BF     	 nop
 5011              	.L338:
 5012              	 .loc 3 1221 0 is_stmt 0 discriminator 1
 5013 003a 064B     	 ldr r3,.L339+4
 5014 003c 1B68     	 ldr r3,[r3]
 5015 003e 03F40073 	 and r3,r3,#512
 5016 0042 002B     	 cmp r3,#0
 5017 0044 F9D1     	 bne .L338
 5018              	.L334:
1222:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1223:../Libraries/XMCLib/src/xmc4_scu.c ****       /* wait until HIB domain is enabled */
1224:../Libraries/XMCLib/src/xmc4_scu.c ****     }
1225:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1226:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5019              	 .loc 3 1226 0 is_stmt 1
 5020 0046 BD46     	 mov sp,r7
 5021              	.LCFI464:
 5022              	 .cfi_def_cfa_register 13
 5023              	 
 5024 0048 5DF8047B 	 ldr r7,[sp],#4
 5025              	.LCFI465:
 5026              	 .cfi_restore 7
 5027              	 .cfi_def_cfa_offset 0
 5028 004c 7047     	 bx lr
 5029              	.L340:
 5030 004e 00BF     	 .align 2
 5031              	.L339:
 5032 0050 00420050 	 .word 1342194176
 5033 0054 00440050 	 .word 1342194688
 5034              	 .cfi_endproc
 5035              	.LFE253:
 5037              	 .section .text.XMC_SCU_HIB_DisableHibernateDomain,"ax",%progbits
 5038              	 .align 2
 5039              	 .global XMC_SCU_HIB_DisableHibernateDomain
 5040              	 .thumb
 5041              	 .thumb_func
 5043              	XMC_SCU_HIB_DisableHibernateDomain:
 5044              	.LFB254:
1227:../Libraries/XMCLib/src/xmc4_scu.c **** 
1228:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to power down the hibernation domain */
1229:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_DisableHibernateDomain(void)
1230:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5045              	 .loc 3 1230 0
 5046              	 .cfi_startproc
 5047              	 
 5048              	 
 5049              	 
 5050 0000 80B4     	 push {r7}
 5051              	.LCFI466:
 5052              	 .cfi_def_cfa_offset 4
 5053              	 .cfi_offset 7,-4
 5054 0002 00AF     	 add r7,sp,#0
 5055              	.LCFI467:
 5056              	 .cfi_def_cfa_register 7
1231:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Disable hibernate domain */   
1232:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_HIB_Msk;
 5057              	 .loc 3 1232 0
 5058 0004 054B     	 ldr r3,.L342
 5059 0006 0122     	 movs r2,#1
 5060 0008 9A60     	 str r2,[r3,#8]
1233:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Reset of hibernate domain reset */  
1234:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_RESET->RSTSET = (uint32_t)SCU_RESET_RSTSET_HIBRS_Msk;
 5061              	 .loc 3 1234 0
 5062 000a 054B     	 ldr r3,.L342+4
 5063 000c 4FF40072 	 mov r2,#512
 5064 0010 5A60     	 str r2,[r3,#4]
1235:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5065              	 .loc 3 1235 0
 5066 0012 BD46     	 mov sp,r7
 5067              	.LCFI468:
 5068              	 .cfi_def_cfa_register 13
 5069              	 
 5070 0014 5DF8047B 	 ldr r7,[sp],#4
 5071              	.LCFI469:
 5072              	 .cfi_restore 7
 5073              	 .cfi_def_cfa_offset 0
 5074 0018 7047     	 bx lr
 5075              	.L343:
 5076 001a 00BF     	 .align 2
 5077              	.L342:
 5078 001c 00420050 	 .word 1342194176
 5079 0020 00440050 	 .word 1342194688
 5080              	 .cfi_endproc
 5081              	.LFE254:
 5083              	 .section .text.XMC_SCU_HIB_IsHibernateDomainEnabled,"ax",%progbits
 5084              	 .align 2
 5085              	 .global XMC_SCU_HIB_IsHibernateDomainEnabled
 5086              	 .thumb
 5087              	 .thumb_func
 5089              	XMC_SCU_HIB_IsHibernateDomainEnabled:
 5090              	.LFB255:
1236:../Libraries/XMCLib/src/xmc4_scu.c **** 
1237:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to check the hibernation domain is enabled or not */
1238:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_HIB_IsHibernateDomainEnabled(void)
1239:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5091              	 .loc 3 1239 0
 5092              	 .cfi_startproc
 5093              	 
 5094              	 
 5095              	 
 5096 0000 80B4     	 push {r7}
 5097              	.LCFI470:
 5098              	 .cfi_def_cfa_offset 4
 5099              	 .cfi_offset 7,-4
 5100 0002 00AF     	 add r7,sp,#0
 5101              	.LCFI471:
 5102              	 .cfi_def_cfa_register 7
1240:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 5103              	 .loc 3 1240 0
 5104 0004 0B4B     	 ldr r3,.L348
 5105 0006 1B68     	 ldr r3,[r3]
 5106 0008 03F00103 	 and r3,r3,#1
 5107 000c 002B     	 cmp r3,#0
 5108 000e 07D0     	 beq .L345
1241:../Libraries/XMCLib/src/xmc4_scu.c ****           !(bool)(SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk));
 5109              	 .loc 3 1241 0 discriminator 1
 5110 0010 094B     	 ldr r3,.L348+4
 5111 0012 1B68     	 ldr r3,[r3]
 5112 0014 03F40073 	 and r3,r3,#512
1240:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 5113              	 .loc 3 1240 0 discriminator 1
 5114 0018 002B     	 cmp r3,#0
 5115 001a 01D1     	 bne .L345
1240:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 5116              	 .loc 3 1240 0 is_stmt 0 discriminator 3
 5117 001c 0123     	 movs r3,#1
 5118 001e 00E0     	 b .L346
 5119              	.L345:
1240:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 5120              	 .loc 3 1240 0 discriminator 4
 5121 0020 0023     	 movs r3,#0
 5122              	.L346:
1240:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 5123              	 .loc 3 1240 0 discriminator 6
 5124 0022 03F00103 	 and r3,r3,#1
 5125 0026 DBB2     	 uxtb r3,r3
1242:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5126              	 .loc 3 1242 0 is_stmt 1 discriminator 6
 5127 0028 1846     	 mov r0,r3
 5128 002a BD46     	 mov sp,r7
 5129              	.LCFI472:
 5130              	 .cfi_def_cfa_register 13
 5131              	 
 5132 002c 5DF8047B 	 ldr r7,[sp],#4
 5133              	.LCFI473:
 5134              	 .cfi_restore 7
 5135              	 .cfi_def_cfa_offset 0
 5136 0030 7047     	 bx lr
 5137              	.L349:
 5138 0032 00BF     	 .align 2
 5139              	.L348:
 5140 0034 00420050 	 .word 1342194176
 5141 0038 00440050 	 .word 1342194688
 5142              	 .cfi_endproc
 5143              	.LFE255:
 5145              	 .section .text.XMC_SCU_HIB_EnableInternalSlowClock,"ax",%progbits
 5146              	 .align 2
 5147              	 .global XMC_SCU_HIB_EnableInternalSlowClock
 5148              	 .thumb
 5149              	 .thumb_func
 5151              	XMC_SCU_HIB_EnableInternalSlowClock:
 5152              	.LFB256:
1243:../Libraries/XMCLib/src/xmc4_scu.c **** 
1244:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable internal slow clock - fOSI (32.768kHz) in hibernate domain */
1245:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnableInternalSlowClock(void)
1246:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5153              	 .loc 3 1246 0
 5154              	 .cfi_startproc
 5155              	 
 5156              	 
 5157              	 
 5158 0000 80B4     	 push {r7}
 5159              	.LCFI474:
 5160              	 .cfi_def_cfa_offset 4
 5161              	 .cfi_offset 7,-4
 5162 0002 00AF     	 add r7,sp,#0
 5163              	.LCFI475:
 5164              	 .cfi_def_cfa_register 7
1247:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 5165              	 .loc 3 1247 0
 5166 0004 00BF     	 nop
 5167              	.L351:
 5168              	 .loc 3 1247 0 is_stmt 0 discriminator 1
 5169 0006 084B     	 ldr r3,.L352
 5170 0008 D3F8C430 	 ldr r3,[r3,#196]
 5171 000c 03F02003 	 and r3,r3,#32
 5172 0010 002B     	 cmp r3,#0
 5173 0012 F8D1     	 bne .L351
1248:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1249:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCSICTRL register in hibernate domain is ready to accept a write */  
1250:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1251:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCSICTRL &= (uint32_t)~(SCU_HIBERNATE_OSCSICTRL_PWD_Msk);
 5174              	 .loc 3 1251 0 is_stmt 1
 5175 0014 054A     	 ldr r2,.L352+4
 5176 0016 054B     	 ldr r3,.L352+4
 5177 0018 5B69     	 ldr r3,[r3,#20]
 5178 001a 23F00103 	 bic r3,r3,#1
 5179 001e 5361     	 str r3,[r2,#20]
1252:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5180              	 .loc 3 1252 0
 5181 0020 BD46     	 mov sp,r7
 5182              	.LCFI476:
 5183              	 .cfi_def_cfa_register 13
 5184              	 
 5185 0022 5DF8047B 	 ldr r7,[sp],#4
 5186              	.LCFI477:
 5187              	 .cfi_restore 7
 5188              	 .cfi_def_cfa_offset 0
 5189 0026 7047     	 bx lr
 5190              	.L353:
 5191              	 .align 2
 5192              	.L352:
 5193 0028 00400050 	 .word 1342193664
 5194 002c 00430050 	 .word 1342194432
 5195              	 .cfi_endproc
 5196              	.LFE256:
 5198              	 .section .text.XMC_SCU_HIB_DisableInternalSlowClock,"ax",%progbits
 5199              	 .align 2
 5200              	 .global XMC_SCU_HIB_DisableInternalSlowClock
 5201              	 .thumb
 5202              	 .thumb_func
 5204              	XMC_SCU_HIB_DisableInternalSlowClock:
 5205              	.LFB257:
1253:../Libraries/XMCLib/src/xmc4_scu.c **** 
1254:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to disable internal slow clock - fOSI (32.768kHz) in hibernate domain */
1255:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_DisableInternalSlowClock(void)
1256:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5206              	 .loc 3 1256 0
 5207              	 .cfi_startproc
 5208              	 
 5209              	 
 5210              	 
 5211 0000 80B4     	 push {r7}
 5212              	.LCFI478:
 5213              	 .cfi_def_cfa_offset 4
 5214              	 .cfi_offset 7,-4
 5215 0002 00AF     	 add r7,sp,#0
 5216              	.LCFI479:
 5217              	 .cfi_def_cfa_register 7
1257:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 5218              	 .loc 3 1257 0
 5219 0004 00BF     	 nop
 5220              	.L355:
 5221              	 .loc 3 1257 0 is_stmt 0 discriminator 1
 5222 0006 084B     	 ldr r3,.L356
 5223 0008 D3F8C430 	 ldr r3,[r3,#196]
 5224 000c 03F02003 	 and r3,r3,#32
 5225 0010 002B     	 cmp r3,#0
 5226 0012 F8D1     	 bne .L355
1258:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1259:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCSICTRL register in hibernate domain is ready to accept a write */  
1260:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1261:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCSICTRL |= (uint32_t)SCU_HIBERNATE_OSCSICTRL_PWD_Msk;
 5227              	 .loc 3 1261 0 is_stmt 1
 5228 0014 054A     	 ldr r2,.L356+4
 5229 0016 054B     	 ldr r3,.L356+4
 5230 0018 5B69     	 ldr r3,[r3,#20]
 5231 001a 43F00103 	 orr r3,r3,#1
 5232 001e 5361     	 str r3,[r2,#20]
1262:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5233              	 .loc 3 1262 0
 5234 0020 BD46     	 mov sp,r7
 5235              	.LCFI480:
 5236              	 .cfi_def_cfa_register 13
 5237              	 
 5238 0022 5DF8047B 	 ldr r7,[sp],#4
 5239              	.LCFI481:
 5240              	 .cfi_restore 7
 5241              	 .cfi_def_cfa_offset 0
 5242 0026 7047     	 bx lr
 5243              	.L357:
 5244              	 .align 2
 5245              	.L356:
 5246 0028 00400050 	 .word 1342193664
 5247 002c 00430050 	 .word 1342194432
 5248              	 .cfi_endproc
 5249              	.LFE257:
 5251              	 .section .text.XMC_SCU_HIB_ClearEventStatus,"ax",%progbits
 5252              	 .align 2
 5253              	 .global XMC_SCU_HIB_ClearEventStatus
 5254              	 .thumb
 5255              	 .thumb_func
 5257              	XMC_SCU_HIB_ClearEventStatus:
 5258              	.LFB258:
1263:../Libraries/XMCLib/src/xmc4_scu.c **** 
1264:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_ClearEventStatus(int32_t event)
1265:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5259              	 .loc 3 1265 0
 5260              	 .cfi_startproc
 5261              	 
 5262              	 
 5263              	 
 5264 0000 80B4     	 push {r7}
 5265              	.LCFI482:
 5266              	 .cfi_def_cfa_offset 4
 5267              	 .cfi_offset 7,-4
 5268 0002 83B0     	 sub sp,sp,#12
 5269              	.LCFI483:
 5270              	 .cfi_def_cfa_offset 16
 5271 0004 00AF     	 add r7,sp,#0
 5272              	.LCFI484:
 5273              	 .cfi_def_cfa_register 7
 5274 0006 7860     	 str r0,[r7,#4]
1266:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 5275              	 .loc 3 1266 0
 5276 0008 00BF     	 nop
 5277              	.L359:
 5278              	 .loc 3 1266 0 is_stmt 0 discriminator 1
 5279 000a 074B     	 ldr r3,.L360
 5280 000c D3F8C430 	 ldr r3,[r3,#196]
 5281 0010 03F00203 	 and r3,r3,#2
 5282 0014 002B     	 cmp r3,#0
 5283 0016 F8D1     	 bne .L359
1267:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1268:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCLR register in hibernate domain is ready to accept a write */  
1269:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1270:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCLR = event;
 5284              	 .loc 3 1270 0 is_stmt 1
 5285 0018 044A     	 ldr r2,.L360+4
 5286 001a 7B68     	 ldr r3,[r7,#4]
 5287 001c 5360     	 str r3,[r2,#4]
1271:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5288              	 .loc 3 1271 0
 5289 001e 0C37     	 adds r7,r7,#12
 5290              	.LCFI485:
 5291              	 .cfi_def_cfa_offset 4
 5292 0020 BD46     	 mov sp,r7
 5293              	.LCFI486:
 5294              	 .cfi_def_cfa_register 13
 5295              	 
 5296 0022 5DF8047B 	 ldr r7,[sp],#4
 5297              	.LCFI487:
 5298              	 .cfi_restore 7
 5299              	 .cfi_def_cfa_offset 0
 5300 0026 7047     	 bx lr
 5301              	.L361:
 5302              	 .align 2
 5303              	.L360:
 5304 0028 00400050 	 .word 1342193664
 5305 002c 00430050 	 .word 1342194432
 5306              	 .cfi_endproc
 5307              	.LFE258:
 5309              	 .section .text.XMC_SCU_HIB_TriggerEvent,"ax",%progbits
 5310              	 .align 2
 5311              	 .global XMC_SCU_HIB_TriggerEvent
 5312              	 .thumb
 5313              	 .thumb_func
 5315              	XMC_SCU_HIB_TriggerEvent:
 5316              	.LFB259:
1272:../Libraries/XMCLib/src/xmc4_scu.c **** 
1273:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_TriggerEvent(int32_t event)
1274:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5317              	 .loc 3 1274 0
 5318              	 .cfi_startproc
 5319              	 
 5320              	 
 5321              	 
 5322 0000 80B4     	 push {r7}
 5323              	.LCFI488:
 5324              	 .cfi_def_cfa_offset 4
 5325              	 .cfi_offset 7,-4
 5326 0002 83B0     	 sub sp,sp,#12
 5327              	.LCFI489:
 5328              	 .cfi_def_cfa_offset 16
 5329 0004 00AF     	 add r7,sp,#0
 5330              	.LCFI490:
 5331              	 .cfi_def_cfa_register 7
 5332 0006 7860     	 str r0,[r7,#4]
1275:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 5333              	 .loc 3 1275 0
 5334 0008 00BF     	 nop
 5335              	.L363:
 5336              	 .loc 3 1275 0 is_stmt 0 discriminator 1
 5337 000a 074B     	 ldr r3,.L364
 5338 000c D3F8C430 	 ldr r3,[r3,#196]
 5339 0010 03F00403 	 and r3,r3,#4
 5340 0014 002B     	 cmp r3,#0
 5341 0016 F8D1     	 bne .L363
1276:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1277:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDSET register in hibernate domain is ready to accept a write */    
1278:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1279:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDSET = event;
 5342              	 .loc 3 1279 0 is_stmt 1
 5343 0018 044A     	 ldr r2,.L364+4
 5344 001a 7B68     	 ldr r3,[r7,#4]
 5345 001c 9360     	 str r3,[r2,#8]
1280:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5346              	 .loc 3 1280 0
 5347 001e 0C37     	 adds r7,r7,#12
 5348              	.LCFI491:
 5349              	 .cfi_def_cfa_offset 4
 5350 0020 BD46     	 mov sp,r7
 5351              	.LCFI492:
 5352              	 .cfi_def_cfa_register 13
 5353              	 
 5354 0022 5DF8047B 	 ldr r7,[sp],#4
 5355              	.LCFI493:
 5356              	 .cfi_restore 7
 5357              	 .cfi_def_cfa_offset 0
 5358 0026 7047     	 bx lr
 5359              	.L365:
 5360              	 .align 2
 5361              	.L364:
 5362 0028 00400050 	 .word 1342193664
 5363 002c 00430050 	 .word 1342194432
 5364              	 .cfi_endproc
 5365              	.LFE259:
 5367              	 .section .text.XMC_SCU_HIB_EnableEvent,"ax",%progbits
 5368              	 .align 2
 5369              	 .global XMC_SCU_HIB_EnableEvent
 5370              	 .thumb
 5371              	 .thumb_func
 5373              	XMC_SCU_HIB_EnableEvent:
 5374              	.LFB260:
1281:../Libraries/XMCLib/src/xmc4_scu.c **** 
1282:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnableEvent(int32_t event)
1283:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5375              	 .loc 3 1283 0
 5376              	 .cfi_startproc
 5377              	 
 5378              	 
 5379              	 
 5380 0000 80B4     	 push {r7}
 5381              	.LCFI494:
 5382              	 .cfi_def_cfa_offset 4
 5383              	 .cfi_offset 7,-4
 5384 0002 83B0     	 sub sp,sp,#12
 5385              	.LCFI495:
 5386              	 .cfi_def_cfa_offset 16
 5387 0004 00AF     	 add r7,sp,#0
 5388              	.LCFI496:
 5389              	 .cfi_def_cfa_register 7
 5390 0006 7860     	 str r0,[r7,#4]
1284:../Libraries/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1285:../Libraries/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_POSEDGE) << (SCU_HIBERNATE_HDCR_VBATHI_Pos - SCU_HI
1286:../Libraries/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_NEGEDGE) << (SCU_HIBERNATE_HDCR_VBATLO_Pos - SCU_HI
1287:../Libraries/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0HI_Pos -
1288:../Libraries/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0LO_Pos -
1289:../Libraries/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))
1290:../Libraries/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1HI_Pos -
1291:../Libraries/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1LO_Pos -
1292:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1293:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1294:../Libraries/XMCLib/src/xmc4_scu.c **** 
1295:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5391              	 .loc 3 1295 0
 5392 0008 00BF     	 nop
 5393              	.L367:
 5394              	 .loc 3 1295 0 is_stmt 0 discriminator 1
 5395 000a 094B     	 ldr r3,.L368
 5396 000c D3F8C430 	 ldr r3,[r3,#196]
 5397 0010 03F00803 	 and r3,r3,#8
 5398 0014 002B     	 cmp r3,#0
 5399 0016 F8D1     	 bne .L367
1296:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1297:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1298:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1299:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR |= event;
 5400              	 .loc 3 1299 0 is_stmt 1
 5401 0018 0649     	 ldr r1,.L368+4
 5402 001a 064B     	 ldr r3,.L368+4
 5403 001c DA68     	 ldr r2,[r3,#12]
 5404 001e 7B68     	 ldr r3,[r7,#4]
 5405 0020 1343     	 orrs r3,r3,r2
 5406 0022 CB60     	 str r3,[r1,#12]
1300:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5407              	 .loc 3 1300 0
 5408 0024 0C37     	 adds r7,r7,#12
 5409              	.LCFI497:
 5410              	 .cfi_def_cfa_offset 4
 5411 0026 BD46     	 mov sp,r7
 5412              	.LCFI498:
 5413              	 .cfi_def_cfa_register 13
 5414              	 
 5415 0028 5DF8047B 	 ldr r7,[sp],#4
 5416              	.LCFI499:
 5417              	 .cfi_restore 7
 5418              	 .cfi_def_cfa_offset 0
 5419 002c 7047     	 bx lr
 5420              	.L369:
 5421 002e 00BF     	 .align 2
 5422              	.L368:
 5423 0030 00400050 	 .word 1342193664
 5424 0034 00430050 	 .word 1342194432
 5425              	 .cfi_endproc
 5426              	.LFE260:
 5428              	 .section .text.XMC_SCU_HIB_DisableEvent,"ax",%progbits
 5429              	 .align 2
 5430              	 .global XMC_SCU_HIB_DisableEvent
 5431              	 .thumb
 5432              	 .thumb_func
 5434              	XMC_SCU_HIB_DisableEvent:
 5435              	.LFB261:
1301:../Libraries/XMCLib/src/xmc4_scu.c **** 
1302:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_DisableEvent(int32_t event)
1303:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5436              	 .loc 3 1303 0
 5437              	 .cfi_startproc
 5438              	 
 5439              	 
 5440              	 
 5441 0000 80B4     	 push {r7}
 5442              	.LCFI500:
 5443              	 .cfi_def_cfa_offset 4
 5444              	 .cfi_offset 7,-4
 5445 0002 83B0     	 sub sp,sp,#12
 5446              	.LCFI501:
 5447              	 .cfi_def_cfa_offset 16
 5448 0004 00AF     	 add r7,sp,#0
 5449              	.LCFI502:
 5450              	 .cfi_def_cfa_register 7
 5451 0006 7860     	 str r0,[r7,#4]
1304:../Libraries/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1305:../Libraries/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_POSEDGE) << (SCU_HIBERNATE_HDCR_VBATHI_Pos - SCU_HI
1306:../Libraries/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_NEGEDGE) << (SCU_HIBERNATE_HDCR_VBATLO_Pos - SCU_HI
1307:../Libraries/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0HI_Pos -
1308:../Libraries/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0LO_Pos -
1309:../Libraries/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))
1310:../Libraries/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1HI_Pos -
1311:../Libraries/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1LO_Pos -
1312:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1313:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1314:../Libraries/XMCLib/src/xmc4_scu.c **** 
1315:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5452              	 .loc 3 1315 0
 5453 0008 00BF     	 nop
 5454              	.L371:
 5455              	 .loc 3 1315 0 is_stmt 0 discriminator 1
 5456 000a 094B     	 ldr r3,.L372
 5457 000c D3F8C430 	 ldr r3,[r3,#196]
 5458 0010 03F00803 	 and r3,r3,#8
 5459 0014 002B     	 cmp r3,#0
 5460 0016 F8D1     	 bne .L371
1316:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1317:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1318:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1319:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR &= ~event;
 5461              	 .loc 3 1319 0 is_stmt 1
 5462 0018 0649     	 ldr r1,.L372+4
 5463 001a 064B     	 ldr r3,.L372+4
 5464 001c DB68     	 ldr r3,[r3,#12]
 5465 001e 7A68     	 ldr r2,[r7,#4]
 5466 0020 D243     	 mvns r2,r2
 5467 0022 1340     	 ands r3,r3,r2
 5468 0024 CB60     	 str r3,[r1,#12]
1320:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5469              	 .loc 3 1320 0
 5470 0026 0C37     	 adds r7,r7,#12
 5471              	.LCFI503:
 5472              	 .cfi_def_cfa_offset 4
 5473 0028 BD46     	 mov sp,r7
 5474              	.LCFI504:
 5475              	 .cfi_def_cfa_register 13
 5476              	 
 5477 002a 5DF8047B 	 ldr r7,[sp],#4
 5478              	.LCFI505:
 5479              	 .cfi_restore 7
 5480              	 .cfi_def_cfa_offset 0
 5481 002e 7047     	 bx lr
 5482              	.L373:
 5483              	 .align 2
 5484              	.L372:
 5485 0030 00400050 	 .word 1342193664
 5486 0034 00430050 	 .word 1342194432
 5487              	 .cfi_endproc
 5488              	.LFE261:
 5490              	 .section .text.XMC_SCU_HIB_EnterHibernateState,"ax",%progbits
 5491              	 .align 2
 5492              	 .global XMC_SCU_HIB_EnterHibernateState
 5493              	 .thumb
 5494              	 .thumb_func
 5496              	XMC_SCU_HIB_EnterHibernateState:
 5497              	.LFB262:
1321:../Libraries/XMCLib/src/xmc4_scu.c **** 
1322:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnterHibernateState(void) 
1323:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5498              	 .loc 3 1323 0
 5499              	 .cfi_startproc
 5500              	 
 5501              	 
 5502              	 
 5503 0000 80B4     	 push {r7}
 5504              	.LCFI506:
 5505              	 .cfi_def_cfa_offset 4
 5506              	 .cfi_offset 7,-4
 5507 0002 00AF     	 add r7,sp,#0
 5508              	.LCFI507:
 5509              	 .cfi_def_cfa_register 7
1324:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5510              	 .loc 3 1324 0
 5511 0004 00BF     	 nop
 5512              	.L375:
 5513              	 .loc 3 1324 0 is_stmt 0 discriminator 1
 5514 0006 084B     	 ldr r3,.L376
 5515 0008 D3F8C430 	 ldr r3,[r3,#196]
 5516 000c 03F00803 	 and r3,r3,#8
 5517 0010 002B     	 cmp r3,#0
 5518 0012 F8D1     	 bne .L375
1325:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1326:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1327:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1328:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_HIB_Msk;
 5519              	 .loc 3 1328 0 is_stmt 1
 5520 0014 054A     	 ldr r2,.L376+4
 5521 0016 054B     	 ldr r3,.L376+4
 5522 0018 DB68     	 ldr r3,[r3,#12]
 5523 001a 43F01003 	 orr r3,r3,#16
 5524 001e D360     	 str r3,[r2,#12]
1329:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5525              	 .loc 3 1329 0
 5526 0020 BD46     	 mov sp,r7
 5527              	.LCFI508:
 5528              	 .cfi_def_cfa_register 13
 5529              	 
 5530 0022 5DF8047B 	 ldr r7,[sp],#4
 5531              	.LCFI509:
 5532              	 .cfi_restore 7
 5533              	 .cfi_def_cfa_offset 0
 5534 0026 7047     	 bx lr
 5535              	.L377:
 5536              	 .align 2
 5537              	.L376:
 5538 0028 00400050 	 .word 1342193664
 5539 002c 00430050 	 .word 1342194432
 5540              	 .cfi_endproc
 5541              	.LFE262:
 5543              	 .section .text.XMC_SCU_HIB_EnterHibernateStateEx,"ax",%progbits
 5544              	 .align 2
 5545              	 .global XMC_SCU_HIB_EnterHibernateStateEx
 5546              	 .thumb
 5547              	 .thumb_func
 5549              	XMC_SCU_HIB_EnterHibernateStateEx:
 5550              	.LFB263:
1330:../Libraries/XMCLib/src/xmc4_scu.c **** 
1331:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnterHibernateStateEx(XMC_SCU_HIB_HIBERNATE_MODE_t mode)
1332:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5551              	 .loc 3 1332 0
 5552              	 .cfi_startproc
 5553              	 
 5554              	 
 5555 0000 80B5     	 push {r7,lr}
 5556              	.LCFI510:
 5557              	 .cfi_def_cfa_offset 8
 5558              	 .cfi_offset 7,-8
 5559              	 .cfi_offset 14,-4
 5560 0002 82B0     	 sub sp,sp,#8
 5561              	.LCFI511:
 5562              	 .cfi_def_cfa_offset 16
 5563 0004 00AF     	 add r7,sp,#0
 5564              	.LCFI512:
 5565              	 .cfi_def_cfa_register 7
 5566 0006 0346     	 mov r3,r0
 5567 0008 FB71     	 strb r3,[r7,#7]
1333:../Libraries/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_HIB_HIBERNATE_MODE_EXTERNAL)
 5568              	 .loc 3 1333 0
 5569 000a FB79     	 ldrb r3,[r7,#7]
 5570 000c 002B     	 cmp r3,#0
 5571 000e 01D1     	 bne .L378
1334:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1335:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_HIB_EnterHibernateState();
 5572              	 .loc 3 1335 0
 5573 0010 FFF7FEFF 	 bl XMC_SCU_HIB_EnterHibernateState
 5574              	.L378:
1336:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1337:../Libraries/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1338:../Libraries/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_HIB_HIBERNATE_MODE_INTERNAL)
1339:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1340:../Libraries/XMCLib/src/xmc4_scu.c ****     while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HINTSET_Msk)
1341:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1342:../Libraries/XMCLib/src/xmc4_scu.c ****       /* Wait until HDCR register in hibernate domain is ready to accept a write */
1343:../Libraries/XMCLib/src/xmc4_scu.c ****     }
1344:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HINTSET = SCU_HIBERNATE_HINTSET_HIBNINT_Msk;
1345:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1346:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1347:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5575              	 .loc 3 1347 0
 5576 0014 0837     	 adds r7,r7,#8
 5577              	.LCFI513:
 5578              	 .cfi_def_cfa_offset 8
 5579 0016 BD46     	 mov sp,r7
 5580              	.LCFI514:
 5581              	 .cfi_def_cfa_register 13
 5582              	 
 5583 0018 80BD     	 pop {r7,pc}
 5584              	 .cfi_endproc
 5585              	.LFE263:
 5587 001a 00BF     	 .section .text.XMC_SCU_HIB_SetWakeupTriggerInput,"ax",%progbits
 5588              	 .align 2
 5589              	 .global XMC_SCU_HIB_SetWakeupTriggerInput
 5590              	 .thumb
 5591              	 .thumb_func
 5593              	XMC_SCU_HIB_SetWakeupTriggerInput:
 5594              	.LFB264:
1348:../Libraries/XMCLib/src/xmc4_scu.c **** 
1349:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetWakeupTriggerInput(XMC_SCU_HIB_IO_t pin)
1350:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5595              	 .loc 3 1350 0
 5596              	 .cfi_startproc
 5597              	 
 5598              	 
 5599              	 
 5600 0000 80B4     	 push {r7}
 5601              	.LCFI515:
 5602              	 .cfi_def_cfa_offset 4
 5603              	 .cfi_offset 7,-4
 5604 0002 83B0     	 sub sp,sp,#12
 5605              	.LCFI516:
 5606              	 .cfi_def_cfa_offset 16
 5607 0004 00AF     	 add r7,sp,#0
 5608              	.LCFI517:
 5609              	 .cfi_def_cfa_register 7
 5610 0006 0346     	 mov r3,r0
 5611 0008 FB71     	 strb r3,[r7,#7]
1351:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5612              	 .loc 3 1351 0
 5613 000a 00BF     	 nop
 5614              	.L381:
 5615              	 .loc 3 1351 0 is_stmt 0 discriminator 1
 5616 000c 0D4B     	 ldr r3,.L384
 5617 000e D3F8C430 	 ldr r3,[r3,#196]
 5618 0012 03F00803 	 and r3,r3,#8
 5619 0016 002B     	 cmp r3,#0
 5620 0018 F8D1     	 bne .L381
1352:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1353:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1354:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1355:../Libraries/XMCLib/src/xmc4_scu.c **** 
1356:../Libraries/XMCLib/src/xmc4_scu.c ****   if (pin == XMC_SCU_HIB_IO_0)
 5621              	 .loc 3 1356 0 is_stmt 1
 5622 001a FB79     	 ldrb r3,[r7,#7]
 5623 001c 002B     	 cmp r3,#0
 5624 001e 06D1     	 bne .L382
1357:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1358:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_WKUPSEL_Msk;
 5625              	 .loc 3 1358 0
 5626 0020 094A     	 ldr r2,.L384+4
 5627 0022 094B     	 ldr r3,.L384+4
 5628 0024 DB68     	 ldr r3,[r3,#12]
 5629 0026 43F48073 	 orr r3,r3,#256
 5630 002a D360     	 str r3,[r2,#12]
 5631 002c 05E0     	 b .L380
 5632              	.L382:
1359:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1360:../Libraries/XMCLib/src/xmc4_scu.c ****   else
1361:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1362:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_WKUPSEL_Msk; 
 5633              	 .loc 3 1362 0
 5634 002e 064A     	 ldr r2,.L384+4
 5635 0030 054B     	 ldr r3,.L384+4
 5636 0032 DB68     	 ldr r3,[r3,#12]
 5637 0034 23F48073 	 bic r3,r3,#256
 5638 0038 D360     	 str r3,[r2,#12]
 5639              	.L380:
1363:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1364:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5640              	 .loc 3 1364 0
 5641 003a 0C37     	 adds r7,r7,#12
 5642              	.LCFI518:
 5643              	 .cfi_def_cfa_offset 4
 5644 003c BD46     	 mov sp,r7
 5645              	.LCFI519:
 5646              	 .cfi_def_cfa_register 13
 5647              	 
 5648 003e 5DF8047B 	 ldr r7,[sp],#4
 5649              	.LCFI520:
 5650              	 .cfi_restore 7
 5651              	 .cfi_def_cfa_offset 0
 5652 0042 7047     	 bx lr
 5653              	.L385:
 5654              	 .align 2
 5655              	.L384:
 5656 0044 00400050 	 .word 1342193664
 5657 0048 00430050 	 .word 1342194432
 5658              	 .cfi_endproc
 5659              	.LFE264:
 5661              	 .section .text.XMC_SCU_HIB_SetPinMode,"ax",%progbits
 5662              	 .align 2
 5663              	 .global XMC_SCU_HIB_SetPinMode
 5664              	 .thumb
 5665              	 .thumb_func
 5667              	XMC_SCU_HIB_SetPinMode:
 5668              	.LFB265:
1365:../Libraries/XMCLib/src/xmc4_scu.c **** 
1366:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetPinMode(XMC_SCU_HIB_IO_t pin, XMC_SCU_HIB_PIN_MODE_t mode)
1367:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5669              	 .loc 3 1367 0
 5670              	 .cfi_startproc
 5671              	 
 5672              	 
 5673              	 
 5674 0000 80B4     	 push {r7}
 5675              	.LCFI521:
 5676              	 .cfi_def_cfa_offset 4
 5677              	 .cfi_offset 7,-4
 5678 0002 83B0     	 sub sp,sp,#12
 5679              	.LCFI522:
 5680              	 .cfi_def_cfa_offset 16
 5681 0004 00AF     	 add r7,sp,#0
 5682              	.LCFI523:
 5683              	 .cfi_def_cfa_register 7
 5684 0006 0346     	 mov r3,r0
 5685 0008 3960     	 str r1,[r7]
 5686 000a FB71     	 strb r3,[r7,#7]
1368:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5687              	 .loc 3 1368 0
 5688 000c 00BF     	 nop
 5689              	.L387:
 5690              	 .loc 3 1368 0 is_stmt 0 discriminator 1
 5691 000e 0F4B     	 ldr r3,.L388
 5692 0010 D3F8C430 	 ldr r3,[r3,#196]
 5693 0014 03F00803 	 and r3,r3,#8
 5694 0018 002B     	 cmp r3,#0
 5695 001a F8D1     	 bne .L387
1369:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1370:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1371:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1372:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0SEL_Msk << (SCU_HIBERNATE
 5696              	 .loc 3 1372 0 is_stmt 1
 5697 001c 0C49     	 ldr r1,.L388+4
 5698 001e 0C4B     	 ldr r3,.L388+4
 5699 0020 DA68     	 ldr r2,[r3,#12]
 5700 0022 FB79     	 ldrb r3,[r7,#7]
 5701 0024 9B00     	 lsls r3,r3,#2
 5702 0026 1846     	 mov r0,r3
 5703 0028 4FF47023 	 mov r3,#983040
 5704 002c 8340     	 lsls r3,r3,r0
 5705 002e DB43     	 mvns r3,r3
 5706 0030 1A40     	 ands r2,r2,r3
1373:../Libraries/XMCLib/src/xmc4_scu.c ****                         (mode << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin));
 5707              	 .loc 3 1373 0
 5708 0032 FB79     	 ldrb r3,[r7,#7]
 5709 0034 9B00     	 lsls r3,r3,#2
1372:../Libraries/XMCLib/src/xmc4_scu.c ****                         (mode << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin));
 5710              	 .loc 3 1372 0
 5711 0036 1846     	 mov r0,r3
 5712              	 .loc 3 1373 0
 5713 0038 3B68     	 ldr r3,[r7]
 5714 003a 8340     	 lsls r3,r3,r0
1372:../Libraries/XMCLib/src/xmc4_scu.c ****                         (mode << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin));
 5715              	 .loc 3 1372 0
 5716 003c 1343     	 orrs r3,r3,r2
 5717 003e CB60     	 str r3,[r1,#12]
1374:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5718              	 .loc 3 1374 0
 5719 0040 0C37     	 adds r7,r7,#12
 5720              	.LCFI524:
 5721              	 .cfi_def_cfa_offset 4
 5722 0042 BD46     	 mov sp,r7
 5723              	.LCFI525:
 5724              	 .cfi_def_cfa_register 13
 5725              	 
 5726 0044 5DF8047B 	 ldr r7,[sp],#4
 5727              	.LCFI526:
 5728              	 .cfi_restore 7
 5729              	 .cfi_def_cfa_offset 0
 5730 0048 7047     	 bx lr
 5731              	.L389:
 5732 004a 00BF     	 .align 2
 5733              	.L388:
 5734 004c 00400050 	 .word 1342193664
 5735 0050 00430050 	 .word 1342194432
 5736              	 .cfi_endproc
 5737              	.LFE265:
 5739              	 .section .text.XMC_SCU_HIB_SetPinOutputLevel,"ax",%progbits
 5740              	 .align 2
 5741              	 .global XMC_SCU_HIB_SetPinOutputLevel
 5742              	 .thumb
 5743              	 .thumb_func
 5745              	XMC_SCU_HIB_SetPinOutputLevel:
 5746              	.LFB266:
1375:../Libraries/XMCLib/src/xmc4_scu.c **** 
1376:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetPinOutputLevel(XMC_SCU_HIB_IO_t pin, XMC_SCU_HIB_IO_OUTPUT_LEVEL_t level)
1377:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5747              	 .loc 3 1377 0
 5748              	 .cfi_startproc
 5749              	 
 5750              	 
 5751              	 
 5752 0000 80B4     	 push {r7}
 5753              	.LCFI527:
 5754              	 .cfi_def_cfa_offset 4
 5755              	 .cfi_offset 7,-4
 5756 0002 83B0     	 sub sp,sp,#12
 5757              	.LCFI528:
 5758              	 .cfi_def_cfa_offset 16
 5759 0004 00AF     	 add r7,sp,#0
 5760              	.LCFI529:
 5761              	 .cfi_def_cfa_register 7
 5762 0006 0346     	 mov r3,r0
 5763 0008 0A46     	 mov r2,r1
 5764 000a FB71     	 strb r3,[r7,#7]
 5765 000c 1346     	 mov r3,r2
 5766 000e BB80     	 strh r3,[r7,#4]
1378:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5767              	 .loc 3 1378 0
 5768 0010 00BF     	 nop
 5769              	.L391:
 5770              	 .loc 3 1378 0 is_stmt 0 discriminator 1
 5771 0012 0E4B     	 ldr r3,.L392
 5772 0014 D3F8C430 	 ldr r3,[r3,#196]
 5773 0018 03F00803 	 and r3,r3,#8
 5774 001c 002B     	 cmp r3,#0
 5775 001e F8D1     	 bne .L391
1379:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1380:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1381:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1382:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0POL_Msk << pin)) |
 5776              	 .loc 3 1382 0 is_stmt 1
 5777 0020 0B48     	 ldr r0,.L392+4
 5778 0022 0B4B     	 ldr r3,.L392+4
 5779 0024 DA68     	 ldr r2,[r3,#12]
 5780 0026 FB79     	 ldrb r3,[r7,#7]
 5781 0028 4FF48051 	 mov r1,#4096
 5782 002c 01FA03F3 	 lsl r3,r1,r3
 5783 0030 DB43     	 mvns r3,r3
 5784 0032 1340     	 ands r3,r3,r2
1383:../Libraries/XMCLib/src/xmc4_scu.c ****                         (level << pin);
 5785              	 .loc 3 1383 0
 5786 0034 B988     	 ldrh r1,[r7,#4]
 5787 0036 FA79     	 ldrb r2,[r7,#7]
 5788 0038 01FA02F2 	 lsl r2,r1,r2
1382:../Libraries/XMCLib/src/xmc4_scu.c ****                         (level << pin);
 5789              	 .loc 3 1382 0
 5790 003c 1343     	 orrs r3,r3,r2
 5791 003e C360     	 str r3,[r0,#12]
1384:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5792              	 .loc 3 1384 0
 5793 0040 0C37     	 adds r7,r7,#12
 5794              	.LCFI530:
 5795              	 .cfi_def_cfa_offset 4
 5796 0042 BD46     	 mov sp,r7
 5797              	.LCFI531:
 5798              	 .cfi_def_cfa_register 13
 5799              	 
 5800 0044 5DF8047B 	 ldr r7,[sp],#4
 5801              	.LCFI532:
 5802              	 .cfi_restore 7
 5803              	 .cfi_def_cfa_offset 0
 5804 0048 7047     	 bx lr
 5805              	.L393:
 5806 004a 00BF     	 .align 2
 5807              	.L392:
 5808 004c 00400050 	 .word 1342193664
 5809 0050 00430050 	 .word 1342194432
 5810              	 .cfi_endproc
 5811              	.LFE266:
 5813              	 .section .text.XMC_SCU_HIB_SetInput0,"ax",%progbits
 5814              	 .align 2
 5815              	 .global XMC_SCU_HIB_SetInput0
 5816              	 .thumb
 5817              	 .thumb_func
 5819              	XMC_SCU_HIB_SetInput0:
 5820              	.LFB267:
1385:../Libraries/XMCLib/src/xmc4_scu.c **** 
1386:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetInput0(XMC_SCU_HIB_IO_t pin)
1387:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5821              	 .loc 3 1387 0
 5822              	 .cfi_startproc
 5823              	 
 5824              	 
 5825              	 
 5826 0000 80B4     	 push {r7}
 5827              	.LCFI533:
 5828              	 .cfi_def_cfa_offset 4
 5829              	 .cfi_offset 7,-4
 5830 0002 83B0     	 sub sp,sp,#12
 5831              	.LCFI534:
 5832              	 .cfi_def_cfa_offset 16
 5833 0004 00AF     	 add r7,sp,#0
 5834              	.LCFI535:
 5835              	 .cfi_def_cfa_register 7
 5836 0006 0346     	 mov r3,r0
 5837 0008 FB71     	 strb r3,[r7,#7]
1388:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5838              	 .loc 3 1388 0
 5839 000a 00BF     	 nop
 5840              	.L395:
 5841              	 .loc 3 1388 0 is_stmt 0 discriminator 1
 5842 000c 0D4B     	 ldr r3,.L398
 5843 000e D3F8C430 	 ldr r3,[r3,#196]
 5844 0012 03F00803 	 and r3,r3,#8
 5845 0016 002B     	 cmp r3,#0
 5846 0018 F8D1     	 bne .L395
1389:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1390:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1391:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1392:../Libraries/XMCLib/src/xmc4_scu.c **** 
1393:../Libraries/XMCLib/src/xmc4_scu.c ****   if (pin == XMC_SCU_HIB_IO_0)
 5847              	 .loc 3 1393 0 is_stmt 1
 5848 001a FB79     	 ldrb r3,[r7,#7]
 5849 001c 002B     	 cmp r3,#0
 5850 001e 06D1     	 bne .L396
1394:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1395:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_GPI0SEL_Msk;
 5851              	 .loc 3 1395 0
 5852 0020 094A     	 ldr r2,.L398+4
 5853 0022 094B     	 ldr r3,.L398+4
 5854 0024 DB68     	 ldr r3,[r3,#12]
 5855 0026 43F48063 	 orr r3,r3,#1024
 5856 002a D360     	 str r3,[r2,#12]
 5857 002c 05E0     	 b .L394
 5858              	.L396:
1396:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1397:../Libraries/XMCLib/src/xmc4_scu.c ****   else
1398:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1399:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_GPI0SEL_Msk; 
 5859              	 .loc 3 1399 0
 5860 002e 064A     	 ldr r2,.L398+4
 5861 0030 054B     	 ldr r3,.L398+4
 5862 0032 DB68     	 ldr r3,[r3,#12]
 5863 0034 23F48063 	 bic r3,r3,#1024
 5864 0038 D360     	 str r3,[r2,#12]
 5865              	.L394:
1400:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1401:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5866              	 .loc 3 1401 0
 5867 003a 0C37     	 adds r7,r7,#12
 5868              	.LCFI536:
 5869              	 .cfi_def_cfa_offset 4
 5870 003c BD46     	 mov sp,r7
 5871              	.LCFI537:
 5872              	 .cfi_def_cfa_register 13
 5873              	 
 5874 003e 5DF8047B 	 ldr r7,[sp],#4
 5875              	.LCFI538:
 5876              	 .cfi_restore 7
 5877              	 .cfi_def_cfa_offset 0
 5878 0042 7047     	 bx lr
 5879              	.L399:
 5880              	 .align 2
 5881              	.L398:
 5882 0044 00400050 	 .word 1342193664
 5883 0048 00430050 	 .word 1342194432
 5884              	 .cfi_endproc
 5885              	.LFE267:
 5887              	 .section .text.XMC_SCU_HIB_SetSR0Input,"ax",%progbits
 5888              	 .align 2
 5889              	 .global XMC_SCU_HIB_SetSR0Input
 5890              	 .thumb
 5891              	 .thumb_func
 5893              	XMC_SCU_HIB_SetSR0Input:
 5894              	.LFB268:
1402:../Libraries/XMCLib/src/xmc4_scu.c **** 
1403:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetSR0Input(XMC_SCU_HIB_SR0_INPUT_t input)
1404:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5895              	 .loc 3 1404 0
 5896              	 .cfi_startproc
 5897              	 
 5898              	 
 5899              	 
 5900 0000 80B4     	 push {r7}
 5901              	.LCFI539:
 5902              	 .cfi_def_cfa_offset 4
 5903              	 .cfi_offset 7,-4
 5904 0002 83B0     	 sub sp,sp,#12
 5905              	.LCFI540:
 5906              	 .cfi_def_cfa_offset 16
 5907 0004 00AF     	 add r7,sp,#0
 5908              	.LCFI541:
 5909              	 .cfi_def_cfa_register 7
 5910 0006 0346     	 mov r3,r0
 5911 0008 FB80     	 strh r3,[r7,#6]
1405:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5912              	 .loc 3 1405 0
 5913 000a 00BF     	 nop
 5914              	.L401:
 5915              	 .loc 3 1405 0 is_stmt 0 discriminator 1
 5916 000c 094B     	 ldr r3,.L402
 5917 000e D3F8C430 	 ldr r3,[r3,#196]
 5918 0012 03F00803 	 and r3,r3,#8
 5919 0016 002B     	 cmp r3,#0
 5920 0018 F8D1     	 bne .L401
1406:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1407:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1408:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1409:../Libraries/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1410:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk | SCU_HIB
1411:../Libraries/XMCLib/src/xmc4_scu.c **** #else
1412:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk)) | 
 5921              	 .loc 3 1412 0 is_stmt 1
 5922 001a 0749     	 ldr r1,.L402+4
 5923 001c 064B     	 ldr r3,.L402+4
 5924 001e DB68     	 ldr r3,[r3,#12]
 5925 0020 23F48062 	 bic r2,r3,#1024
 5926 0024 FB88     	 ldrh r3,[r7,#6]
 5927 0026 1343     	 orrs r3,r3,r2
 5928 0028 CB60     	 str r3,[r1,#12]
1413:../Libraries/XMCLib/src/xmc4_scu.c **** #endif  
1414:../Libraries/XMCLib/src/xmc4_scu.c ****                         input;
1415:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5929              	 .loc 3 1415 0
 5930 002a 0C37     	 adds r7,r7,#12
 5931              	.LCFI542:
 5932              	 .cfi_def_cfa_offset 4
 5933 002c BD46     	 mov sp,r7
 5934              	.LCFI543:
 5935              	 .cfi_def_cfa_register 13
 5936              	 
 5937 002e 5DF8047B 	 ldr r7,[sp],#4
 5938              	.LCFI544:
 5939              	 .cfi_restore 7
 5940              	 .cfi_def_cfa_offset 0
 5941 0032 7047     	 bx lr
 5942              	.L403:
 5943              	 .align 2
 5944              	.L402:
 5945 0034 00400050 	 .word 1342193664
 5946 0038 00430050 	 .word 1342194432
 5947              	 .cfi_endproc
 5948              	.LFE268:
 5950              	 .section .text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable,"ax",%progbits
 5951              	 .align 2
 5952              	 .global XMC_SCU_CLOCK_IsLowPowerOscillatorStable
 5953              	 .thumb
 5954              	 .thumb_func
 5956              	XMC_SCU_CLOCK_IsLowPowerOscillatorStable:
 5957              	.LFB269:
1416:../Libraries/XMCLib/src/xmc4_scu.c **** 
1417:../Libraries/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1418:../Libraries/XMCLib/src/xmc4_scu.c **** 
1419:../Libraries/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100))
1420:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetSR1Input(XMC_SCU_HIB_SR1_INPUT_t input)
1421:../Libraries/XMCLib/src/xmc4_scu.c **** {
1422:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
1423:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1424:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1425:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1426:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk | SCU_HIB
1427:../Libraries/XMCLib/src/xmc4_scu.c ****                         input;
1428:../Libraries/XMCLib/src/xmc4_scu.c **** }
1429:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1430:../Libraries/XMCLib/src/xmc4_scu.c **** 
1431:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetInput(XMC_SCU_HIB_LPAC_INPUT_t input)
1432:../Libraries/XMCLib/src/xmc4_scu.c **** {
1433:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCONF_Msk)
1434:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1435:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1436:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1437:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCONF = (SCU_HIBERNATE->LPACCONF &  (uint32_t)~SCU_HIBERNATE_LPACCONF_CMPEN_Msk
1438:../Libraries/XMCLib/src/xmc4_scu.c ****                             input;
1439:../Libraries/XMCLib/src/xmc4_scu.c **** }
1440:../Libraries/XMCLib/src/xmc4_scu.c **** 
1441:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetTrigger(XMC_SCU_HIB_LPAC_TRIGGER_t trigger)
1442:../Libraries/XMCLib/src/xmc4_scu.c **** {
1443:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCONF_Msk)
1444:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1445:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1446:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1447:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCONF = (SCU_HIBERNATE->LPACCONF &  (uint32_t)~SCU_HIBERNATE_LPACCONF_TRIGSEL_M
1448:../Libraries/XMCLib/src/xmc4_scu.c ****                             trigger;
1449:../Libraries/XMCLib/src/xmc4_scu.c **** }
1450:../Libraries/XMCLib/src/xmc4_scu.c **** 
1451:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetTiming(bool enable_delay, uint16_t interval_count, uint8_t settle_count)
1452:../Libraries/XMCLib/src/xmc4_scu.c **** {
1453:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t config = 0;
1454:../Libraries/XMCLib/src/xmc4_scu.c **** 
1455:../Libraries/XMCLib/src/xmc4_scu.c ****   if (enable_delay)
1456:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1457:../Libraries/XMCLib/src/xmc4_scu.c ****     config = SCU_HIBERNATE_LPACCONF_CONVDEL_Msk;
1458:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1459:../Libraries/XMCLib/src/xmc4_scu.c **** 
1460:../Libraries/XMCLib/src/xmc4_scu.c ****   config |= interval_count << SCU_HIBERNATE_LPACCONF_INTERVCNT_Pos;
1461:../Libraries/XMCLib/src/xmc4_scu.c ****   config |= settle_count << SCU_HIBERNATE_LPACCONF_SETTLECNT_Pos;
1462:../Libraries/XMCLib/src/xmc4_scu.c **** 
1463:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCONF_Msk)
1464:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1465:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1466:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1467:../Libraries/XMCLib/src/xmc4_scu.c **** 
1468:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCONF = (SCU_HIBERNATE->LPACCONF &  (uint32_t)~(SCU_HIBERNATE_LPACCONF_CONVDEL_
1469:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                     SCU_HIBERNATE_LPACCONF_INTERVCN
1470:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                     SCU_HIBERNATE_LPACCONF_SETTLECN
1471:../Libraries/XMCLib/src/xmc4_scu.c ****                             config;
1472:../Libraries/XMCLib/src/xmc4_scu.c **** 
1473:../Libraries/XMCLib/src/xmc4_scu.c **** }
1474:../Libraries/XMCLib/src/xmc4_scu.c **** 
1475:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetVBATThresholds(uint8_t lower, uint8_t upper)
1476:../Libraries/XMCLib/src/xmc4_scu.c **** {
1477:../Libraries/XMCLib/src/xmc4_scu.c **** 
1478:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACTH0_Msk)
1479:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1480:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1481:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1482:../Libraries/XMCLib/src/xmc4_scu.c **** 
1483:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACTH0 = (lower << SCU_HIBERNATE_LPACTH0_VBATLO_Pos) | (upper << SCU_HIBERNATE_LP
1484:../Libraries/XMCLib/src/xmc4_scu.c **** 
1485:../Libraries/XMCLib/src/xmc4_scu.c **** 
1486:../Libraries/XMCLib/src/xmc4_scu.c **** 
1487:../Libraries/XMCLib/src/xmc4_scu.c **** }
1488:../Libraries/XMCLib/src/xmc4_scu.c **** 
1489:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetHIBIO0Thresholds(uint8_t lower, uint8_t upper)
1490:../Libraries/XMCLib/src/xmc4_scu.c **** {
1491:../Libraries/XMCLib/src/xmc4_scu.c **** 
1492:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACTH1_Msk)
1493:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1494:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1495:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1496:../Libraries/XMCLib/src/xmc4_scu.c **** 
1497:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACTH1 = (SCU_HIBERNATE->LPACTH1 & (uint32_t)~(SCU_HIBERNATE_LPACTH1_AHIBIO0LO_Ms
1498:../Libraries/XMCLib/src/xmc4_scu.c ****                            (lower << SCU_HIBERNATE_LPACTH1_AHIBIO0LO_Pos) |
1499:../Libraries/XMCLib/src/xmc4_scu.c ****                            (upper << SCU_HIBERNATE_LPACTH1_AHIBIO0HI_Pos);
1500:../Libraries/XMCLib/src/xmc4_scu.c **** 
1501:../Libraries/XMCLib/src/xmc4_scu.c **** }
1502:../Libraries/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100))
1503:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetHIBIO1Thresholds(uint8_t lower, uint8_t upper)
1504:../Libraries/XMCLib/src/xmc4_scu.c **** {
1505:../Libraries/XMCLib/src/xmc4_scu.c **** 
1506:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACTH1_Msk)
1507:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1508:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1509:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1510:../Libraries/XMCLib/src/xmc4_scu.c **** 
1511:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACTH1 = (SCU_HIBERNATE->LPACTH1 & (uint32_t)~(SCU_HIBERNATE_LPACTH1_AHIBIO1LO_Ms
1512:../Libraries/XMCLib/src/xmc4_scu.c ****                            (lower << SCU_HIBERNATE_LPACTH1_AHIBIO1LO_Pos) |
1513:../Libraries/XMCLib/src/xmc4_scu.c ****                            (upper << SCU_HIBERNATE_LPACTH1_AHIBIO1HI_Pos);
1514:../Libraries/XMCLib/src/xmc4_scu.c **** 
1515:../Libraries/XMCLib/src/xmc4_scu.c **** }
1516:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1517:../Libraries/XMCLib/src/xmc4_scu.c **** int32_t XMC_SCU_HIB_LPAC_GetStatus(void)
1518:../Libraries/XMCLib/src/xmc4_scu.c **** {
1519:../Libraries/XMCLib/src/xmc4_scu.c ****   return SCU_HIBERNATE->LPACST;
1520:../Libraries/XMCLib/src/xmc4_scu.c **** }
1521:../Libraries/XMCLib/src/xmc4_scu.c **** 
1522:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_ClearStatus(int32_t status)
1523:../Libraries/XMCLib/src/xmc4_scu.c **** {
1524:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCLR_Msk)
1525:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1526:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until LPACCLR register in hibernate domain is ready to accept a write */
1527:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1528:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCLR = status;;
1529:../Libraries/XMCLib/src/xmc4_scu.c **** }
1530:../Libraries/XMCLib/src/xmc4_scu.c **** 
1531:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_TriggerCompare(XMC_SCU_HIB_LPAC_INPUT_t input)
1532:../Libraries/XMCLib/src/xmc4_scu.c **** {
1533:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACSET_Msk)
1534:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1535:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until LPACSET register in hibernate domain is ready to accept a write */
1536:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1537:../Libraries/XMCLib/src/xmc4_scu.c **** 
1538:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACSET = input;
1539:../Libraries/XMCLib/src/xmc4_scu.c **** }
1540:../Libraries/XMCLib/src/xmc4_scu.c **** 
1541:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1542:../Libraries/XMCLib/src/xmc4_scu.c **** 
1543:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void)
1544:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5958              	 .loc 3 1544 0
 5959              	 .cfi_startproc
 5960              	 
 5961              	 
 5962              	 
 5963 0000 80B4     	 push {r7}
 5964              	.LCFI545:
 5965              	 .cfi_def_cfa_offset 4
 5966              	 .cfi_offset 7,-4
 5967 0002 00AF     	 add r7,sp,#0
 5968              	.LCFI546:
 5969              	 .cfi_def_cfa_register 7
1545:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) == 0UL);
 5970              	 .loc 3 1545 0
 5971 0004 064B     	 ldr r3,.L406
 5972 0006 1B68     	 ldr r3,[r3]
 5973 0008 03F00803 	 and r3,r3,#8
 5974 000c 002B     	 cmp r3,#0
 5975 000e 0CBF     	 ite eq
 5976 0010 0123     	 moveq r3,#1
 5977 0012 0023     	 movne r3,#0
 5978 0014 DBB2     	 uxtb r3,r3
1546:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5979              	 .loc 3 1546 0
 5980 0016 1846     	 mov r0,r3
 5981 0018 BD46     	 mov sp,r7
 5982              	.LCFI547:
 5983              	 .cfi_def_cfa_register 13
 5984              	 
 5985 001a 5DF8047B 	 ldr r7,[sp],#4
 5986              	.LCFI548:
 5987              	 .cfi_restore 7
 5988              	 .cfi_def_cfa_offset 0
 5989 001e 7047     	 bx lr
 5990              	.L407:
 5991              	 .align 2
 5992              	.L406:
 5993 0020 00430050 	 .word 1342194432
 5994              	 .cfi_endproc
 5995              	.LFE269:
 5997              	 .section .text.XMC_SCU_CLOCK_EnableLowPowerOscillator,"ax",%progbits
 5998              	 .align 2
 5999              	 .global XMC_SCU_CLOCK_EnableLowPowerOscillator
 6000              	 .thumb
 6001              	 .thumb_func
 6003              	XMC_SCU_CLOCK_EnableLowPowerOscillator:
 6004              	.LFB270:
1547:../Libraries/XMCLib/src/xmc4_scu.c **** 
1548:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to configure the 32khz Ultra Low Power oscillator */
1549:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
1550:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6005              	 .loc 3 1550 0
 6006              	 .cfi_startproc
 6007              	 
 6008              	 
 6009 0000 80B5     	 push {r7,lr}
 6010              	.LCFI549:
 6011              	 .cfi_def_cfa_offset 8
 6012              	 .cfi_offset 7,-8
 6013              	 .cfi_offset 14,-4
 6014 0002 00AF     	 add r7,sp,#0
 6015              	.LCFI550:
 6016              	 .cfi_def_cfa_register 7
1551:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Enable OSC_ULP */
1552:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 6017              	 .loc 3 1552 0
 6018 0004 00BF     	 nop
 6019              	.L409:
 6020              	 .loc 3 1552 0 is_stmt 0 discriminator 1
 6021 0006 164B     	 ldr r3,.L413
 6022 0008 D3F8C430 	 ldr r3,[r3,#196]
 6023 000c 03F08003 	 and r3,r3,#128
 6024 0010 002B     	 cmp r3,#0
 6025 0012 F8D1     	 bne .L409
1553:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1554:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until no pending update to OSCULCTRL register in hibernate domain */
1555:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1556:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 6026              	 .loc 3 1556 0 is_stmt 1
 6027 0014 134A     	 ldr r2,.L413+4
 6028 0016 134B     	 ldr r3,.L413+4
 6029 0018 DB69     	 ldr r3,[r3,#28]
 6030 001a 23F03003 	 bic r3,r3,#48
 6031 001e D361     	 str r3,[r2,#28]
1557:../Libraries/XMCLib/src/xmc4_scu.c **** 
1558:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Enable OSC_ULP Oscillator Watchdog*/
1559:../Libraries/XMCLib/src/xmc4_scu.c ****   while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 6032              	 .loc 3 1559 0
 6033 0020 00BF     	 nop
 6034              	.L410:
 6035              	 .loc 3 1559 0 is_stmt 0 discriminator 1
 6036 0022 0F4B     	 ldr r3,.L413
 6037 0024 D3F8C430 	 ldr r3,[r3,#196]
 6038 0028 03F00803 	 and r3,r3,#8
 6039 002c 002B     	 cmp r3,#0
 6040 002e F8D1     	 bne .L410
1560:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1561:../Libraries/XMCLib/src/xmc4_scu.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
1562:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1563:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 6041              	 .loc 3 1563 0 is_stmt 1
 6042 0030 0C4A     	 ldr r2,.L413+4
 6043 0032 0C4B     	 ldr r3,.L413+4
 6044 0034 DB68     	 ldr r3,[r3,#12]
 6045 0036 43F00803 	 orr r3,r3,#8
 6046 003a D360     	 str r3,[r2,#12]
1564:../Libraries/XMCLib/src/xmc4_scu.c **** 
1565:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Enable OSC_ULP Oscillator Watchdog*/
1566:../Libraries/XMCLib/src/xmc4_scu.c ****   while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 6047              	 .loc 3 1566 0
 6048 003c 00BF     	 nop
 6049              	.L411:
 6050              	 .loc 3 1566 0 is_stmt 0 discriminator 1
 6051 003e 084B     	 ldr r3,.L413
 6052 0040 D3F8C430 	 ldr r3,[r3,#196]
 6053 0044 03F00403 	 and r3,r3,#4
 6054 0048 002B     	 cmp r3,#0
 6055 004a F8D1     	 bne .L411
1567:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1568:../Libraries/XMCLib/src/xmc4_scu.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
1569:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1570:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDSET = (uint32_t)SCU_HIBERNATE_HDSET_ULPWDG_Msk;
 6056              	 .loc 3 1570 0 is_stmt 1
 6057 004c 054B     	 ldr r3,.L413+4
 6058 004e 0822     	 movs r2,#8
 6059 0050 9A60     	 str r2,[r3,#8]
1571:../Libraries/XMCLib/src/xmc4_scu.c **** 
1572:../Libraries/XMCLib/src/xmc4_scu.c ****   while (XMC_SCU_GetMirrorStatus() != 0)
 6060              	 .loc 3 1572 0
 6061 0052 00BF     	 nop
 6062              	.L412:
 6063              	 .loc 3 1572 0 is_stmt 0 discriminator 1
 6064 0054 FFF7FEFF 	 bl XMC_SCU_GetMirrorStatus
 6065 0058 0346     	 mov r3,r0
 6066 005a 002B     	 cmp r3,#0
 6067 005c FAD1     	 bne .L412
1573:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1574:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until update of the stanby clock source is done in the HIB domain */    
1575:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1576:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6068              	 .loc 3 1576 0 is_stmt 1
 6069 005e 80BD     	 pop {r7,pc}
 6070              	.L414:
 6071              	 .align 2
 6072              	.L413:
 6073 0060 00400050 	 .word 1342193664
 6074 0064 00430050 	 .word 1342194432
 6075              	 .cfi_endproc
 6076              	.LFE270:
 6078              	 .section .text.XMC_SCU_CLOCK_DisableLowPowerOscillator,"ax",%progbits
 6079              	 .align 2
 6080              	 .global XMC_SCU_CLOCK_DisableLowPowerOscillator
 6081              	 .thumb
 6082              	 .thumb_func
 6084              	XMC_SCU_CLOCK_DisableLowPowerOscillator:
 6085              	.LFB271:
1577:../Libraries/XMCLib/src/xmc4_scu.c **** 
1578:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to configure the 32khz Ultra Low Power oscillator */
1579:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableLowPowerOscillator(void)
1580:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6086              	 .loc 3 1580 0
 6087              	 .cfi_startproc
 6088              	 
 6089              	 
 6090              	 
 6091 0000 80B4     	 push {r7}
 6092              	.LCFI551:
 6093              	 .cfi_def_cfa_offset 4
 6094              	 .cfi_offset 7,-4
 6095 0002 00AF     	 add r7,sp,#0
 6096              	.LCFI552:
 6097              	 .cfi_def_cfa_register 7
1581:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 6098              	 .loc 3 1581 0
 6099 0004 00BF     	 nop
 6100              	.L416:
 6101              	 .loc 3 1581 0 is_stmt 0 discriminator 1
 6102 0006 084B     	 ldr r3,.L417
 6103 0008 D3F8C430 	 ldr r3,[r3,#196]
 6104 000c 03F08003 	 and r3,r3,#128
 6105 0010 002B     	 cmp r3,#0
 6106 0012 F8D1     	 bne .L416
1582:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1583:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
1584:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1585:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL |= (uint32_t)SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 6107              	 .loc 3 1585 0 is_stmt 1
 6108 0014 054A     	 ldr r2,.L417+4
 6109 0016 054B     	 ldr r3,.L417+4
 6110 0018 DB69     	 ldr r3,[r3,#28]
 6111 001a 43F03003 	 orr r3,r3,#48
 6112 001e D361     	 str r3,[r2,#28]
1586:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6113              	 .loc 3 1586 0
 6114 0020 BD46     	 mov sp,r7
 6115              	.LCFI553:
 6116              	 .cfi_def_cfa_register 13
 6117              	 
 6118 0022 5DF8047B 	 ldr r7,[sp],#4
 6119              	.LCFI554:
 6120              	 .cfi_restore 7
 6121              	 .cfi_def_cfa_offset 0
 6122 0026 7047     	 bx lr
 6123              	.L418:
 6124              	 .align 2
 6125              	.L417:
 6126 0028 00400050 	 .word 1342193664
 6127 002c 00430050 	 .word 1342194432
 6128              	 .cfi_endproc
 6129              	.LFE271:
 6131              	 .section .text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput,"ax",%progbits
 6132              	 .align 2
 6133              	 .global XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput
 6134              	 .thumb
 6135              	 .thumb_func
 6137              	XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:
 6138              	.LFB272:
1587:../Libraries/XMCLib/src/xmc4_scu.c **** 
1588:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(void)
1589:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6139              	 .loc 3 1589 0
 6140              	 .cfi_startproc
 6141              	 
 6142              	 
 6143              	 
 6144 0000 80B4     	 push {r7}
 6145              	.LCFI555:
 6146              	 .cfi_def_cfa_offset 4
 6147              	 .cfi_offset 7,-4
 6148 0002 00AF     	 add r7,sp,#0
 6149              	.LCFI556:
 6150              	 .cfi_def_cfa_register 7
1590:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 6151              	 .loc 3 1590 0
 6152 0004 00BF     	 nop
 6153              	.L420:
 6154              	 .loc 3 1590 0 is_stmt 0 discriminator 1
 6155 0006 084B     	 ldr r3,.L421
 6156 0008 D3F8C430 	 ldr r3,[r3,#196]
 6157 000c 03F08003 	 and r3,r3,#128
 6158 0010 002B     	 cmp r3,#0
 6159 0012 F8D1     	 bne .L420
1591:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1592:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
1593:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1594:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL |= SCU_HIBERNATE_OSCULCTRL_X1DEN_Msk | SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 6160              	 .loc 3 1594 0 is_stmt 1
 6161 0014 054A     	 ldr r2,.L421+4
 6162 0016 054B     	 ldr r3,.L421+4
 6163 0018 DB69     	 ldr r3,[r3,#28]
 6164 001a 43F03103 	 orr r3,r3,#49
 6165 001e D361     	 str r3,[r2,#28]
1595:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6166              	 .loc 3 1595 0
 6167 0020 BD46     	 mov sp,r7
 6168              	.LCFI557:
 6169              	 .cfi_def_cfa_register 13
 6170              	 
 6171 0022 5DF8047B 	 ldr r7,[sp],#4
 6172              	.LCFI558:
 6173              	 .cfi_restore 7
 6174              	 .cfi_def_cfa_offset 0
 6175 0026 7047     	 bx lr
 6176              	.L422:
 6177              	 .align 2
 6178              	.L421:
 6179 0028 00400050 	 .word 1342193664
 6180 002c 00430050 	 .word 1342194432
 6181              	 .cfi_endproc
 6182              	.LFE272:
 6184              	 .section .text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput,"ax",%progbits
 6185              	 .align 2
 6186              	 .global XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput
 6187              	 .thumb
 6188              	 .thumb_func
 6190              	XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:
 6191              	.LFB273:
1596:../Libraries/XMCLib/src/xmc4_scu.c **** 
1597:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(void)
1598:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6192              	 .loc 3 1598 0
 6193              	 .cfi_startproc
 6194              	 
 6195              	 
 6196              	 
 6197 0000 80B4     	 push {r7}
 6198              	.LCFI559:
 6199              	 .cfi_def_cfa_offset 4
 6200              	 .cfi_offset 7,-4
 6201 0002 00AF     	 add r7,sp,#0
 6202              	.LCFI560:
 6203              	 .cfi_def_cfa_register 7
1599:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 6204              	 .loc 3 1599 0
 6205 0004 00BF     	 nop
 6206              	.L424:
 6207              	 .loc 3 1599 0 is_stmt 0 discriminator 1
 6208 0006 094B     	 ldr r3,.L425
 6209 0008 D3F8C430 	 ldr r3,[r3,#196]
 6210 000c 03F08003 	 and r3,r3,#128
 6211 0010 002B     	 cmp r3,#0
 6212 0012 F8D1     	 bne .L424
1600:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1601:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
1602:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1603:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL = (SCU_HIBERNATE->OSCULCTRL & ~(uint32_t)(SCU_HIBERNATE_OSCULCTRL_X1DEN_
 6213              	 .loc 3 1603 0 is_stmt 1
 6214 0014 064A     	 ldr r2,.L425+4
 6215 0016 064B     	 ldr r3,.L425+4
 6216 0018 DB69     	 ldr r3,[r3,#28]
 6217 001a 23F03103 	 bic r3,r3,#49
 6218 001e 43F02003 	 orr r3,r3,#32
 6219 0022 D361     	 str r3,[r2,#28]
1604:../Libraries/XMCLib/src/xmc4_scu.c ****                              (SCU_HIBERNATE_OSCULCTRL_MODE_OSC_POWER_DOWN << SCU_HIBERNATE_OSCULCTR
1605:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6220              	 .loc 3 1605 0
 6221 0024 BD46     	 mov sp,r7
 6222              	.LCFI561:
 6223              	 .cfi_def_cfa_register 13
 6224              	 
 6225 0026 5DF8047B 	 ldr r7,[sp],#4
 6226              	.LCFI562:
 6227              	 .cfi_restore 7
 6228              	 .cfi_def_cfa_offset 0
 6229 002a 7047     	 bx lr
 6230              	.L426:
 6231              	 .align 2
 6232              	.L425:
 6233 002c 00400050 	 .word 1342193664
 6234 0030 00430050 	 .word 1342194432
 6235              	 .cfi_endproc
 6236              	.LFE273:
 6238              	 .section .text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus,"ax",%progbits
 6239              	 .align 2
 6240              	 .global XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus
 6241              	 .thumb
 6242              	 .thumb_func
 6244              	XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:
 6245              	.LFB274:
1606:../Libraries/XMCLib/src/xmc4_scu.c **** 
1607:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus(void)
1608:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6246              	 .loc 3 1608 0
 6247              	 .cfi_startproc
 6248              	 
 6249              	 
 6250              	 
 6251 0000 80B4     	 push {r7}
 6252              	.LCFI563:
 6253              	 .cfi_def_cfa_offset 4
 6254              	 .cfi_offset 7,-4
 6255 0002 00AF     	 add r7,sp,#0
 6256              	.LCFI564:
 6257              	 .cfi_def_cfa_register 7
1609:../Libraries/XMCLib/src/xmc4_scu.c ****   return (SCU_HIBERNATE->OSCULSTAT & SCU_HIBERNATE_OSCULSTAT_X1D_Msk);
 6258              	 .loc 3 1609 0
 6259 0004 044B     	 ldr r3,.L429
 6260 0006 9B69     	 ldr r3,[r3,#24]
 6261 0008 03F00103 	 and r3,r3,#1
1610:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6262              	 .loc 3 1610 0
 6263 000c 1846     	 mov r0,r3
 6264 000e BD46     	 mov sp,r7
 6265              	.LCFI565:
 6266              	 .cfi_def_cfa_register 13
 6267              	 
 6268 0010 5DF8047B 	 ldr r7,[sp],#4
 6269              	.LCFI566:
 6270              	 .cfi_restore 7
 6271              	 .cfi_def_cfa_offset 0
 6272 0014 7047     	 bx lr
 6273              	.L430:
 6274 0016 00BF     	 .align 2
 6275              	.L429:
 6276 0018 00430050 	 .word 1342194432
 6277              	 .cfi_endproc
 6278              	.LFE274:
 6280              	 .section .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator,"ax",%progbits
 6281              	 .align 2
 6282              	 .global XMC_SCU_CLOCK_EnableHighPerformanceOscillator
 6283              	 .thumb
 6284              	 .thumb_func
 6286              	XMC_SCU_CLOCK_EnableHighPerformanceOscillator:
 6287              	.LFB275:
1611:../Libraries/XMCLib/src/xmc4_scu.c **** 
1612:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable High Precision High Speed oscillator */
1613:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
1614:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6288              	 .loc 3 1614 0
 6289              	 .cfi_startproc
 6290              	 
 6291              	 
 6292 0000 B0B5     	 push {r4,r5,r7,lr}
 6293              	.LCFI567:
 6294              	 .cfi_def_cfa_offset 16
 6295              	 .cfi_offset 4,-16
 6296              	 .cfi_offset 5,-12
 6297              	 .cfi_offset 7,-8
 6298              	 .cfi_offset 14,-4
 6299 0002 00AF     	 add r7,sp,#0
 6300              	.LCFI568:
 6301              	 .cfi_def_cfa_register 7
1615:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 6302              	 .loc 3 1615 0
 6303 0004 0F4A     	 ldr r2,.L432
 6304 0006 0F4B     	 ldr r3,.L432
 6305 0008 5B68     	 ldr r3,[r3,#4]
 6306 000a 23F48033 	 bic r3,r3,#65536
 6307 000e 5360     	 str r3,[r2,#4]
1616:../Libraries/XMCLib/src/xmc4_scu.c **** 
1617:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCH
 6308              	 .loc 3 1617 0
 6309 0010 0D4D     	 ldr r5,.L432+4
 6310 0012 0D4B     	 ldr r3,.L432+4
 6311 0014 5B68     	 ldr r3,[r3,#4]
 6312 0016 23F47024 	 bic r4,r3,#983040
 6313 001a 24F03004 	 bic r4,r4,#48
1618:../Libraries/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 6314              	 .loc 3 1618 0
 6315 001e FFF7FEFF 	 bl OSCHP_GetFrequency
 6316 0022 0246     	 mov r2,r0
 6317 0024 094B     	 ldr r3,.L432+8
 6318 0026 A3FB0223 	 umull r2,r3,r3,r2
 6319 002a 1B0D     	 lsrs r3,r3,#20
 6320 002c 013B     	 subs r3,r3,#1
 6321 002e 1B04     	 lsls r3,r3,#16
1617:../Libraries/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 6322              	 .loc 3 1617 0
 6323 0030 2343     	 orrs r3,r3,r4
 6324 0032 6B60     	 str r3,[r5,#4]
1619:../Libraries/XMCLib/src/xmc4_scu.c **** 
1620:../Libraries/XMCLib/src/xmc4_scu.c ****   /* restart OSC Watchdog */
1621:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 6325              	 .loc 3 1621 0
 6326 0034 034A     	 ldr r2,.L432
 6327 0036 034B     	 ldr r3,.L432
 6328 0038 5B68     	 ldr r3,[r3,#4]
 6329 003a 23F40033 	 bic r3,r3,#131072
 6330 003e 5360     	 str r3,[r2,#4]
1622:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6331              	 .loc 3 1622 0
 6332 0040 B0BD     	 pop {r4,r5,r7,pc}
 6333              	.L433:
 6334 0042 00BF     	 .align 2
 6335              	.L432:
 6336 0044 10470050 	 .word 1342195472
 6337 0048 00470050 	 .word 1342195456
 6338 004c 6BCA5F6B 	 .word 1801439851
 6339              	 .cfi_endproc
 6340              	.LFE275:
 6342              	 .section .text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable,"ax",%progbits
 6343              	 .align 2
 6344              	 .global XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable
 6345              	 .thumb
 6346              	 .thumb_func
 6348              	XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:
 6349              	.LFB276:
1623:../Libraries/XMCLib/src/xmc4_scu.c **** 
1624:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void)
1625:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6350              	 .loc 3 1625 0
 6351              	 .cfi_startproc
 6352              	 
 6353              	 
 6354              	 
 6355 0000 80B4     	 push {r7}
 6356              	.LCFI569:
 6357              	 .cfi_def_cfa_offset 4
 6358              	 .cfi_offset 7,-4
 6359 0002 00AF     	 add r7,sp,#0
 6360              	.LCFI570:
 6361              	 .cfi_def_cfa_register 7
1626:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) == XMC_SCU_PLL_PLLSTAT_OSC_USABLE);
 6362              	 .loc 3 1626 0
 6363 0004 074B     	 ldr r3,.L436
 6364 0006 1B68     	 ldr r3,[r3]
 6365 0008 03F46073 	 and r3,r3,#896
 6366 000c B3F5607F 	 cmp r3,#896
 6367 0010 0CBF     	 ite eq
 6368 0012 0123     	 moveq r3,#1
 6369 0014 0023     	 movne r3,#0
 6370 0016 DBB2     	 uxtb r3,r3
1627:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6371              	 .loc 3 1627 0
 6372 0018 1846     	 mov r0,r3
 6373 001a BD46     	 mov sp,r7
 6374              	.LCFI571:
 6375              	 .cfi_def_cfa_register 13
 6376              	 
 6377 001c 5DF8047B 	 ldr r7,[sp],#4
 6378              	.LCFI572:
 6379              	 .cfi_restore 7
 6380              	 .cfi_def_cfa_offset 0
 6381 0020 7047     	 bx lr
 6382              	.L437:
 6383 0022 00BF     	 .align 2
 6384              	.L436:
 6385 0024 10470050 	 .word 1342195472
 6386              	 .cfi_endproc
 6387              	.LFE276:
 6389              	 .section .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator,"ax",%progbits
 6390              	 .align 2
 6391              	 .global XMC_SCU_CLOCK_DisableHighPerformanceOscillator
 6392              	 .thumb
 6393              	 .thumb_func
 6395              	XMC_SCU_CLOCK_DisableHighPerformanceOscillator:
 6396              	.LFB277:
1628:../Libraries/XMCLib/src/xmc4_scu.c **** 
1629:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to disable High Precision High Speed oscillator */
1630:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillator(void)
1631:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6397              	 .loc 3 1631 0
 6398              	 .cfi_startproc
 6399              	 
 6400              	 
 6401              	 
 6402 0000 80B4     	 push {r7}
 6403              	.LCFI573:
 6404              	 .cfi_def_cfa_offset 4
 6405              	 .cfi_offset 7,-4
 6406 0002 00AF     	 add r7,sp,#0
 6407              	.LCFI574:
 6408              	 .cfi_def_cfa_register 7
1632:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL |= (uint32_t)SCU_OSC_OSCHPCTRL_MODE_Msk;
 6409              	 .loc 3 1632 0
 6410 0004 044A     	 ldr r2,.L439
 6411 0006 044B     	 ldr r3,.L439
 6412 0008 5B68     	 ldr r3,[r3,#4]
 6413 000a 43F03003 	 orr r3,r3,#48
 6414 000e 5360     	 str r3,[r2,#4]
1633:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6415              	 .loc 3 1633 0
 6416 0010 BD46     	 mov sp,r7
 6417              	.LCFI575:
 6418              	 .cfi_def_cfa_register 13
 6419              	 
 6420 0012 5DF8047B 	 ldr r7,[sp],#4
 6421              	.LCFI576:
 6422              	 .cfi_restore 7
 6423              	 .cfi_def_cfa_offset 0
 6424 0016 7047     	 bx lr
 6425              	.L440:
 6426              	 .align 2
 6427              	.L439:
 6428 0018 00470050 	 .word 1342195456
 6429              	 .cfi_endproc
 6430              	.LFE277:
 6432              	 .section .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput,"ax",%progbits
 6433              	 .align 2
 6434              	 .global XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput
 6435              	 .thumb
 6436              	 .thumb_func
 6438              	XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:
 6439              	.LFB278:
1634:../Libraries/XMCLib/src/xmc4_scu.c **** 
1635:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(void)
1636:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6440              	 .loc 3 1636 0
 6441              	 .cfi_startproc
 6442              	 
 6443              	 
 6444              	 
 6445 0000 80B4     	 push {r7}
 6446              	.LCFI577:
 6447              	 .cfi_def_cfa_offset 4
 6448              	 .cfi_offset 7,-4
 6449 0002 00AF     	 add r7,sp,#0
 6450              	.LCFI578:
 6451              	 .cfi_def_cfa_register 7
1637:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL |= SCU_OSC_OSCHPCTRL_X1DEN_Msk;
 6452              	 .loc 3 1637 0
 6453 0004 044A     	 ldr r2,.L442
 6454 0006 044B     	 ldr r3,.L442
 6455 0008 5B68     	 ldr r3,[r3,#4]
 6456 000a 43F00103 	 orr r3,r3,#1
 6457 000e 5360     	 str r3,[r2,#4]
1638:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6458              	 .loc 3 1638 0
 6459 0010 BD46     	 mov sp,r7
 6460              	.LCFI579:
 6461              	 .cfi_def_cfa_register 13
 6462              	 
 6463 0012 5DF8047B 	 ldr r7,[sp],#4
 6464              	.LCFI580:
 6465              	 .cfi_restore 7
 6466              	 .cfi_def_cfa_offset 0
 6467 0016 7047     	 bx lr
 6468              	.L443:
 6469              	 .align 2
 6470              	.L442:
 6471 0018 00470050 	 .word 1342195456
 6472              	 .cfi_endproc
 6473              	.LFE278:
 6475              	 .section .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput,"ax",%progbits
 6476              	 .align 2
 6477              	 .global XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput
 6478              	 .thumb
 6479              	 .thumb_func
 6481              	XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:
 6482              	.LFB279:
1639:../Libraries/XMCLib/src/xmc4_scu.c **** 
1640:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(void)
1641:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6483              	 .loc 3 1641 0
 6484              	 .cfi_startproc
 6485              	 
 6486              	 
 6487              	 
 6488 0000 80B4     	 push {r7}
 6489              	.LCFI581:
 6490              	 .cfi_def_cfa_offset 4
 6491              	 .cfi_offset 7,-4
 6492 0002 00AF     	 add r7,sp,#0
 6493              	.LCFI582:
 6494              	 .cfi_def_cfa_register 7
1642:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL &= ~SCU_OSC_OSCHPCTRL_X1DEN_Msk;
 6495              	 .loc 3 1642 0
 6496 0004 044A     	 ldr r2,.L445
 6497 0006 044B     	 ldr r3,.L445
 6498 0008 5B68     	 ldr r3,[r3,#4]
 6499 000a 23F00103 	 bic r3,r3,#1
 6500 000e 5360     	 str r3,[r2,#4]
1643:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6501              	 .loc 3 1643 0
 6502 0010 BD46     	 mov sp,r7
 6503              	.LCFI583:
 6504              	 .cfi_def_cfa_register 13
 6505              	 
 6506 0012 5DF8047B 	 ldr r7,[sp],#4
 6507              	.LCFI584:
 6508              	 .cfi_restore 7
 6509              	 .cfi_def_cfa_offset 0
 6510 0016 7047     	 bx lr
 6511              	.L446:
 6512              	 .align 2
 6513              	.L445:
 6514 0018 00470050 	 .word 1342195456
 6515              	 .cfi_endproc
 6516              	.LFE279:
 6518              	 .section .text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus,"ax",%progbits
 6519              	 .align 2
 6520              	 .global XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus
 6521              	 .thumb
 6522              	 .thumb_func
 6524              	XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:
 6525              	.LFB280:
1644:../Libraries/XMCLib/src/xmc4_scu.c **** 
1645:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus(void)
1646:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6526              	 .loc 3 1646 0
 6527              	 .cfi_startproc
 6528              	 
 6529              	 
 6530              	 
 6531 0000 80B4     	 push {r7}
 6532              	.LCFI585:
 6533              	 .cfi_def_cfa_offset 4
 6534              	 .cfi_offset 7,-4
 6535 0002 00AF     	 add r7,sp,#0
 6536              	.LCFI586:
 6537              	 .cfi_def_cfa_register 7
1647:../Libraries/XMCLib/src/xmc4_scu.c ****   return (SCU_OSC->OSCHPSTAT & SCU_OSC_OSCHPSTAT_X1D_Msk);
 6538              	 .loc 3 1647 0
 6539 0004 044B     	 ldr r3,.L449
 6540 0006 1B68     	 ldr r3,[r3]
 6541 0008 03F00103 	 and r3,r3,#1
1648:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6542              	 .loc 3 1648 0
 6543 000c 1846     	 mov r0,r3
 6544 000e BD46     	 mov sp,r7
 6545              	.LCFI587:
 6546              	 .cfi_def_cfa_register 13
 6547              	 
 6548 0010 5DF8047B 	 ldr r7,[sp],#4
 6549              	.LCFI588:
 6550              	 .cfi_restore 7
 6551              	 .cfi_def_cfa_offset 0
 6552 0014 7047     	 bx lr
 6553              	.L450:
 6554 0016 00BF     	 .align 2
 6555              	.L449:
 6556 0018 00470050 	 .word 1342195456
 6557              	 .cfi_endproc
 6558              	.LFE280:
 6560              	 .section .text.XMC_SCU_CLOCK_EnableSystemPll,"ax",%progbits
 6561              	 .align 2
 6562              	 .global XMC_SCU_CLOCK_EnableSystemPll
 6563              	 .thumb
 6564              	 .thumb_func
 6566              	XMC_SCU_CLOCK_EnableSystemPll:
 6567              	.LFB281:
1649:../Libraries/XMCLib/src/xmc4_scu.c **** 
1650:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable main PLL */
1651:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableSystemPll(void)
1652:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6568              	 .loc 3 1652 0
 6569              	 .cfi_startproc
 6570              	 
 6571              	 
 6572              	 
 6573 0000 80B4     	 push {r7}
 6574              	.LCFI589:
 6575              	 .cfi_def_cfa_offset 4
 6576              	 .cfi_offset 7,-4
 6577 0002 00AF     	 add r7,sp,#0
 6578              	.LCFI590:
 6579              	 .cfi_def_cfa_register 7
1653:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 6580              	 .loc 3 1653 0
 6581 0004 054A     	 ldr r2,.L452
 6582 0006 054B     	 ldr r3,.L452
 6583 0008 5B68     	 ldr r3,[r3,#4]
 6584 000a 23F48033 	 bic r3,r3,#65536
 6585 000e 23F00203 	 bic r3,r3,#2
 6586 0012 5360     	 str r3,[r2,#4]
1654:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6587              	 .loc 3 1654 0
 6588 0014 BD46     	 mov sp,r7
 6589              	.LCFI591:
 6590              	 .cfi_def_cfa_register 13
 6591              	 
 6592 0016 5DF8047B 	 ldr r7,[sp],#4
 6593              	.LCFI592:
 6594              	 .cfi_restore 7
 6595              	 .cfi_def_cfa_offset 0
 6596 001a 7047     	 bx lr
 6597              	.L453:
 6598              	 .align 2
 6599              	.L452:
 6600 001c 10470050 	 .word 1342195472
 6601              	 .cfi_endproc
 6602              	.LFE281:
 6604              	 .section .text.XMC_SCU_CLOCK_DisableSystemPll,"ax",%progbits
 6605              	 .align 2
 6606              	 .global XMC_SCU_CLOCK_DisableSystemPll
 6607              	 .thumb
 6608              	 .thumb_func
 6610              	XMC_SCU_CLOCK_DisableSystemPll:
 6611              	.LFB282:
1655:../Libraries/XMCLib/src/xmc4_scu.c **** 
1656:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to disable main PLL */
1657:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableSystemPll(void)
1658:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6612              	 .loc 3 1658 0
 6613              	 .cfi_startproc
 6614              	 
 6615              	 
 6616              	 
 6617 0000 80B4     	 push {r7}
 6618              	.LCFI593:
 6619              	 .cfi_def_cfa_offset 4
 6620              	 .cfi_offset 7,-4
 6621 0002 00AF     	 add r7,sp,#0
 6622              	.LCFI594:
 6623              	 .cfi_def_cfa_register 7
1659:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 6624              	 .loc 3 1659 0
 6625 0004 054A     	 ldr r2,.L455
 6626 0006 054B     	 ldr r3,.L455
 6627 0008 5B68     	 ldr r3,[r3,#4]
 6628 000a 43F48033 	 orr r3,r3,#65536
 6629 000e 43F00203 	 orr r3,r3,#2
 6630 0012 5360     	 str r3,[r2,#4]
1660:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6631              	 .loc 3 1660 0
 6632 0014 BD46     	 mov sp,r7
 6633              	.LCFI595:
 6634              	 .cfi_def_cfa_register 13
 6635              	 
 6636 0016 5DF8047B 	 ldr r7,[sp],#4
 6637              	.LCFI596:
 6638              	 .cfi_restore 7
 6639              	 .cfi_def_cfa_offset 0
 6640 001a 7047     	 bx lr
 6641              	.L456:
 6642              	 .align 2
 6643              	.L455:
 6644 001c 10470050 	 .word 1342195472
 6645              	 .cfi_endproc
 6646              	.LFE282:
 6648              	 .section .text.XMC_SCU_CLOCK_StartSystemPll,"ax",%progbits
 6649              	 .align 2
 6650              	 .global XMC_SCU_CLOCK_StartSystemPll
 6651              	 .thumb
 6652              	 .thumb_func
 6654              	XMC_SCU_CLOCK_StartSystemPll:
 6655              	.LFB283:
1661:../Libraries/XMCLib/src/xmc4_scu.c **** 
1662:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to configure main PLL */
1663:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
1664:../Libraries/XMCLib/src/xmc4_scu.c ****                                   XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
1665:../Libraries/XMCLib/src/xmc4_scu.c ****                                   uint32_t pdiv,
1666:../Libraries/XMCLib/src/xmc4_scu.c ****                                   uint32_t ndiv,
1667:../Libraries/XMCLib/src/xmc4_scu.c ****                                   uint32_t kdiv)
1668:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6656              	 .loc 3 1668 0
 6657              	 .cfi_startproc
 6658              	 
 6659              	 
 6660 0000 80B5     	 push {r7,lr}
 6661              	.LCFI597:
 6662              	 .cfi_def_cfa_offset 8
 6663              	 .cfi_offset 7,-8
 6664              	 .cfi_offset 14,-4
 6665 0002 86B0     	 sub sp,sp,#24
 6666              	.LCFI598:
 6667              	 .cfi_def_cfa_offset 32
 6668 0004 00AF     	 add r7,sp,#0
 6669              	.LCFI599:
 6670              	 .cfi_def_cfa_register 7
 6671 0006 BA60     	 str r2,[r7,#8]
 6672 0008 7B60     	 str r3,[r7,#4]
 6673 000a 0346     	 mov r3,r0
 6674 000c FB81     	 strh r3,[r7,#14]
 6675 000e 0B46     	 mov r3,r1
 6676 0010 7B73     	 strb r3,[r7,#13]
1669:../Libraries/XMCLib/src/xmc4_scu.c **** 
1670:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
1671:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t kdiv_temp;
1672:../Libraries/XMCLib/src/xmc4_scu.c **** 
1673:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetSystemPllClockSource(source);
 6677              	 .loc 3 1673 0
 6678 0012 FB89     	 ldrh r3,[r7,#14]
 6679 0014 1846     	 mov r0,r3
 6680 0016 FFF7FEFF 	 bl XMC_SCU_CLOCK_SetSystemPllClockSource
1674:../Libraries/XMCLib/src/xmc4_scu.c **** 
1675:../Libraries/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 6681              	 .loc 3 1675 0
 6682 001a 7B7B     	 ldrb r3,[r7,#13]
 6683 001c 012B     	 cmp r3,#1
 6684 001e 40F08480 	 bne .L458
1676:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1677:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Calculate initial step to be close to fOFI */
1678:../Libraries/XMCLib/src/xmc4_scu.c ****     if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 6685              	 .loc 3 1678 0
 6686 0022 FB89     	 ldrh r3,[r7,#14]
 6687 0024 002B     	 cmp r3,#0
 6688 0026 09D1     	 bne .L459
1679:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1680:../Libraries/XMCLib/src/xmc4_scu.c ****       vco_frequency = (OSCHP_GetFrequency() / 1000000U) << 22;
 6689              	 .loc 3 1680 0
 6690 0028 FFF7FEFF 	 bl OSCHP_GetFrequency
 6691 002c 0246     	 mov r2,r0
 6692 002e 4B4B     	 ldr r3,.L467
 6693 0030 A3FB0223 	 umull r2,r3,r3,r2
 6694 0034 9B0C     	 lsrs r3,r3,#18
 6695 0036 9B05     	 lsls r3,r3,#22
 6696 0038 7B61     	 str r3,[r7,#20]
 6697 003a 02E0     	 b .L460
 6698              	.L459:
1681:../Libraries/XMCLib/src/xmc4_scu.c ****     }
1682:../Libraries/XMCLib/src/xmc4_scu.c ****     else
1683:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1684:../Libraries/XMCLib/src/xmc4_scu.c ****       vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
 6699              	 .loc 3 1684 0
 6700 003c 4FF0C063 	 mov r3,#100663296
 6701 0040 7B61     	 str r3,[r7,#20]
 6702              	.L460:
1685:../Libraries/XMCLib/src/xmc4_scu.c ****     }
1686:../Libraries/XMCLib/src/xmc4_scu.c ****     vco_frequency = ((vco_frequency * ndiv) / pdiv);
 6703              	 .loc 3 1686 0
 6704 0042 7B69     	 ldr r3,[r7,#20]
 6705 0044 7A68     	 ldr r2,[r7,#4]
 6706 0046 02FB03F2 	 mul r2,r2,r3
 6707 004a BB68     	 ldr r3,[r7,#8]
 6708 004c B2FBF3F3 	 udiv r3,r2,r3
 6709 0050 7B61     	 str r3,[r7,#20]
1687:../Libraries/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 6710              	 .loc 3 1687 0
 6711 0052 7B69     	 ldr r3,[r7,#20]
 6712 0054 424A     	 ldr r2,.L467+4
 6713 0056 A2FB0323 	 umull r2,r3,r2,r3
 6714 005a 1B09     	 lsrs r3,r3,#4
 6715 005c 9B0D     	 lsrs r3,r3,#22
 6716 005e 3B61     	 str r3,[r7,#16]
1688:../Libraries/XMCLib/src/xmc4_scu.c **** 
1689:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Switch to prescaler mode */
1690:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 6717              	 .loc 3 1690 0
 6718 0060 404A     	 ldr r2,.L467+8
 6719 0062 404B     	 ldr r3,.L467+8
 6720 0064 5B68     	 ldr r3,[r3,#4]
 6721 0066 43F00103 	 orr r3,r3,#1
 6722 006a 5360     	 str r3,[r2,#4]
1691:../Libraries/XMCLib/src/xmc4_scu.c **** 
1692:../Libraries/XMCLib/src/xmc4_scu.c ****     /* disconnect Oscillator from PLL */
1693:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 6723              	 .loc 3 1693 0
 6724 006c 3D4A     	 ldr r2,.L467+8
 6725 006e 3D4B     	 ldr r3,.L467+8
 6726 0070 5B68     	 ldr r3,[r3,#4]
 6727 0072 43F01003 	 orr r3,r3,#16
 6728 0076 5360     	 str r3,[r2,#4]
1694:../Libraries/XMCLib/src/xmc4_scu.c **** 
1695:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Setup divider settings for main PLL */
1696:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_
 6729              	 .loc 3 1696 0
 6730 0078 3A49     	 ldr r1,.L467+8
 6731 007a 3A4B     	 ldr r3,.L467+8
 6732 007c 9A68     	 ldr r2,[r3,#8]
 6733 007e 3A4B     	 ldr r3,.L467+12
 6734 0080 1340     	 ands r3,r3,r2
1697:../Libraries/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 6735              	 .loc 3 1697 0
 6736 0082 7A68     	 ldr r2,[r7,#4]
 6737 0084 013A     	 subs r2,r2,#1
 6738 0086 1202     	 lsls r2,r2,#8
 6739 0088 1A43     	 orrs r2,r2,r3
1698:../Libraries/XMCLib/src/xmc4_scu.c ****                                    ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 6740              	 .loc 3 1698 0
 6741 008a 3B69     	 ldr r3,[r7,#16]
 6742 008c 013B     	 subs r3,r3,#1
 6743 008e 1B04     	 lsls r3,r3,#16
1697:../Libraries/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 6744              	 .loc 3 1697 0
 6745 0090 1A43     	 orrs r2,r2,r3
1699:../Libraries/XMCLib/src/xmc4_scu.c ****                                    ((pdiv - 1UL)<< SCU_PLL_PLLCON1_PDIV_Pos));
 6746              	 .loc 3 1699 0
 6747 0092 BB68     	 ldr r3,[r7,#8]
 6748 0094 013B     	 subs r3,r3,#1
 6749 0096 1B06     	 lsls r3,r3,#24
1696:../Libraries/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 6750              	 .loc 3 1696 0
 6751 0098 1343     	 orrs r3,r3,r2
 6752 009a 8B60     	 str r3,[r1,#8]
1700:../Libraries/XMCLib/src/xmc4_scu.c **** 
1701:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Set OSCDISCDIS, OSC clock remains connected to the VCO in case of loss of lock */
1702:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 6753              	 .loc 3 1702 0
 6754 009c 314A     	 ldr r2,.L467+8
 6755 009e 314B     	 ldr r3,.L467+8
 6756 00a0 5B68     	 ldr r3,[r3,#4]
 6757 00a2 43F04003 	 orr r3,r3,#64
 6758 00a6 5360     	 str r3,[r2,#4]
1703:../Libraries/XMCLib/src/xmc4_scu.c **** 
1704:../Libraries/XMCLib/src/xmc4_scu.c ****     /* connect Oscillator to PLL */
1705:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 6759              	 .loc 3 1705 0
 6760 00a8 2E4A     	 ldr r2,.L467+8
 6761 00aa 2E4B     	 ldr r3,.L467+8
 6762 00ac 5B68     	 ldr r3,[r3,#4]
 6763 00ae 23F01003 	 bic r3,r3,#16
 6764 00b2 5360     	 str r3,[r2,#4]
1706:../Libraries/XMCLib/src/xmc4_scu.c **** 
1707:../Libraries/XMCLib/src/xmc4_scu.c ****     /* restart PLL Lock detection */
1708:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 6765              	 .loc 3 1708 0
 6766 00b4 2B4A     	 ldr r2,.L467+8
 6767 00b6 2B4B     	 ldr r3,.L467+8
 6768 00b8 5B68     	 ldr r3,[r3,#4]
 6769 00ba 43F48023 	 orr r3,r3,#262144
 6770 00be 5360     	 str r3,[r2,#4]
1709:../Libraries/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 6771              	 .loc 3 1709 0
 6772 00c0 00BF     	 nop
 6773              	.L461:
 6774              	 .loc 3 1709 0 is_stmt 0 discriminator 1
 6775 00c2 284B     	 ldr r3,.L467+8
 6776 00c4 1B68     	 ldr r3,[r3]
 6777 00c6 03F00403 	 and r3,r3,#4
 6778 00ca 002B     	 cmp r3,#0
 6779 00cc F9D0     	 beq .L461
1710:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1711:../Libraries/XMCLib/src/xmc4_scu.c ****       /* wait for PLL Lock */
1712:../Libraries/XMCLib/src/xmc4_scu.c ****     }
1713:../Libraries/XMCLib/src/xmc4_scu.c **** 
1714:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Switch to normal mode */
1715:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 6780              	 .loc 3 1715 0 is_stmt 1
 6781 00ce 254A     	 ldr r2,.L467+8
 6782 00d0 244B     	 ldr r3,.L467+8
 6783 00d2 5B68     	 ldr r3,[r3,#4]
 6784 00d4 23F00103 	 bic r3,r3,#1
 6785 00d8 5360     	 str r3,[r2,#4]
1716:../Libraries/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 6786              	 .loc 3 1716 0
 6787 00da 00BF     	 nop
 6788              	.L462:
 6789              	 .loc 3 1716 0 is_stmt 0 discriminator 1
 6790 00dc 214B     	 ldr r3,.L467+8
 6791 00de 1B68     	 ldr r3,[r3]
 6792 00e0 03F00103 	 and r3,r3,#1
 6793 00e4 002B     	 cmp r3,#0
 6794 00e6 F9D1     	 bne .L462
1717:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1718:../Libraries/XMCLib/src/xmc4_scu.c ****       /* wait for normal mode */
1719:../Libraries/XMCLib/src/xmc4_scu.c ****     }
1720:../Libraries/XMCLib/src/xmc4_scu.c **** 
1721:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Ramp up PLL frequency in steps */
1722:../Libraries/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / 60UL) >> 22;
 6795              	 .loc 3 1722 0 is_stmt 1
 6796 00e8 7B69     	 ldr r3,[r7,#20]
 6797 00ea 204A     	 ldr r2,.L467+16
 6798 00ec A2FB0323 	 umull r2,r3,r2,r3
 6799 00f0 5B09     	 lsrs r3,r3,#5
 6800 00f2 9B0D     	 lsrs r3,r3,#22
 6801 00f4 3B61     	 str r3,[r7,#16]
1723:../Libraries/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
 6802              	 .loc 3 1723 0
 6803 00f6 3A6A     	 ldr r2,[r7,#32]
 6804 00f8 3B69     	 ldr r3,[r7,#16]
 6805 00fa 9A42     	 cmp r2,r3
 6806 00fc 02D2     	 bcs .L463
1724:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1725:../Libraries/XMCLib/src/xmc4_scu.c ****       XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 6807              	 .loc 3 1725 0
 6808 00fe 3869     	 ldr r0,[r7,#16]
 6809 0100 FFF7FEFF 	 bl XMC_SCU_CLOCK_StepSystemPllFrequency
 6810              	.L463:
1726:../Libraries/XMCLib/src/xmc4_scu.c ****     }
1727:../Libraries/XMCLib/src/xmc4_scu.c **** 
1728:../Libraries/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / 90UL) >> 22;
 6811              	 .loc 3 1728 0
 6812 0104 7B69     	 ldr r3,[r7,#20]
 6813 0106 5B08     	 lsrs r3,r3,#1
 6814 0108 194A     	 ldr r2,.L467+20
 6815 010a A2FB0323 	 umull r2,r3,r2,r3
 6816 010e 5B09     	 lsrs r3,r3,#5
 6817 0110 9B0D     	 lsrs r3,r3,#22
 6818 0112 3B61     	 str r3,[r7,#16]
1729:../Libraries/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
 6819              	 .loc 3 1729 0
 6820 0114 3A6A     	 ldr r2,[r7,#32]
 6821 0116 3B69     	 ldr r3,[r7,#16]
 6822 0118 9A42     	 cmp r2,r3
 6823 011a 02D2     	 bcs .L464
1730:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1731:../Libraries/XMCLib/src/xmc4_scu.c ****       XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 6824              	 .loc 3 1731 0
 6825 011c 3869     	 ldr r0,[r7,#16]
 6826 011e FFF7FEFF 	 bl XMC_SCU_CLOCK_StepSystemPllFrequency
 6827              	.L464:
1732:../Libraries/XMCLib/src/xmc4_scu.c ****     }
1733:../Libraries/XMCLib/src/xmc4_scu.c **** 
1734:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
 6828              	 .loc 3 1734 0
 6829 0122 386A     	 ldr r0,[r7,#32]
 6830 0124 FFF7FEFF 	 bl XMC_SCU_CLOCK_StepSystemPllFrequency
 6831 0128 15E0     	 b .L457
 6832              	.L458:
1735:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1736:../Libraries/XMCLib/src/xmc4_scu.c ****   else
1737:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1738:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 6833              	 .loc 3 1738 0
 6834 012a 0E49     	 ldr r1,.L467+8
 6835 012c 0D4B     	 ldr r3,.L467+8
 6836 012e 9B68     	 ldr r3,[r3,#8]
 6837 0130 23F07F02 	 bic r2,r3,#127
1739:../Libraries/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 6838              	 .loc 3 1739 0
 6839 0134 3B6A     	 ldr r3,[r7,#32]
 6840 0136 013B     	 subs r3,r3,#1
1738:../Libraries/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 6841              	 .loc 3 1738 0
 6842 0138 1343     	 orrs r3,r3,r2
 6843 013a 8B60     	 str r3,[r1,#8]
1740:../Libraries/XMCLib/src/xmc4_scu.c **** 
1741:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Switch to prescaler mode */
1742:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 6844              	 .loc 3 1742 0
 6845 013c 094A     	 ldr r2,.L467+8
 6846 013e 094B     	 ldr r3,.L467+8
 6847 0140 5B68     	 ldr r3,[r3,#4]
 6848 0142 43F00103 	 orr r3,r3,#1
 6849 0146 5360     	 str r3,[r2,#4]
1743:../Libraries/XMCLib/src/xmc4_scu.c **** 
1744:../Libraries/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 6850              	 .loc 3 1744 0
 6851 0148 00BF     	 nop
 6852              	.L466:
 6853              	 .loc 3 1744 0 is_stmt 0 discriminator 1
 6854 014a 064B     	 ldr r3,.L467+8
 6855 014c 1B68     	 ldr r3,[r3]
 6856 014e 03F00103 	 and r3,r3,#1
 6857 0152 002B     	 cmp r3,#0
 6858 0154 F9D0     	 beq .L466
 6859              	.L457:
1745:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1746:../Libraries/XMCLib/src/xmc4_scu.c ****       /* wait for prescaler mode */
1747:../Libraries/XMCLib/src/xmc4_scu.c ****     }
1748:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1749:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6860              	 .loc 3 1749 0 is_stmt 1
 6861 0156 1837     	 adds r7,r7,#24
 6862              	.LCFI600:
 6863              	 .cfi_def_cfa_offset 8
 6864 0158 BD46     	 mov sp,r7
 6865              	.LCFI601:
 6866              	 .cfi_def_cfa_register 13
 6867              	 
 6868 015a 80BD     	 pop {r7,pc}
 6869              	.L468:
 6870              	 .align 2
 6871              	.L467:
 6872 015c 83DE1B43 	 .word 1125899907
 6873 0160 ABAAAAAA 	 .word -1431655765
 6874 0164 10470050 	 .word 1342195472
 6875 0168 FF8080F0 	 .word -260013825
 6876 016c 89888888 	 .word -2004318071
 6877 0170 B7600BB6 	 .word -1240768329
 6878              	 .cfi_endproc
 6879              	.LFE283:
 6881              	 .section .text.XMC_SCU_CLOCK_StopSystemPll,"ax",%progbits
 6882              	 .align 2
 6883              	 .global XMC_SCU_CLOCK_StopSystemPll
 6884              	 .thumb
 6885              	 .thumb_func
 6887              	XMC_SCU_CLOCK_StopSystemPll:
 6888              	.LFB284:
1750:../Libraries/XMCLib/src/xmc4_scu.c **** 
1751:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to stop main PLL operation */
1752:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StopSystemPll(void)
1753:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6889              	 .loc 3 1753 0
 6890              	 .cfi_startproc
 6891              	 
 6892              	 
 6893              	 
 6894 0000 80B4     	 push {r7}
 6895              	.LCFI602:
 6896              	 .cfi_def_cfa_offset 4
 6897              	 .cfi_offset 7,-4
 6898 0002 00AF     	 add r7,sp,#0
 6899              	.LCFI603:
 6900              	 .cfi_def_cfa_register 7
1754:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
 6901              	 .loc 3 1754 0
 6902 0004 044A     	 ldr r2,.L470
 6903 0006 044B     	 ldr r3,.L470
 6904 0008 5B68     	 ldr r3,[r3,#4]
 6905 000a 43F48033 	 orr r3,r3,#65536
 6906 000e 5360     	 str r3,[r2,#4]
1755:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6907              	 .loc 3 1755 0
 6908 0010 BD46     	 mov sp,r7
 6909              	.LCFI604:
 6910              	 .cfi_def_cfa_register 13
 6911              	 
 6912 0012 5DF8047B 	 ldr r7,[sp],#4
 6913              	.LCFI605:
 6914              	 .cfi_restore 7
 6915              	 .cfi_def_cfa_offset 0
 6916 0016 7047     	 bx lr
 6917              	.L471:
 6918              	 .align 2
 6919              	.L470:
 6920 0018 10470050 	 .word 1342195472
 6921              	 .cfi_endproc
 6922              	.LFE284:
 6924              	 .section .text.XMC_SCU_CLOCK_StepSystemPllFrequency,"ax",%progbits
 6925              	 .align 2
 6926              	 .global XMC_SCU_CLOCK_StepSystemPllFrequency
 6927              	 .thumb
 6928              	 .thumb_func
 6930              	XMC_SCU_CLOCK_StepSystemPllFrequency:
 6931              	.LFB285:
1756:../Libraries/XMCLib/src/xmc4_scu.c **** 
1757:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to step up/down the main PLL frequency */
1758:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
1759:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6932              	 .loc 3 1759 0
 6933              	 .cfi_startproc
 6934              	 
 6935              	 
 6936 0000 80B5     	 push {r7,lr}
 6937              	.LCFI606:
 6938              	 .cfi_def_cfa_offset 8
 6939              	 .cfi_offset 7,-8
 6940              	 .cfi_offset 14,-4
 6941 0002 82B0     	 sub sp,sp,#8
 6942              	.LCFI607:
 6943              	 .cfi_def_cfa_offset 16
 6944 0004 00AF     	 add r7,sp,#0
 6945              	.LCFI608:
 6946              	 .cfi_def_cfa_register 7
 6947 0006 7860     	 str r0,[r7,#4]
1760:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 6948              	 .loc 3 1760 0
 6949 0008 0749     	 ldr r1,.L473
 6950 000a 074B     	 ldr r3,.L473
 6951 000c 9B68     	 ldr r3,[r3,#8]
 6952 000e 23F4FE02 	 bic r2,r3,#8323072
1761:../Libraries/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 6953              	 .loc 3 1761 0
 6954 0012 7B68     	 ldr r3,[r7,#4]
 6955 0014 013B     	 subs r3,r3,#1
 6956 0016 1B04     	 lsls r3,r3,#16
1760:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 6957              	 .loc 3 1760 0
 6958 0018 1343     	 orrs r3,r3,r2
 6959 001a 8B60     	 str r3,[r1,#8]
1762:../Libraries/XMCLib/src/xmc4_scu.c **** 
1763:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_lDelay(50U);
 6960              	 .loc 3 1763 0
 6961 001c 3220     	 movs r0,#50
 6962 001e FFF7FEFF 	 bl XMC_SCU_lDelay
1764:../Libraries/XMCLib/src/xmc4_scu.c **** }
 6963              	 .loc 3 1764 0
 6964 0022 0837     	 adds r7,r7,#8
 6965              	.LCFI609:
 6966              	 .cfi_def_cfa_offset 8
 6967 0024 BD46     	 mov sp,r7
 6968              	.LCFI610:
 6969              	 .cfi_def_cfa_register 13
 6970              	 
 6971 0026 80BD     	 pop {r7,pc}
 6972              	.L474:
 6973              	 .align 2
 6974              	.L473:
 6975 0028 10470050 	 .word 1342195472
 6976              	 .cfi_endproc
 6977              	.LFE285:
 6979              	 .section .text.XMC_SCU_CLOCK_IsSystemPllLocked,"ax",%progbits
 6980              	 .align 2
 6981              	 .global XMC_SCU_CLOCK_IsSystemPllLocked
 6982              	 .thumb
 6983              	 .thumb_func
 6985              	XMC_SCU_CLOCK_IsSystemPllLocked:
 6986              	.LFB286:
1765:../Libraries/XMCLib/src/xmc4_scu.c **** 
1766:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to check main PLL is locked or not */
1767:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsSystemPllLocked(void)
1768:../Libraries/XMCLib/src/xmc4_scu.c **** {
 6987              	 .loc 3 1768 0
 6988              	 .cfi_startproc
 6989              	 
 6990              	 
 6991              	 
 6992 0000 80B4     	 push {r7}
 6993              	.LCFI611:
 6994              	 .cfi_def_cfa_offset 4
 6995              	 .cfi_offset 7,-4
 6996 0002 00AF     	 add r7,sp,#0
 6997              	.LCFI612:
 6998              	 .cfi_def_cfa_register 7
1769:../Libraries/XMCLib/src/xmc4_scu.c ****   return (bool)((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) != 0UL);
 6999              	 .loc 3 1769 0
 7000 0004 064B     	 ldr r3,.L477
 7001 0006 1B68     	 ldr r3,[r3]
 7002 0008 03F00403 	 and r3,r3,#4
 7003 000c 002B     	 cmp r3,#0
 7004 000e 14BF     	 ite ne
 7005 0010 0123     	 movne r3,#1
 7006 0012 0023     	 moveq r3,#0
 7007 0014 DBB2     	 uxtb r3,r3
1770:../Libraries/XMCLib/src/xmc4_scu.c **** }
 7008              	 .loc 3 1770 0
 7009 0016 1846     	 mov r0,r3
 7010 0018 BD46     	 mov sp,r7
 7011              	.LCFI613:
 7012              	 .cfi_def_cfa_register 13
 7013              	 
 7014 001a 5DF8047B 	 ldr r7,[sp],#4
 7015              	.LCFI614:
 7016              	 .cfi_restore 7
 7017              	 .cfi_def_cfa_offset 0
 7018 001e 7047     	 bx lr
 7019              	.L478:
 7020              	 .align 2
 7021              	.L477:
 7022 0020 10470050 	 .word 1342195472
 7023              	 .cfi_endproc
 7024              	.LFE286:
 7026              	 .section .text.XMC_SCU_INTERRUPT_SetEventHandler,"ax",%progbits
 7027              	 .align 2
 7028              	 .global XMC_SCU_INTERRUPT_SetEventHandler
 7029              	 .thumb
 7030              	 .thumb_func
 7032              	XMC_SCU_INTERRUPT_SetEventHandler:
 7033              	.LFB287:
1771:../Libraries/XMCLib/src/xmc4_scu.c **** 
1772:../Libraries/XMCLib/src/xmc4_scu.c **** /*
1773:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to assign the event handler function to be executed on occurrence of the selected event.
1774:../Libraries/XMCLib/src/xmc4_scu.c ****  */
1775:../Libraries/XMCLib/src/xmc4_scu.c **** XMC_SCU_STATUS_t XMC_SCU_INTERRUPT_SetEventHandler(const XMC_SCU_INTERRUPT_EVENT_t event,
1776:../Libraries/XMCLib/src/xmc4_scu.c ****                                                    const XMC_SCU_INTERRUPT_EVENT_HANDLER_t handler)
1777:../Libraries/XMCLib/src/xmc4_scu.c **** {
 7034              	 .loc 3 1777 0
 7035              	 .cfi_startproc
 7036              	 
 7037              	 
 7038              	 
 7039 0000 80B4     	 push {r7}
 7040              	.LCFI615:
 7041              	 .cfi_def_cfa_offset 4
 7042              	 .cfi_offset 7,-4
 7043 0002 85B0     	 sub sp,sp,#20
 7044              	.LCFI616:
 7045              	 .cfi_def_cfa_offset 24
 7046 0004 00AF     	 add r7,sp,#0
 7047              	.LCFI617:
 7048              	 .cfi_def_cfa_register 7
 7049 0006 7860     	 str r0,[r7,#4]
 7050 0008 3960     	 str r1,[r7]
1778:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t index;
1779:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_STATUS_t status;
1780:../Libraries/XMCLib/src/xmc4_scu.c ****   
1781:../Libraries/XMCLib/src/xmc4_scu.c ****   index = 0U;
 7051              	 .loc 3 1781 0
 7052 000a 0023     	 movs r3,#0
 7053 000c FB60     	 str r3,[r7,#12]
1782:../Libraries/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 7054              	 .loc 3 1782 0
 7055 000e 02E0     	 b .L480
 7056              	.L482:
1783:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1784:../Libraries/XMCLib/src/xmc4_scu.c ****     index++;
 7057              	 .loc 3 1784 0
 7058 0010 FB68     	 ldr r3,[r7,#12]
 7059 0012 0133     	 adds r3,r3,#1
 7060 0014 FB60     	 str r3,[r7,#12]
 7061              	.L480:
1782:../Libraries/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 7062              	 .loc 3 1782 0
 7063 0016 FB68     	 ldr r3,[r7,#12]
 7064 0018 7A68     	 ldr r2,[r7,#4]
 7065 001a 22FA03F3 	 lsr r3,r2,r3
 7066 001e 03F00103 	 and r3,r3,#1
 7067 0022 002B     	 cmp r3,#0
 7068 0024 02D1     	 bne .L481
1782:../Libraries/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 7069              	 .loc 3 1782 0 is_stmt 0 discriminator 1
 7070 0026 FB68     	 ldr r3,[r7,#12]
 7071 0028 1F2B     	 cmp r3,#31
 7072 002a F1D9     	 bls .L482
 7073              	.L481:
1785:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1786:../Libraries/XMCLib/src/xmc4_scu.c ****   
1787:../Libraries/XMCLib/src/xmc4_scu.c ****   if (index == XMC_SCU_INTERRUPT_EVENT_MAX)
 7074              	 .loc 3 1787 0 is_stmt 1
 7075 002c FB68     	 ldr r3,[r7,#12]
 7076 002e 202B     	 cmp r3,#32
 7077 0030 02D1     	 bne .L483
1788:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1789:../Libraries/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_ERROR;
 7078              	 .loc 3 1789 0
 7079 0032 0123     	 movs r3,#1
 7080 0034 FB72     	 strb r3,[r7,#11]
 7081 0036 06E0     	 b .L484
 7082              	.L483:
1790:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1791:../Libraries/XMCLib/src/xmc4_scu.c ****   else
1792:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1793:../Libraries/XMCLib/src/xmc4_scu.c ****     event_handler_list[index] = handler;
 7083              	 .loc 3 1793 0
 7084 0038 0649     	 ldr r1,.L486
 7085 003a FB68     	 ldr r3,[r7,#12]
 7086 003c 3A68     	 ldr r2,[r7]
 7087 003e 41F82320 	 str r2,[r1,r3,lsl#2]
1794:../Libraries/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_OK;      
 7088              	 .loc 3 1794 0
 7089 0042 0023     	 movs r3,#0
 7090 0044 FB72     	 strb r3,[r7,#11]
 7091              	.L484:
1795:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1796:../Libraries/XMCLib/src/xmc4_scu.c ****   
1797:../Libraries/XMCLib/src/xmc4_scu.c ****   return (status);
 7092              	 .loc 3 1797 0
 7093 0046 FB7A     	 ldrb r3,[r7,#11]
1798:../Libraries/XMCLib/src/xmc4_scu.c **** }
 7094              	 .loc 3 1798 0
 7095 0048 1846     	 mov r0,r3
 7096 004a 1437     	 adds r7,r7,#20
 7097              	.LCFI618:
 7098              	 .cfi_def_cfa_offset 4
 7099 004c BD46     	 mov sp,r7
 7100              	.LCFI619:
 7101              	 .cfi_def_cfa_register 13
 7102              	 
 7103 004e 5DF8047B 	 ldr r7,[sp],#4
 7104              	.LCFI620:
 7105              	 .cfi_restore 7
 7106              	 .cfi_def_cfa_offset 0
 7107 0052 7047     	 bx lr
 7108              	.L487:
 7109              	 .align 2
 7110              	.L486:
 7111 0054 00000000 	 .word event_handler_list
 7112              	 .cfi_endproc
 7113              	.LFE287:
 7115              	 .section .text.XMC_SCU_IRQHandler,"ax",%progbits
 7116              	 .align 2
 7117              	 .global XMC_SCU_IRQHandler
 7118              	 .thumb
 7119              	 .thumb_func
 7121              	XMC_SCU_IRQHandler:
 7122              	.LFB288:
1799:../Libraries/XMCLib/src/xmc4_scu.c **** 
1800:../Libraries/XMCLib/src/xmc4_scu.c **** /*
1801:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to execute callback functions for multiple events.
1802:../Libraries/XMCLib/src/xmc4_scu.c ****  */
1803:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_IRQHandler(uint32_t sr_num)
1804:../Libraries/XMCLib/src/xmc4_scu.c **** {
 7123              	 .loc 3 1804 0
 7124              	 .cfi_startproc
 7125              	 
 7126              	 
 7127 0000 80B5     	 push {r7,lr}
 7128              	.LCFI621:
 7129              	 .cfi_def_cfa_offset 8
 7130              	 .cfi_offset 7,-8
 7131              	 .cfi_offset 14,-4
 7132 0002 86B0     	 sub sp,sp,#24
 7133              	.LCFI622:
 7134              	 .cfi_def_cfa_offset 32
 7135 0004 00AF     	 add r7,sp,#0
 7136              	.LCFI623:
 7137              	 .cfi_def_cfa_register 7
 7138 0006 7860     	 str r0,[r7,#4]
1805:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t index;
1806:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_INTERRUPT_EVENT_t event;
1807:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_INTERRUPT_EVENT_HANDLER_t event_handler;
1808:../Libraries/XMCLib/src/xmc4_scu.c ****   
1809:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_UNUSED_ARG(sr_num);
1810:../Libraries/XMCLib/src/xmc4_scu.c ****   
1811:../Libraries/XMCLib/src/xmc4_scu.c ****   index = 0U;
 7139              	 .loc 3 1811 0
 7140 0008 0023     	 movs r3,#0
 7141 000a 7B61     	 str r3,[r7,#20]
1812:../Libraries/XMCLib/src/xmc4_scu.c ****   event = XMC_SCU_INTERUPT_GetEventStatus();
 7142              	 .loc 3 1812 0
 7143 000c FFF7FEFF 	 bl XMC_SCU_INTERUPT_GetEventStatus
 7144 0010 3861     	 str r0,[r7,#16]
1813:../Libraries/XMCLib/src/xmc4_scu.c ****   while (index < XMC_SCU_INTERRUPT_EVENT_MAX)
 7145              	 .loc 3 1813 0
 7146 0012 1CE0     	 b .L489
 7147              	.L493:
1814:../Libraries/XMCLib/src/xmc4_scu.c ****   {    
1815:../Libraries/XMCLib/src/xmc4_scu.c ****     if ((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) != 0U)
 7148              	 .loc 3 1815 0
 7149 0014 7B69     	 ldr r3,[r7,#20]
 7150 0016 3A69     	 ldr r2,[r7,#16]
 7151 0018 22FA03F3 	 lsr r3,r2,r3
 7152 001c 03F00103 	 and r3,r3,#1
 7153 0020 002B     	 cmp r3,#0
 7154 0022 11D0     	 beq .L490
1816:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1817:../Libraries/XMCLib/src/xmc4_scu.c ****       event_handler = event_handler_list[index];
 7155              	 .loc 3 1817 0
 7156 0024 0D4A     	 ldr r2,.L494
 7157 0026 7B69     	 ldr r3,[r7,#20]
 7158 0028 52F82330 	 ldr r3,[r2,r3,lsl#2]
 7159 002c FB60     	 str r3,[r7,#12]
1818:../Libraries/XMCLib/src/xmc4_scu.c ****       if (event_handler != NULL)
 7160              	 .loc 3 1818 0
 7161 002e FB68     	 ldr r3,[r7,#12]
 7162 0030 002B     	 cmp r3,#0
 7163 0032 01D0     	 beq .L491
1819:../Libraries/XMCLib/src/xmc4_scu.c ****       {
1820:../Libraries/XMCLib/src/xmc4_scu.c ****           (event_handler)();
 7164              	 .loc 3 1820 0
 7165 0034 FB68     	 ldr r3,[r7,#12]
 7166 0036 9847     	 blx r3
 7167              	.L491:
1821:../Libraries/XMCLib/src/xmc4_scu.c ****       }
1822:../Libraries/XMCLib/src/xmc4_scu.c ****       
1823:../Libraries/XMCLib/src/xmc4_scu.c ****       XMC_SCU_INTERRUPT_ClearEventStatus((uint32_t)(1UL << index));
 7168              	 .loc 3 1823 0
 7169 0038 7B69     	 ldr r3,[r7,#20]
 7170 003a 0122     	 movs r2,#1
 7171 003c 02FA03F3 	 lsl r3,r2,r3
 7172 0040 1846     	 mov r0,r3
 7173 0042 FFF7FEFF 	 bl XMC_SCU_INTERRUPT_ClearEventStatus
1824:../Libraries/XMCLib/src/xmc4_scu.c ****       
1825:../Libraries/XMCLib/src/xmc4_scu.c ****       break;
 7174              	 .loc 3 1825 0
 7175 0046 05E0     	 b .L488
 7176              	.L490:
1826:../Libraries/XMCLib/src/xmc4_scu.c ****     }   
1827:../Libraries/XMCLib/src/xmc4_scu.c ****     index++;    
 7177              	 .loc 3 1827 0
 7178 0048 7B69     	 ldr r3,[r7,#20]
 7179 004a 0133     	 adds r3,r3,#1
 7180 004c 7B61     	 str r3,[r7,#20]
 7181              	.L489:
1813:../Libraries/XMCLib/src/xmc4_scu.c ****   {    
 7182              	 .loc 3 1813 0
 7183 004e 7B69     	 ldr r3,[r7,#20]
 7184 0050 1F2B     	 cmp r3,#31
 7185 0052 DFD9     	 bls .L493
 7186              	.L488:
1828:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1829:../Libraries/XMCLib/src/xmc4_scu.c **** }
 7187              	 .loc 3 1829 0
 7188 0054 1837     	 adds r7,r7,#24
 7189              	.LCFI624:
 7190              	 .cfi_def_cfa_offset 8
 7191 0056 BD46     	 mov sp,r7
 7192              	.LCFI625:
 7193              	 .cfi_def_cfa_register 13
 7194              	 
 7195 0058 80BD     	 pop {r7,pc}
 7196              	.L495:
 7197 005a 00BF     	 .align 2
 7198              	.L494:
 7199 005c 00000000 	 .word event_handler_list
 7200              	 .cfi_endproc
 7201              	.LFE288:
 7203              	 .text
 7204              	.Letext0:
 7205              	 .file 4 "c:\\program files\\dave-ide-4.4.2-64bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 7206              	 .file 5 "c:\\program files\\dave-ide-4.4.2-64bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 7207              	 .file 6 "C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Infineon/XMC4800_series/Include/XMC4800.h"
 7208              	 .file 7 "C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include/core_cm4.h"
 7209              	 .file 8 "C:/src/bakalarka_workspace/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Infineon/XMC4800_series/Include/system_XMC4800.h"
DEFINED SYMBOLS
                            *ABS*:00000000 xmc4_scu.c
    {standard input}:20     .text.XMC_SCU_CLOCK_GetUsbClockSource:00000000 $t
    {standard input}:24     .text.XMC_SCU_CLOCK_GetUsbClockSource:00000000 XMC_SCU_CLOCK_GetUsbClockSource
    {standard input}:57     .text.XMC_SCU_CLOCK_GetUsbClockSource:00000018 $d
    {standard input}:62     .text.XMC_SCU_CLOCK_GetWdtClockSource:00000000 $t
    {standard input}:66     .text.XMC_SCU_CLOCK_GetWdtClockSource:00000000 XMC_SCU_CLOCK_GetWdtClockSource
    {standard input}:98     .text.XMC_SCU_CLOCK_GetWdtClockSource:00000018 $d
    {standard input}:103    .text.XMC_SCU_CLOCK_GetExternalOutputClockSource:00000000 $t
    {standard input}:107    .text.XMC_SCU_CLOCK_GetExternalOutputClockSource:00000000 XMC_SCU_CLOCK_GetExternalOutputClockSource
    {standard input}:141    .text.XMC_SCU_CLOCK_GetExternalOutputClockSource:0000001c $d
    {standard input}:146    .text.XMC_SCU_CLOCK_GetECATClockDivider:00000000 $t
    {standard input}:150    .text.XMC_SCU_CLOCK_GetECATClockDivider:00000000 XMC_SCU_CLOCK_GetECATClockDivider
    {standard input}:182    .text.XMC_SCU_CLOCK_GetECATClockDivider:00000018 $d
    {standard input}:187    .text.XMC_SCU_CLOCK_GetSystemClockFrequency:00000000 $t
    {standard input}:191    .text.XMC_SCU_CLOCK_GetSystemClockFrequency:00000000 XMC_SCU_CLOCK_GetSystemClockFrequency
    {standard input}:226    .text.XMC_SCU_CLOCK_GetSystemClockFrequency:00000020 $d
    {standard input}:232    .text.XMC_SCU_CLOCK_GetCpuClockFrequency:00000000 $t
    {standard input}:236    .text.XMC_SCU_CLOCK_GetCpuClockFrequency:00000000 XMC_SCU_CLOCK_GetCpuClockFrequency
    {standard input}:268    .text.XMC_SCU_CLOCK_GetCpuClockFrequency:00000014 $d
    {standard input}:273    .text.XMC_SCU_GetMirrorStatus:00000000 $t
    {standard input}:277    .text.XMC_SCU_GetMirrorStatus:00000000 XMC_SCU_GetMirrorStatus
    {standard input}:308    .text.XMC_SCU_GetMirrorStatus:00000014 $d
                            *COM*:00000080 event_handler_list
    {standard input}:314    .text.XMC_SCU_lDelay:00000000 $t
    {standard input}:318    .text.XMC_SCU_lDelay:00000000 XMC_SCU_lDelay
    {standard input}:380    .text.XMC_SCU_lDelay:0000003c $d
    {standard input}:386    .text.XMC_SCU_INTERRUPT_EnableEvent:00000000 $t
    {standard input}:391    .text.XMC_SCU_INTERRUPT_EnableEvent:00000000 XMC_SCU_INTERRUPT_EnableEvent
    {standard input}:432    .text.XMC_SCU_INTERRUPT_EnableEvent:00000020 $d
    {standard input}:437    .text.XMC_SCU_INTERRUPT_DisableEvent:00000000 $t
    {standard input}:442    .text.XMC_SCU_INTERRUPT_DisableEvent:00000000 XMC_SCU_INTERRUPT_DisableEvent
    {standard input}:484    .text.XMC_SCU_INTERRUPT_DisableEvent:00000020 $d
    {standard input}:489    .text.XMC_SCU_INTERRUPT_TriggerEvent:00000000 $t
    {standard input}:494    .text.XMC_SCU_INTERRUPT_TriggerEvent:00000000 XMC_SCU_INTERRUPT_TriggerEvent
    {standard input}:535    .text.XMC_SCU_INTERRUPT_TriggerEvent:00000020 $d
    {standard input}:540    .text.XMC_SCU_INTERUPT_GetEventStatus:00000000 $t
    {standard input}:545    .text.XMC_SCU_INTERUPT_GetEventStatus:00000000 XMC_SCU_INTERUPT_GetEventStatus
    {standard input}:576    .text.XMC_SCU_INTERUPT_GetEventStatus:00000014 $d
    {standard input}:581    .text.XMC_SCU_INTERRUPT_ClearEventStatus:00000000 $t
    {standard input}:586    .text.XMC_SCU_INTERRUPT_ClearEventStatus:00000000 XMC_SCU_INTERRUPT_ClearEventStatus
    {standard input}:624    .text.XMC_SCU_INTERRUPT_ClearEventStatus:00000018 $d
    {standard input}:629    .text.XMC_SCU_GetBootMode:00000000 $t
    {standard input}:634    .text.XMC_SCU_GetBootMode:00000000 XMC_SCU_GetBootMode
    {standard input}:666    .text.XMC_SCU_GetBootMode:00000018 $d
    {standard input}:671    .text.XMC_SCU_SetBootMode:00000000 $t
    {standard input}:676    .text.XMC_SCU_SetBootMode:00000000 XMC_SCU_SetBootMode
    {standard input}:715    .text.XMC_SCU_SetBootMode:0000001c $d
    {standard input}:720    .text.XMC_SCU_ReadGPR:00000000 $t
    {standard input}:725    .text.XMC_SCU_ReadGPR:00000000 XMC_SCU_ReadGPR
    {standard input}:767    .text.XMC_SCU_ReadGPR:00000020 $d
    {standard input}:772    .text.XMC_SCU_WriteGPR:00000000 $t
    {standard input}:777    .text.XMC_SCU_WriteGPR:00000000 XMC_SCU_WriteGPR
    {standard input}:820    .text.XMC_SCU_WriteGPR:00000024 $d
    {standard input}:825    .text.XMC_SCU_EnableOutOfRangeComparator:00000000 $t
    {standard input}:830    .text.XMC_SCU_EnableOutOfRangeComparator:00000000 XMC_SCU_EnableOutOfRangeComparator
    {standard input}:878    .text.XMC_SCU_EnableOutOfRangeComparator:00000034 $d
    {standard input}:883    .text.XMC_SCU_DisableOutOfRangeComparator:00000000 $t
    {standard input}:888    .text.XMC_SCU_DisableOutOfRangeComparator:00000000 XMC_SCU_DisableOutOfRangeComparator
    {standard input}:937    .text.XMC_SCU_DisableOutOfRangeComparator:00000034 $d
    {standard input}:942    .text.XMC_SCU_CalibrateTemperatureSensor:00000000 $t
    {standard input}:947    .text.XMC_SCU_CalibrateTemperatureSensor:00000000 XMC_SCU_CalibrateTemperatureSensor
    {standard input}:995    .text.XMC_SCU_CalibrateTemperatureSensor:00000028 $d
    {standard input}:1000   .text.XMC_SCU_EnableTemperatureSensor:00000000 $t
    {standard input}:1005   .text.XMC_SCU_EnableTemperatureSensor:00000000 XMC_SCU_EnableTemperatureSensor
    {standard input}:1038   .text.XMC_SCU_EnableTemperatureSensor:0000001c $d
    {standard input}:1043   .text.XMC_SCU_DisableTemperatureSensor:00000000 $t
    {standard input}:1048   .text.XMC_SCU_DisableTemperatureSensor:00000000 XMC_SCU_DisableTemperatureSensor
    {standard input}:1081   .text.XMC_SCU_DisableTemperatureSensor:0000001c $d
    {standard input}:1086   .text.XMC_SCU_IsTemperatureSensorEnabled:00000000 $t
    {standard input}:1091   .text.XMC_SCU_IsTemperatureSensorEnabled:00000000 XMC_SCU_IsTemperatureSensorEnabled
    {standard input}:1128   .text.XMC_SCU_IsTemperatureSensorEnabled:00000024 $d
    {standard input}:1133   .text.XMC_SCU_IsTemperatureSensorReady:00000000 $t
    {standard input}:1138   .text.XMC_SCU_IsTemperatureSensorReady:00000000 XMC_SCU_IsTemperatureSensorReady
    {standard input}:1175   .text.XMC_SCU_IsTemperatureSensorReady:00000024 $d
    {standard input}:1180   .text.XMC_SCU_StartTemperatureMeasurement:00000000 $t
    {standard input}:1185   .text.XMC_SCU_StartTemperatureMeasurement:00000000 XMC_SCU_StartTemperatureMeasurement
    {standard input}:1316   .text.XMC_SCU_IsTemperatureSensorBusy:00000000 XMC_SCU_IsTemperatureSensorBusy
    {standard input}:1246   .text.XMC_SCU_StartTemperatureMeasurement:00000048 $d
    {standard input}:1251   .text.XMC_SCU_GetTemperatureMeasurement:00000000 $t
    {standard input}:1256   .text.XMC_SCU_GetTemperatureMeasurement:00000000 XMC_SCU_GetTemperatureMeasurement
    {standard input}:1306   .text.XMC_SCU_GetTemperatureMeasurement:00000034 $d
    {standard input}:1311   .text.XMC_SCU_IsTemperatureSensorBusy:00000000 $t
    {standard input}:1353   .text.XMC_SCU_IsTemperatureSensorBusy:00000024 $d
    {standard input}:1358   .text.XMC_SCU_WriteToRetentionMemory:00000000 $t
    {standard input}:1363   .text.XMC_SCU_WriteToRetentionMemory:00000000 XMC_SCU_WriteToRetentionMemory
    {standard input}:1424   .text.XMC_SCU_WriteToRetentionMemory:00000048 $d
    {standard input}:1429   .text.XMC_SCU_ReadFromRetentionMemory:00000000 $t
    {standard input}:1434   .text.XMC_SCU_ReadFromRetentionMemory:00000000 XMC_SCU_ReadFromRetentionMemory
    {standard input}:1494   .text.XMC_SCU_ReadFromRetentionMemory:00000044 $d
    {standard input}:1499   .text.XMC_SCU_CLOCK_Init:00000000 $t
    {standard input}:1504   .text.XMC_SCU_CLOCK_Init:00000000 XMC_SCU_CLOCK_Init
    {standard input}:3189   .text.XMC_SCU_CLOCK_SetSystemClockSource:00000000 XMC_SCU_CLOCK_SetSystemClockSource
    {standard input}:4965   .text.XMC_SCU_HIB_EnableHibernateDomain:00000000 XMC_SCU_HIB_EnableHibernateDomain
    {standard input}:6003   .text.XMC_SCU_CLOCK_EnableLowPowerOscillator:00000000 XMC_SCU_CLOCK_EnableLowPowerOscillator
    {standard input}:5956   .text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable:00000000 XMC_SCU_CLOCK_IsLowPowerOscillatorStable
    {standard input}:3531   .text.XMC_SCU_HIB_SetStandbyClockSource:00000000 XMC_SCU_HIB_SetStandbyClockSource
    {standard input}:4766   .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode:00000000 XMC_SCU_CLOCK_SetBackupClockCalibrationMode
    {standard input}:3596   .text.XMC_SCU_CLOCK_SetSystemClockDivider:00000000 XMC_SCU_CLOCK_SetSystemClockDivider
    {standard input}:3706   .text.XMC_SCU_CLOCK_SetCpuClockDivider:00000000 XMC_SCU_CLOCK_SetCpuClockDivider
    {standard input}:3651   .text.XMC_SCU_CLOCK_SetCcuClockDivider:00000000 XMC_SCU_CLOCK_SetCcuClockDivider
    {standard input}:3761   .text.XMC_SCU_CLOCK_SetPeripheralClockDivider:00000000 XMC_SCU_CLOCK_SetPeripheralClockDivider
    {standard input}:6286   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator:00000000 XMC_SCU_CLOCK_EnableHighPerformanceOscillator
    {standard input}:6348   .text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:00000000 XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable
    {standard input}:6610   .text.XMC_SCU_CLOCK_DisableSystemPll:00000000 XMC_SCU_CLOCK_DisableSystemPll
    {standard input}:6566   .text.XMC_SCU_CLOCK_EnableSystemPll:00000000 XMC_SCU_CLOCK_EnableSystemPll
    {standard input}:6654   .text.XMC_SCU_CLOCK_StartSystemPll:00000000 XMC_SCU_CLOCK_StartSystemPll
    {standard input}:1664   .text.XMC_SCU_TRAP_Enable:00000000 $t
    {standard input}:1669   .text.XMC_SCU_TRAP_Enable:00000000 XMC_SCU_TRAP_Enable
    {standard input}:1711   .text.XMC_SCU_TRAP_Enable:00000020 $d
    {standard input}:1716   .text.XMC_SCU_TRAP_Disable:00000000 $t
    {standard input}:1721   .text.XMC_SCU_TRAP_Disable:00000000 XMC_SCU_TRAP_Disable
    {standard input}:1762   .text.XMC_SCU_TRAP_Disable:00000020 $d
    {standard input}:1767   .text.XMC_SCU_TRAP_GetStatus:00000000 $t
    {standard input}:1772   .text.XMC_SCU_TRAP_GetStatus:00000000 XMC_SCU_TRAP_GetStatus
    {standard input}:1803   .text.XMC_SCU_TRAP_GetStatus:00000014 $d
    {standard input}:1808   .text.XMC_SCU_TRAP_Trigger:00000000 $t
    {standard input}:1813   .text.XMC_SCU_TRAP_Trigger:00000000 XMC_SCU_TRAP_Trigger
    {standard input}:1851   .text.XMC_SCU_TRAP_Trigger:00000018 $d
    {standard input}:1856   .text.XMC_SCU_TRAP_ClearStatus:00000000 $t
    {standard input}:1861   .text.XMC_SCU_TRAP_ClearStatus:00000000 XMC_SCU_TRAP_ClearStatus
    {standard input}:1899   .text.XMC_SCU_TRAP_ClearStatus:00000018 $d
    {standard input}:1904   .text.XMC_SCU_PARITY_ClearStatus:00000000 $t
    {standard input}:1909   .text.XMC_SCU_PARITY_ClearStatus:00000000 XMC_SCU_PARITY_ClearStatus
    {standard input}:1950   .text.XMC_SCU_PARITY_ClearStatus:00000020 $d
    {standard input}:1955   .text.XMC_SCU_PARITY_GetStatus:00000000 $t
    {standard input}:1960   .text.XMC_SCU_PARITY_GetStatus:00000000 XMC_SCU_PARITY_GetStatus
    {standard input}:1991   .text.XMC_SCU_PARITY_GetStatus:00000014 $d
    {standard input}:1996   .text.XMC_SCU_PARITY_Enable:00000000 $t
    {standard input}:2001   .text.XMC_SCU_PARITY_Enable:00000000 XMC_SCU_PARITY_Enable
    {standard input}:2042   .text.XMC_SCU_PARITY_Enable:00000020 $d
    {standard input}:2047   .text.XMC_SCU_PARITY_Disable:00000000 $t
    {standard input}:2052   .text.XMC_SCU_PARITY_Disable:00000000 XMC_SCU_PARITY_Disable
    {standard input}:2094   .text.XMC_SCU_PARITY_Disable:00000020 $d
    {standard input}:2099   .text.XMC_SCU_PARITY_EnableTrapGeneration:00000000 $t
    {standard input}:2104   .text.XMC_SCU_PARITY_EnableTrapGeneration:00000000 XMC_SCU_PARITY_EnableTrapGeneration
    {standard input}:2145   .text.XMC_SCU_PARITY_EnableTrapGeneration:00000020 $d
    {standard input}:2150   .text.XMC_SCU_PARITY_DisableTrapGeneration:00000000 $t
    {standard input}:2155   .text.XMC_SCU_PARITY_DisableTrapGeneration:00000000 XMC_SCU_PARITY_DisableTrapGeneration
    {standard input}:2197   .text.XMC_SCU_PARITY_DisableTrapGeneration:00000020 $d
    {standard input}:2202   .text.XMC_SCU_INTERRUPT_EnableNmiRequest:00000000 $t
    {standard input}:2207   .text.XMC_SCU_INTERRUPT_EnableNmiRequest:00000000 XMC_SCU_INTERRUPT_EnableNmiRequest
    {standard input}:2248   .text.XMC_SCU_INTERRUPT_EnableNmiRequest:00000020 $d
    {standard input}:2253   .text.XMC_SCU_INTERRUPT_DisableNmiRequest:00000000 $t
    {standard input}:2258   .text.XMC_SCU_INTERRUPT_DisableNmiRequest:00000000 XMC_SCU_INTERRUPT_DisableNmiRequest
    {standard input}:2300   .text.XMC_SCU_INTERRUPT_DisableNmiRequest:00000020 $d
    {standard input}:2305   .text.XMC_SCU_RESET_AssertPeripheralReset:00000000 $t
    {standard input}:2310   .text.XMC_SCU_RESET_AssertPeripheralReset:00000000 XMC_SCU_RESET_AssertPeripheralReset
    {standard input}:2363   .text.XMC_SCU_RESET_AssertPeripheralReset:00000034 $d
    {standard input}:2368   .text.XMC_SCU_RESET_DeassertPeripheralReset:00000000 $t
    {standard input}:2373   .text.XMC_SCU_RESET_DeassertPeripheralReset:00000000 XMC_SCU_RESET_DeassertPeripheralReset
    {standard input}:2426   .text.XMC_SCU_RESET_DeassertPeripheralReset:00000034 $d
    {standard input}:2431   .text.XMC_SCU_RESET_IsPeripheralResetAsserted:00000000 $t
    {standard input}:2436   .text.XMC_SCU_RESET_IsPeripheralResetAsserted:00000000 XMC_SCU_RESET_IsPeripheralResetAsserted
    {standard input}:2496   .text.XMC_SCU_RESET_IsPeripheralResetAsserted:00000044 $d
    {standard input}:2501   .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency:00000000 $t
    {standard input}:2506   .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency:00000000 XMC_SCU_CLOCK_GetSystemPllClockFrequency
    {standard input}:2599   .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:00000000 XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency
    {standard input}:2589   .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency:00000078 $d
    {standard input}:2594   .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:00000000 $t
    {standard input}:2646   .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:00000028 $d
    {standard input}:2652   .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency:00000000 $t
    {standard input}:2657   .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency:00000000 XMC_SCU_CLOCK_GetUsbPllClockFrequency
    {standard input}:2721   .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency:00000050 $d
    {standard input}:2726   .text.XMC_SCU_CLOCK_GetCcuClockFrequency:00000000 $t
    {standard input}:2731   .text.XMC_SCU_CLOCK_GetCcuClockFrequency:00000000 XMC_SCU_CLOCK_GetCcuClockFrequency
    {standard input}:2773   .text.XMC_SCU_CLOCK_GetCcuClockFrequency:00000028 $d
    {standard input}:2778   .text.XMC_SCU_CLOCK_GetUsbClockFrequency:00000000 $t
    {standard input}:2783   .text.XMC_SCU_CLOCK_GetUsbClockFrequency:00000000 XMC_SCU_CLOCK_GetUsbClockFrequency
    {standard input}:2845   .text.XMC_SCU_CLOCK_GetUsbClockFrequency:00000044 $d
    {standard input}:2850   .text.XMC_SCU_CLOCK_GetEbuClockFrequency:00000000 $t
    {standard input}:2855   .text.XMC_SCU_CLOCK_GetEbuClockFrequency:00000000 XMC_SCU_CLOCK_GetEbuClockFrequency
    {standard input}:2897   .text.XMC_SCU_CLOCK_GetEbuClockFrequency:00000024 $d
    {standard input}:2902   .text.XMC_SCU_CLOCK_GetECATClockFrequency:00000000 $t
    {standard input}:2907   .text.XMC_SCU_CLOCK_GetECATClockFrequency:00000000 XMC_SCU_CLOCK_GetECATClockFrequency
    {standard input}:2958   .text.XMC_SCU_CLOCK_GetECATClockFrequency:00000038 $d
    {standard input}:2963   .text.XMC_SCU_CLOCK_GetWdtClockFrequency:00000000 $t
    {standard input}:2968   .text.XMC_SCU_CLOCK_GetWdtClockFrequency:00000000 XMC_SCU_CLOCK_GetWdtClockFrequency
    {standard input}:3039   .text.XMC_SCU_CLOCK_GetWdtClockFrequency:00000050 $d
    {standard input}:3045   .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency:00000000 $t
    {standard input}:3050   .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency:00000000 XMC_SCU_CLOCK_GetExternalOutputClockFrequency
    {standard input}:3139   .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency:0000006c $d
    {standard input}:3145   .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:00000000 $t
    {standard input}:3150   .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:00000000 XMC_SCU_CLOCK_GetPeripheralClockFrequency
    {standard input}:3179   .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:0000001c $d
    {standard input}:3184   .text.XMC_SCU_CLOCK_SetSystemClockSource:00000000 $t
    {standard input}:3231   .text.XMC_SCU_CLOCK_SetSystemClockSource:00000024 $d
    {standard input}:3236   .text.XMC_SCU_CLOCK_SetUsbClockSource:00000000 $t
    {standard input}:3241   .text.XMC_SCU_CLOCK_SetUsbClockSource:00000000 XMC_SCU_CLOCK_SetUsbClockSource
    {standard input}:3283   .text.XMC_SCU_CLOCK_SetUsbClockSource:00000024 $d
    {standard input}:3288   .text.XMC_SCU_CLOCK_SetWdtClockSource:00000000 $t
    {standard input}:3293   .text.XMC_SCU_CLOCK_SetWdtClockSource:00000000 XMC_SCU_CLOCK_SetWdtClockSource
    {standard input}:3335   .text.XMC_SCU_CLOCK_SetWdtClockSource:00000024 $d
    {standard input}:3340   .text.XMC_SCU_CLOCK_SetExternalOutputClockSource:00000000 $t
    {standard input}:3345   .text.XMC_SCU_CLOCK_SetExternalOutputClockSource:00000000 XMC_SCU_CLOCK_SetExternalOutputClockSource
    {standard input}:3390   .text.XMC_SCU_CLOCK_SetExternalOutputClockSource:00000024 $d
    {standard input}:3395   .text.XMC_SCU_CLOCK_SetSystemPllClockSource:00000000 $t
    {standard input}:3400   .text.XMC_SCU_CLOCK_SetSystemPllClockSource:00000000 XMC_SCU_CLOCK_SetSystemPllClockSource
    {standard input}:3456   .text.XMC_SCU_CLOCK_SetSystemPllClockSource:0000003c $d
    {standard input}:3461   .text.XMC_SCU_HIB_SetRtcClockSource:00000000 $t
    {standard input}:3466   .text.XMC_SCU_HIB_SetRtcClockSource:00000000 XMC_SCU_HIB_SetRtcClockSource
    {standard input}:3520   .text.XMC_SCU_HIB_SetRtcClockSource:00000034 $d
    {standard input}:3526   .text.XMC_SCU_HIB_SetStandbyClockSource:00000000 $t
    {standard input}:3585   .text.XMC_SCU_HIB_SetStandbyClockSource:00000034 $d
    {standard input}:3591   .text.XMC_SCU_CLOCK_SetSystemClockDivider:00000000 $t
    {standard input}:3641   .text.XMC_SCU_CLOCK_SetSystemClockDivider:00000024 $d
    {standard input}:3646   .text.XMC_SCU_CLOCK_SetCcuClockDivider:00000000 $t
    {standard input}:3696   .text.XMC_SCU_CLOCK_SetCcuClockDivider:00000024 $d
    {standard input}:3701   .text.XMC_SCU_CLOCK_SetCpuClockDivider:00000000 $t
    {standard input}:3751   .text.XMC_SCU_CLOCK_SetCpuClockDivider:00000024 $d
    {standard input}:3756   .text.XMC_SCU_CLOCK_SetPeripheralClockDivider:00000000 $t
    {standard input}:3806   .text.XMC_SCU_CLOCK_SetPeripheralClockDivider:00000024 $d
    {standard input}:3811   .text.XMC_SCU_CLOCK_SetUsbClockDivider:00000000 $t
    {standard input}:3816   .text.XMC_SCU_CLOCK_SetUsbClockDivider:00000000 XMC_SCU_CLOCK_SetUsbClockDivider
    {standard input}:3861   .text.XMC_SCU_CLOCK_SetUsbClockDivider:00000024 $d
    {standard input}:3866   .text.XMC_SCU_CLOCK_SetEbuClockDivider:00000000 $t
    {standard input}:3871   .text.XMC_SCU_CLOCK_SetEbuClockDivider:00000000 XMC_SCU_CLOCK_SetEbuClockDivider
    {standard input}:3916   .text.XMC_SCU_CLOCK_SetEbuClockDivider:00000024 $d
    {standard input}:3921   .text.XMC_SCU_CLOCK_SetWdtClockDivider:00000000 $t
    {standard input}:3926   .text.XMC_SCU_CLOCK_SetWdtClockDivider:00000000 XMC_SCU_CLOCK_SetWdtClockDivider
    {standard input}:3971   .text.XMC_SCU_CLOCK_SetWdtClockDivider:00000024 $d
    {standard input}:3976   .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider:00000000 $t
    {standard input}:3981   .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider:00000000 XMC_SCU_CLOCK_SetExternalOutputClockDivider
    {standard input}:4028   .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider:0000002c $d
    {standard input}:4033   .text.XMC_SCU_CLOCK_SetECATClockDivider:00000000 $t
    {standard input}:4038   .text.XMC_SCU_CLOCK_SetECATClockDivider:00000000 XMC_SCU_CLOCK_SetECATClockDivider
    {standard input}:4083   .text.XMC_SCU_CLOCK_SetECATClockDivider:00000024 $d
    {standard input}:4088   .text.XMC_SCU_CLOCK_EnableClock:00000000 $t
    {standard input}:4093   .text.XMC_SCU_CLOCK_EnableClock:00000000 XMC_SCU_CLOCK_EnableClock
    {standard input}:4132   .text.XMC_SCU_CLOCK_EnableClock:0000001c $d
    {standard input}:4137   .text.XMC_SCU_CLOCK_DisableClock:00000000 $t
    {standard input}:4142   .text.XMC_SCU_CLOCK_DisableClock:00000000 XMC_SCU_CLOCK_DisableClock
    {standard input}:4181   .text.XMC_SCU_CLOCK_DisableClock:0000001c $d
    {standard input}:4186   .text.XMC_SCU_CLOCK_IsClockEnabled:00000000 $t
    {standard input}:4191   .text.XMC_SCU_CLOCK_IsClockEnabled:00000000 XMC_SCU_CLOCK_IsClockEnabled
    {standard input}:4237   .text.XMC_SCU_CLOCK_IsClockEnabled:00000028 $d
    {standard input}:4242   .text.XMC_SCU_CLOCK_GatePeripheralClock:00000000 $t
    {standard input}:4247   .text.XMC_SCU_CLOCK_GatePeripheralClock:00000000 XMC_SCU_CLOCK_GatePeripheralClock
    {standard input}:4300   .text.XMC_SCU_CLOCK_GatePeripheralClock:00000034 $d
    {standard input}:4305   .text.XMC_SCU_CLOCK_UngatePeripheralClock:00000000 $t
    {standard input}:4310   .text.XMC_SCU_CLOCK_UngatePeripheralClock:00000000 XMC_SCU_CLOCK_UngatePeripheralClock
    {standard input}:4363   .text.XMC_SCU_CLOCK_UngatePeripheralClock:00000034 $d
    {standard input}:4368   .text.XMC_SCU_CLOCK_IsPeripheralClockGated:00000000 $t
    {standard input}:4373   .text.XMC_SCU_CLOCK_IsPeripheralClockGated:00000000 XMC_SCU_CLOCK_IsPeripheralClockGated
    {standard input}:4433   .text.XMC_SCU_CLOCK_IsPeripheralClockGated:00000044 $d
    {standard input}:4438   .text.XMC_SCU_POWER_GetEVR13Voltage:00000000 $t
    {standard input}:4443   .text.XMC_SCU_POWER_GetEVR13Voltage:00000000 XMC_SCU_POWER_GetEVR13Voltage
    {standard input}:4480   .text.XMC_SCU_POWER_GetEVR13Voltage:00000028 $d
    {standard input}:4486   .text.XMC_SCU_POWER_GetEVR33Voltage:00000000 $t
    {standard input}:4491   .text.XMC_SCU_POWER_GetEVR33Voltage:00000000 XMC_SCU_POWER_GetEVR33Voltage
    {standard input}:4529   .text.XMC_SCU_POWER_GetEVR33Voltage:0000002c $d
    {standard input}:4535   .text.XMC_SCU_CLOCK_EnableUsbPll:00000000 $t
    {standard input}:4540   .text.XMC_SCU_CLOCK_EnableUsbPll:00000000 XMC_SCU_CLOCK_EnableUsbPll
    {standard input}:4574   .text.XMC_SCU_CLOCK_EnableUsbPll:0000001c $d
    {standard input}:4579   .text.XMC_SCU_CLOCK_DisableUsbPll:00000000 $t
    {standard input}:4584   .text.XMC_SCU_CLOCK_DisableUsbPll:00000000 XMC_SCU_CLOCK_DisableUsbPll
    {standard input}:4618   .text.XMC_SCU_CLOCK_DisableUsbPll:0000001c $d
    {standard input}:4623   .text.XMC_SCU_CLOCK_StartUsbPll:00000000 $t
    {standard input}:4628   .text.XMC_SCU_CLOCK_StartUsbPll:00000000 XMC_SCU_CLOCK_StartUsbPll
    {standard input}:4714   .text.XMC_SCU_CLOCK_StartUsbPll:00000070 $d
    {standard input}:4719   .text.XMC_SCU_CLOCK_StopUsbPll:00000000 $t
    {standard input}:4724   .text.XMC_SCU_CLOCK_StopUsbPll:00000000 XMC_SCU_CLOCK_StopUsbPll
    {standard input}:4755   .text.XMC_SCU_CLOCK_StopUsbPll:00000014 $d
    {standard input}:4761   .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode:00000000 $t
    {standard input}:4826   .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode:00000048 $d
    {standard input}:4831   .text.XMC_SCU_POWER_EnableUsb:00000000 $t
    {standard input}:4836   .text.XMC_SCU_POWER_EnableUsb:00000000 XMC_SCU_POWER_EnableUsb
    {standard input}:4867   .text.XMC_SCU_POWER_EnableUsb:00000014 $d
    {standard input}:4872   .text.XMC_SCU_POWER_DisableUsb:00000000 $t
    {standard input}:4877   .text.XMC_SCU_POWER_DisableUsb:00000000 XMC_SCU_POWER_DisableUsb
    {standard input}:4908   .text.XMC_SCU_POWER_DisableUsb:00000014 $d
    {standard input}:4913   .text.XMC_SCU_CLOCK_IsUsbPllLocked:00000000 $t
    {standard input}:4918   .text.XMC_SCU_CLOCK_IsUsbPllLocked:00000000 XMC_SCU_CLOCK_IsUsbPllLocked
    {standard input}:4955   .text.XMC_SCU_CLOCK_IsUsbPllLocked:00000020 $d
    {standard input}:4960   .text.XMC_SCU_HIB_EnableHibernateDomain:00000000 $t
    {standard input}:5032   .text.XMC_SCU_HIB_EnableHibernateDomain:00000050 $d
    {standard input}:5038   .text.XMC_SCU_HIB_DisableHibernateDomain:00000000 $t
    {standard input}:5043   .text.XMC_SCU_HIB_DisableHibernateDomain:00000000 XMC_SCU_HIB_DisableHibernateDomain
    {standard input}:5078   .text.XMC_SCU_HIB_DisableHibernateDomain:0000001c $d
    {standard input}:5084   .text.XMC_SCU_HIB_IsHibernateDomainEnabled:00000000 $t
    {standard input}:5089   .text.XMC_SCU_HIB_IsHibernateDomainEnabled:00000000 XMC_SCU_HIB_IsHibernateDomainEnabled
    {standard input}:5140   .text.XMC_SCU_HIB_IsHibernateDomainEnabled:00000034 $d
    {standard input}:5146   .text.XMC_SCU_HIB_EnableInternalSlowClock:00000000 $t
    {standard input}:5151   .text.XMC_SCU_HIB_EnableInternalSlowClock:00000000 XMC_SCU_HIB_EnableInternalSlowClock
    {standard input}:5193   .text.XMC_SCU_HIB_EnableInternalSlowClock:00000028 $d
    {standard input}:5199   .text.XMC_SCU_HIB_DisableInternalSlowClock:00000000 $t
    {standard input}:5204   .text.XMC_SCU_HIB_DisableInternalSlowClock:00000000 XMC_SCU_HIB_DisableInternalSlowClock
    {standard input}:5246   .text.XMC_SCU_HIB_DisableInternalSlowClock:00000028 $d
    {standard input}:5252   .text.XMC_SCU_HIB_ClearEventStatus:00000000 $t
    {standard input}:5257   .text.XMC_SCU_HIB_ClearEventStatus:00000000 XMC_SCU_HIB_ClearEventStatus
    {standard input}:5304   .text.XMC_SCU_HIB_ClearEventStatus:00000028 $d
    {standard input}:5310   .text.XMC_SCU_HIB_TriggerEvent:00000000 $t
    {standard input}:5315   .text.XMC_SCU_HIB_TriggerEvent:00000000 XMC_SCU_HIB_TriggerEvent
    {standard input}:5362   .text.XMC_SCU_HIB_TriggerEvent:00000028 $d
    {standard input}:5368   .text.XMC_SCU_HIB_EnableEvent:00000000 $t
    {standard input}:5373   .text.XMC_SCU_HIB_EnableEvent:00000000 XMC_SCU_HIB_EnableEvent
    {standard input}:5423   .text.XMC_SCU_HIB_EnableEvent:00000030 $d
    {standard input}:5429   .text.XMC_SCU_HIB_DisableEvent:00000000 $t
    {standard input}:5434   .text.XMC_SCU_HIB_DisableEvent:00000000 XMC_SCU_HIB_DisableEvent
    {standard input}:5485   .text.XMC_SCU_HIB_DisableEvent:00000030 $d
    {standard input}:5491   .text.XMC_SCU_HIB_EnterHibernateState:00000000 $t
    {standard input}:5496   .text.XMC_SCU_HIB_EnterHibernateState:00000000 XMC_SCU_HIB_EnterHibernateState
    {standard input}:5538   .text.XMC_SCU_HIB_EnterHibernateState:00000028 $d
    {standard input}:5544   .text.XMC_SCU_HIB_EnterHibernateStateEx:00000000 $t
    {standard input}:5549   .text.XMC_SCU_HIB_EnterHibernateStateEx:00000000 XMC_SCU_HIB_EnterHibernateStateEx
    {standard input}:5588   .text.XMC_SCU_HIB_SetWakeupTriggerInput:00000000 $t
    {standard input}:5593   .text.XMC_SCU_HIB_SetWakeupTriggerInput:00000000 XMC_SCU_HIB_SetWakeupTriggerInput
    {standard input}:5656   .text.XMC_SCU_HIB_SetWakeupTriggerInput:00000044 $d
    {standard input}:5662   .text.XMC_SCU_HIB_SetPinMode:00000000 $t
    {standard input}:5667   .text.XMC_SCU_HIB_SetPinMode:00000000 XMC_SCU_HIB_SetPinMode
    {standard input}:5734   .text.XMC_SCU_HIB_SetPinMode:0000004c $d
    {standard input}:5740   .text.XMC_SCU_HIB_SetPinOutputLevel:00000000 $t
    {standard input}:5745   .text.XMC_SCU_HIB_SetPinOutputLevel:00000000 XMC_SCU_HIB_SetPinOutputLevel
    {standard input}:5808   .text.XMC_SCU_HIB_SetPinOutputLevel:0000004c $d
    {standard input}:5814   .text.XMC_SCU_HIB_SetInput0:00000000 $t
    {standard input}:5819   .text.XMC_SCU_HIB_SetInput0:00000000 XMC_SCU_HIB_SetInput0
    {standard input}:5882   .text.XMC_SCU_HIB_SetInput0:00000044 $d
    {standard input}:5888   .text.XMC_SCU_HIB_SetSR0Input:00000000 $t
    {standard input}:5893   .text.XMC_SCU_HIB_SetSR0Input:00000000 XMC_SCU_HIB_SetSR0Input
    {standard input}:5945   .text.XMC_SCU_HIB_SetSR0Input:00000034 $d
    {standard input}:5951   .text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable:00000000 $t
    {standard input}:5993   .text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable:00000020 $d
    {standard input}:5998   .text.XMC_SCU_CLOCK_EnableLowPowerOscillator:00000000 $t
    {standard input}:6073   .text.XMC_SCU_CLOCK_EnableLowPowerOscillator:00000060 $d
    {standard input}:6079   .text.XMC_SCU_CLOCK_DisableLowPowerOscillator:00000000 $t
    {standard input}:6084   .text.XMC_SCU_CLOCK_DisableLowPowerOscillator:00000000 XMC_SCU_CLOCK_DisableLowPowerOscillator
    {standard input}:6126   .text.XMC_SCU_CLOCK_DisableLowPowerOscillator:00000028 $d
    {standard input}:6132   .text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:00000000 $t
    {standard input}:6137   .text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:00000000 XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput
    {standard input}:6179   .text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:00000028 $d
    {standard input}:6185   .text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:00000000 $t
    {standard input}:6190   .text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:00000000 XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput
    {standard input}:6233   .text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:0000002c $d
    {standard input}:6239   .text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:00000000 $t
    {standard input}:6244   .text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:00000000 XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus
    {standard input}:6276   .text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:00000018 $d
    {standard input}:6281   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator:00000000 $t
    {standard input}:6336   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator:00000044 $d
    {standard input}:6343   .text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:00000000 $t
    {standard input}:6385   .text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:00000024 $d
    {standard input}:6390   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator:00000000 $t
    {standard input}:6395   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator:00000000 XMC_SCU_CLOCK_DisableHighPerformanceOscillator
    {standard input}:6428   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator:00000018 $d
    {standard input}:6433   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:00000000 $t
    {standard input}:6438   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:00000000 XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput
    {standard input}:6471   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:00000018 $d
    {standard input}:6476   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:00000000 $t
    {standard input}:6481   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:00000000 XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput
    {standard input}:6514   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:00000018 $d
    {standard input}:6519   .text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:00000000 $t
    {standard input}:6524   .text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:00000000 XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus
    {standard input}:6556   .text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:00000018 $d
    {standard input}:6561   .text.XMC_SCU_CLOCK_EnableSystemPll:00000000 $t
    {standard input}:6600   .text.XMC_SCU_CLOCK_EnableSystemPll:0000001c $d
    {standard input}:6605   .text.XMC_SCU_CLOCK_DisableSystemPll:00000000 $t
    {standard input}:6644   .text.XMC_SCU_CLOCK_DisableSystemPll:0000001c $d
    {standard input}:6649   .text.XMC_SCU_CLOCK_StartSystemPll:00000000 $t
    {standard input}:6930   .text.XMC_SCU_CLOCK_StepSystemPllFrequency:00000000 XMC_SCU_CLOCK_StepSystemPllFrequency
    {standard input}:6872   .text.XMC_SCU_CLOCK_StartSystemPll:0000015c $d
    {standard input}:6882   .text.XMC_SCU_CLOCK_StopSystemPll:00000000 $t
    {standard input}:6887   .text.XMC_SCU_CLOCK_StopSystemPll:00000000 XMC_SCU_CLOCK_StopSystemPll
    {standard input}:6920   .text.XMC_SCU_CLOCK_StopSystemPll:00000018 $d
    {standard input}:6925   .text.XMC_SCU_CLOCK_StepSystemPllFrequency:00000000 $t
    {standard input}:6975   .text.XMC_SCU_CLOCK_StepSystemPllFrequency:00000028 $d
    {standard input}:6980   .text.XMC_SCU_CLOCK_IsSystemPllLocked:00000000 $t
    {standard input}:6985   .text.XMC_SCU_CLOCK_IsSystemPllLocked:00000000 XMC_SCU_CLOCK_IsSystemPllLocked
    {standard input}:7022   .text.XMC_SCU_CLOCK_IsSystemPllLocked:00000020 $d
    {standard input}:7027   .text.XMC_SCU_INTERRUPT_SetEventHandler:00000000 $t
    {standard input}:7032   .text.XMC_SCU_INTERRUPT_SetEventHandler:00000000 XMC_SCU_INTERRUPT_SetEventHandler
    {standard input}:7111   .text.XMC_SCU_INTERRUPT_SetEventHandler:00000054 $d
    {standard input}:7116   .text.XMC_SCU_IRQHandler:00000000 $t
    {standard input}:7121   .text.XMC_SCU_IRQHandler:00000000 XMC_SCU_IRQHandler
    {standard input}:7199   .text.XMC_SCU_IRQHandler:0000005c $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
SystemCoreClock
SystemCoreClockUpdate
OSCHP_GetFrequency
