{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575653078524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575653078539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 09:24:38 2019 " "Processing started: Fri Dec 06 09:24:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575653078539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575653078539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_6 -c Lab_6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_6 -c Lab_6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575653078539 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575653079295 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575653079295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab_6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab_6 " "Found entity 1: Lab_6" {  } { { "Lab_6.bdf" "" { Schematic "D:/Quartus_prime/lab_6_brandons/Lab_6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575653097742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575653097742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "D:/Quartus_prime/lab_6_brandons/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575653097794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575653097794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare2.sv 1 1 " "Found 1 design units, including 1 entities, in source file compare2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator2 " "Found entity 1: comparator2" {  } { { "compare2.sv" "" { Text "D:/Quartus_prime/lab_6_brandons/compare2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575653097798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575653097798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare1.sv 1 1 " "Found 1 design units, including 1 entities, in source file compare1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator1 " "Found entity 1: comparator1" {  } { { "compare1.sv" "" { Text "D:/Quartus_prime/lab_6_brandons/compare1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575653097806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575653097806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare3.sv 1 1 " "Found 1 design units, including 1 entities, in source file compare3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator3 " "Found entity 1: comparator3" {  } { { "compare3.sv" "" { Text "D:/Quartus_prime/lab_6_brandons/compare3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575653097813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575653097813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare4.sv 1 1 " "Found 1 design units, including 1 entities, in source file compare4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator4 " "Found entity 1: comparator4" {  } { { "compare4.sv" "" { Text "D:/Quartus_prime/lab_6_brandons/compare4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575653097820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575653097820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare5.sv 1 1 " "Found 1 design units, including 1 entities, in source file compare5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator5 " "Found entity 1: comparator5" {  } { { "compare5.sv" "" { Text "D:/Quartus_prime/lab_6_brandons/compare5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575653097824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575653097824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare6.sv 1 1 " "Found 1 design units, including 1 entities, in source file compare6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator6 " "Found entity 1: comparator6" {  } { { "compare6.sv" "" { Text "D:/Quartus_prime/lab_6_brandons/compare6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575653097832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575653097832 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab_6 " "Elaborating entity \"Lab_6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575653098025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator1 comparator1:inst5 " "Elaborating entity \"comparator1\" for hierarchy \"comparator1:inst5\"" {  } { { "Lab_6.bdf" "inst5" { Schematic "D:/Quartus_prime/lab_6_brandons/Lab_6.bdf" { { 464 1336 1496 544 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575653098183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst2 " "Elaborating entity \"counter\" for hierarchy \"counter:inst2\"" {  } { { "Lab_6.bdf" "inst2" { Schematic "D:/Quartus_prime/lab_6_brandons/Lab_6.bdf" { { 496 888 1040 576 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575653098342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 counter.sv(7) " "Verilog HDL assignment warning at counter.sv(7): truncated value with size 32 to match size of target (10)" {  } { { "counter.sv" "" { Text "D:/Quartus_prime/lab_6_brandons/counter.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575653098346 "|Lab_6|counter:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator3 comparator3:inst10 " "Elaborating entity \"comparator3\" for hierarchy \"comparator3:inst10\"" {  } { { "Lab_6.bdf" "inst10" { Schematic "D:/Quartus_prime/lab_6_brandons/Lab_6.bdf" { { 752 1344 1504 832 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575653098391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator4 comparator4:inst12 " "Elaborating entity \"comparator4\" for hierarchy \"comparator4:inst12\"" {  } { { "Lab_6.bdf" "inst12" { Schematic "D:/Quartus_prime/lab_6_brandons/Lab_6.bdf" { { 984 1336 1496 1064 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575653098427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator6 comparator6:inst14 " "Elaborating entity \"comparator6\" for hierarchy \"comparator6:inst14\"" {  } { { "Lab_6.bdf" "inst14" { Schematic "D:/Quartus_prime/lab_6_brandons/Lab_6.bdf" { { 1232 1360 1520 1312 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575653098466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst21 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst21\"" {  } { { "Lab_6.bdf" "inst21" { Schematic "D:/Quartus_prime/lab_6_brandons/Lab_6.bdf" { { 1776 1144 1256 1864 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575653098583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst21 " "Elaborated megafunction instantiation \"BUSMUX:inst21\"" {  } { { "Lab_6.bdf" "" { Schematic "D:/Quartus_prime/lab_6_brandons/Lab_6.bdf" { { 1776 1144 1256 1864 "inst21" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575653098617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst21 " "Instantiated megafunction \"BUSMUX:inst21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575653098622 ""}  } { { "Lab_6.bdf" "" { Schematic "D:/Quartus_prime/lab_6_brandons/Lab_6.bdf" { { 1776 1144 1256 1864 "inst21" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575653098622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst21\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst21\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "d:/quartus_prime/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575653098971 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst21\|lpm_mux:\$00000 BUSMUX:inst21 " "Elaborated megafunction instantiation \"BUSMUX:inst21\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst21\"" {  } { { "busmux.tdf" "" { Text "d:/quartus_prime/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Lab_6.bdf" "" { Schematic "D:/Quartus_prime/lab_6_brandons/Lab_6.bdf" { { 1776 1144 1256 1864 "inst21" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575653099016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_06c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_06c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_06c " "Found entity 1: mux_06c" {  } { { "db/mux_06c.tdf" "" { Text "D:/Quartus_prime/lab_6_brandons/db/mux_06c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575653099293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575653099293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_06c BUSMUX:inst21\|lpm_mux:\$00000\|mux_06c:auto_generated " "Elaborating entity \"mux_06c\" for hierarchy \"BUSMUX:inst21\|lpm_mux:\$00000\|mux_06c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/quartus_prime/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575653099293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator5 comparator5:inst13 " "Elaborating entity \"comparator5\" for hierarchy \"comparator5:inst13\"" {  } { { "Lab_6.bdf" "inst13" { Schematic "D:/Quartus_prime/lab_6_brandons/Lab_6.bdf" { { 1112 1352 1504 1192 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575653099339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator2 comparator2:inst4 " "Elaborating entity \"comparator2\" for hierarchy \"comparator2:inst4\"" {  } { { "Lab_6.bdf" "inst4" { Schematic "D:/Quartus_prime/lab_6_brandons/Lab_6.bdf" { { 600 1344 1496 680 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575653099376 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575653101696 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575653103487 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575653103487 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575653104383 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575653104383 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575653104383 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575653104383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575653104497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 09:25:04 2019 " "Processing ended: Fri Dec 06 09:25:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575653104497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575653104497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575653104497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575653104497 ""}
