#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jul 11 14:06:03 2021
# Process ID: 14208
# Current directory: c:/Users/asus/Desktop/finalFPGA/ip_repo/edit_edgeDetection_v1_0.runs/HECC_synth_1
# Command line: vivado.exe -log HECC.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source HECC.tcl
# Log file: c:/Users/asus/Desktop/finalFPGA/ip_repo/edit_edgeDetection_v1_0.runs/HECC_synth_1/HECC.vds
# Journal file: c:/Users/asus/Desktop/finalFPGA/ip_repo/edit_edgeDetection_v1_0.runs/HECC_synth_1\vivado.jou
#-----------------------------------------------------------
source HECC.tcl -notrace
