#-----------------------------------------------------------
# xsim v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Apr 24 06:50:58 2024
# Process ID: 10596
# Current directory: C:/vivado/avinav_mnist/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/c_mnist/xsim_script.tcl}
# Log file: C:/vivado/avinav_mnist/solution1/sim/verilog/xsim.log
# Journal file: C:/vivado/avinav_mnist/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/c_mnist/xsim_script.tcl
# xsim {c_mnist} -autoloadwcfg -tclbatch {c_mnist.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source c_mnist.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "46428795000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 46428835 ns : File "C:/vivado/avinav_mnist/solution1/sim/verilog/c_mnist.autotb.v" Line 2206
run: Time (s): cpu = 00:00:00 ; elapsed = 01:03:00 . Memory (MB): peak = 212.152 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Wed Apr 24 07:54:11 2024...
