{"top":"global.cascade",
"namespaces":{
  "global":{
    "modules":{
      "aff__U106":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U109":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U112":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U117":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U118":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U119":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U108":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U111":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U114":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U116":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0106"]}
          },
          "mul_d0__U107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U113":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U108.in","_U109.out"],
          ["coeff_U111.in","_U112.out"],
          ["coeff_U114.in","_U115.out"],
          ["mul_d0__U107.out","add_all__U117.in0"],
          ["mul_d1__U110.out","add_all__U117.in1"],
          ["add_all__U118.in0","add_all__U117.out"],
          ["mul_d2__U113.out","add_all__U118.in1"],
          ["add_all__U119.in0","add_all__U118.out"],
          ["const_term_U116.out","add_all__U119.in1"],
          ["self.out","add_all__U119.out"],
          ["mul_d0__U107.in0","coeff_U108.out"],
          ["mul_d1__U110.in0","coeff_U111.out"],
          ["mul_d2__U113.in0","coeff_U114.out"],
          ["self.d.0","mul_d0__U107.in1"],
          ["self.d.1","mul_d1__U110.in1"],
          ["self.d.2","mul_d2__U113.in1"]
        ]
      },
      "aff__U135":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U138":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U141":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U144":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U146":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U147":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U148":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U137":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U140":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U143":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U145":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0108"]}
          },
          "mul_d0__U136":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U139":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U142":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U137.in","_U138.out"],
          ["coeff_U140.in","_U141.out"],
          ["coeff_U143.in","_U144.out"],
          ["mul_d0__U136.out","add_all__U146.in0"],
          ["mul_d1__U139.out","add_all__U146.in1"],
          ["add_all__U147.in0","add_all__U146.out"],
          ["mul_d2__U142.out","add_all__U147.in1"],
          ["add_all__U148.in0","add_all__U147.out"],
          ["const_term_U145.out","add_all__U148.in1"],
          ["self.out","add_all__U148.out"],
          ["mul_d0__U136.in0","coeff_U137.out"],
          ["mul_d1__U139.in0","coeff_U140.out"],
          ["mul_d2__U142.in0","coeff_U143.out"],
          ["self.d.0","mul_d0__U136.in1"],
          ["self.d.1","mul_d1__U139.in1"],
          ["self.d.2","mul_d2__U142.in1"]
        ]
      },
      "aff__U164":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U167":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U170":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U173":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U175":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U176":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U177":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U166":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U169":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U172":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U174":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0109"]}
          },
          "mul_d0__U165":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U168":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U171":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U166.in","_U167.out"],
          ["coeff_U169.in","_U170.out"],
          ["coeff_U172.in","_U173.out"],
          ["mul_d0__U165.out","add_all__U175.in0"],
          ["mul_d1__U168.out","add_all__U175.in1"],
          ["add_all__U176.in0","add_all__U175.out"],
          ["mul_d2__U171.out","add_all__U176.in1"],
          ["add_all__U177.in0","add_all__U176.out"],
          ["const_term_U174.out","add_all__U177.in1"],
          ["self.out","add_all__U177.out"],
          ["mul_d0__U165.in0","coeff_U166.out"],
          ["mul_d1__U168.in0","coeff_U169.out"],
          ["mul_d2__U171.in0","coeff_U172.out"],
          ["self.d.0","mul_d0__U165.in1"],
          ["self.d.1","mul_d1__U168.in1"],
          ["self.d.2","mul_d2__U171.in1"]
        ]
      },
      "aff__U19":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U28":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U30":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U31":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U32":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U21":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U24":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U27":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U29":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U20":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U23":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U26":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U21.in","_U22.out"],
          ["coeff_U24.in","_U25.out"],
          ["coeff_U27.in","_U28.out"],
          ["mul_d0__U20.out","add_all__U30.in0"],
          ["mul_d1__U23.out","add_all__U30.in1"],
          ["add_all__U31.in0","add_all__U30.out"],
          ["mul_d2__U26.out","add_all__U31.in1"],
          ["add_all__U32.in0","add_all__U31.out"],
          ["const_term_U29.out","add_all__U32.in1"],
          ["self.out","add_all__U32.out"],
          ["mul_d0__U20.in0","coeff_U21.out"],
          ["mul_d1__U23.in0","coeff_U24.out"],
          ["mul_d2__U26.in0","coeff_U27.out"],
          ["self.d.0","mul_d0__U20.in1"],
          ["self.d.1","mul_d1__U23.in1"],
          ["self.d.2","mul_d2__U26.in1"]
        ]
      },
      "aff__U275":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U278":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U284":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U286":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U287":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U288":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U277":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U280":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U283":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U285":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0085"]}
          },
          "mul_d0__U276":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U279":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U277.in","_U278.out"],
          ["coeff_U280.in","_U281.out"],
          ["coeff_U283.in","_U284.out"],
          ["mul_d0__U276.out","add_all__U286.in0"],
          ["mul_d1__U279.out","add_all__U286.in1"],
          ["add_all__U287.in0","add_all__U286.out"],
          ["mul_d2__U282.out","add_all__U287.in1"],
          ["add_all__U288.in0","add_all__U287.out"],
          ["const_term_U285.out","add_all__U288.in1"],
          ["self.out","add_all__U288.out"],
          ["mul_d0__U276.in0","coeff_U277.out"],
          ["mul_d1__U279.in0","coeff_U280.out"],
          ["mul_d2__U282.in0","coeff_U283.out"],
          ["self.d.0","mul_d0__U276.in1"],
          ["self.d.1","mul_d1__U279.in1"],
          ["self.d.2","mul_d2__U282.in1"]
        ]
      },
      "aff__U297":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U300":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U303":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "_U306":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U308":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U309":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U310":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U299":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U302":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U305":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U307":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "mul_d0__U298":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U301":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U304":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U299.in","_U300.out"],
          ["coeff_U302.in","_U303.out"],
          ["coeff_U305.in","_U306.out"],
          ["mul_d0__U298.out","add_all__U308.in0"],
          ["mul_d1__U301.out","add_all__U308.in1"],
          ["add_all__U309.in0","add_all__U308.out"],
          ["mul_d2__U304.out","add_all__U309.in1"],
          ["add_all__U310.in0","add_all__U309.out"],
          ["const_term_U307.out","add_all__U310.in1"],
          ["self.out","add_all__U310.out"],
          ["mul_d0__U298.in0","coeff_U299.out"],
          ["mul_d1__U301.in0","coeff_U302.out"],
          ["mul_d2__U304.in0","coeff_U305.out"],
          ["self.d.0","mul_d0__U298.in1"],
          ["self.d.1","mul_d1__U301.in1"],
          ["self.d.2","mul_d2__U304.in1"]
        ]
      },
      "aff__U318":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U321":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U324":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U327":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U329":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U330":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U331":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U320":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U323":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U326":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U328":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0085"]}
          },
          "mul_d0__U319":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U322":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U325":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U320.in","_U321.out"],
          ["coeff_U323.in","_U324.out"],
          ["coeff_U326.in","_U327.out"],
          ["mul_d0__U319.out","add_all__U329.in0"],
          ["mul_d1__U322.out","add_all__U329.in1"],
          ["add_all__U330.in0","add_all__U329.out"],
          ["mul_d2__U325.out","add_all__U330.in1"],
          ["add_all__U331.in0","add_all__U330.out"],
          ["const_term_U328.out","add_all__U331.in1"],
          ["self.out","add_all__U331.out"],
          ["mul_d0__U319.in0","coeff_U320.out"],
          ["mul_d1__U322.in0","coeff_U323.out"],
          ["mul_d2__U325.in0","coeff_U326.out"],
          ["self.d.0","mul_d0__U319.in1"],
          ["self.d.1","mul_d1__U322.in1"],
          ["self.d.2","mul_d2__U325.in1"]
        ]
      },
      "aff__U340":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U343":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U346":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "_U349":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U351":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U352":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U353":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U342":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U345":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U348":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U350":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h007c"]}
          },
          "mul_d0__U341":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U344":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U347":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U342.in","_U343.out"],
          ["coeff_U345.in","_U346.out"],
          ["coeff_U348.in","_U349.out"],
          ["mul_d0__U341.out","add_all__U351.in0"],
          ["mul_d1__U344.out","add_all__U351.in1"],
          ["add_all__U352.in0","add_all__U351.out"],
          ["mul_d2__U347.out","add_all__U352.in1"],
          ["add_all__U353.in0","add_all__U352.out"],
          ["const_term_U350.out","add_all__U353.in1"],
          ["self.out","add_all__U353.out"],
          ["mul_d0__U341.in0","coeff_U342.out"],
          ["mul_d1__U344.in0","coeff_U345.out"],
          ["mul_d2__U347.in0","coeff_U348.out"],
          ["self.d.0","mul_d0__U341.in1"],
          ["self.d.1","mul_d1__U344.in1"],
          ["self.d.2","mul_d2__U347.in1"]
        ]
      },
      "aff__U361":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U364":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U367":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U370":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U372":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U373":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U374":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U363":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U366":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U369":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U371":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0085"]}
          },
          "mul_d0__U362":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U365":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U368":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U363.in","_U364.out"],
          ["coeff_U366.in","_U367.out"],
          ["coeff_U369.in","_U370.out"],
          ["mul_d0__U362.out","add_all__U372.in0"],
          ["mul_d1__U365.out","add_all__U372.in1"],
          ["add_all__U373.in0","add_all__U372.out"],
          ["mul_d2__U368.out","add_all__U373.in1"],
          ["add_all__U374.in0","add_all__U373.out"],
          ["const_term_U371.out","add_all__U374.in1"],
          ["self.out","add_all__U374.out"],
          ["mul_d0__U362.in0","coeff_U363.out"],
          ["mul_d1__U365.in0","coeff_U366.out"],
          ["mul_d2__U368.in0","coeff_U369.out"],
          ["self.d.0","mul_d0__U362.in1"],
          ["self.d.1","mul_d1__U365.in1"],
          ["self.d.2","mul_d2__U368.in1"]
        ]
      },
      "aff__U383":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U386":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U389":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "_U392":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U394":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U395":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U396":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U385":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U388":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U391":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U393":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U384":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U387":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U390":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U385.in","_U386.out"],
          ["coeff_U388.in","_U389.out"],
          ["coeff_U391.in","_U392.out"],
          ["mul_d0__U384.out","add_all__U394.in0"],
          ["mul_d1__U387.out","add_all__U394.in1"],
          ["add_all__U395.in0","add_all__U394.out"],
          ["mul_d2__U390.out","add_all__U395.in1"],
          ["add_all__U396.in0","add_all__U395.out"],
          ["const_term_U393.out","add_all__U396.in1"],
          ["self.out","add_all__U396.out"],
          ["mul_d0__U384.in0","coeff_U385.out"],
          ["mul_d1__U387.in0","coeff_U388.out"],
          ["mul_d2__U390.in0","coeff_U391.out"],
          ["self.d.0","mul_d0__U384.in1"],
          ["self.d.1","mul_d1__U387.in1"],
          ["self.d.2","mul_d2__U390.in1"]
        ]
      },
      "aff__U407":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U410":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U413":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "_U416":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U418":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U419":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U420":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U409":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U412":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U415":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U417":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U408":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U411":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U414":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U409.in","_U410.out"],
          ["coeff_U412.in","_U413.out"],
          ["coeff_U415.in","_U416.out"],
          ["mul_d0__U408.out","add_all__U418.in0"],
          ["mul_d1__U411.out","add_all__U418.in1"],
          ["add_all__U419.in0","add_all__U418.out"],
          ["mul_d2__U414.out","add_all__U419.in1"],
          ["add_all__U420.in0","add_all__U419.out"],
          ["const_term_U417.out","add_all__U420.in1"],
          ["self.out","add_all__U420.out"],
          ["mul_d0__U408.in0","coeff_U409.out"],
          ["mul_d1__U411.in0","coeff_U412.out"],
          ["mul_d2__U414.in0","coeff_U415.out"],
          ["self.d.0","mul_d0__U408.in1"],
          ["self.d.1","mul_d1__U411.in1"],
          ["self.d.2","mul_d2__U414.in1"]
        ]
      },
      "aff__U425":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U428":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U431":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "_U434":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U436":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U437":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U438":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U427":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U430":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U433":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U435":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U426":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U429":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U432":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U427.in","_U428.out"],
          ["coeff_U430.in","_U431.out"],
          ["coeff_U433.in","_U434.out"],
          ["mul_d0__U426.out","add_all__U436.in0"],
          ["mul_d1__U429.out","add_all__U436.in1"],
          ["add_all__U437.in0","add_all__U436.out"],
          ["mul_d2__U432.out","add_all__U437.in1"],
          ["add_all__U438.in0","add_all__U437.out"],
          ["const_term_U435.out","add_all__U438.in1"],
          ["self.out","add_all__U438.out"],
          ["mul_d0__U426.in0","coeff_U427.out"],
          ["mul_d1__U429.in0","coeff_U430.out"],
          ["mul_d2__U432.in0","coeff_U433.out"],
          ["self.d.0","mul_d0__U426.in1"],
          ["self.d.1","mul_d1__U429.in1"],
          ["self.d.2","mul_d2__U432.in1"]
        ]
      },
      "aff__U443":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U446":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U449":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "_U452":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U454":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U455":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U456":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U445":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U448":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U451":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U453":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U444":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U447":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U450":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U445.in","_U446.out"],
          ["coeff_U448.in","_U449.out"],
          ["coeff_U451.in","_U452.out"],
          ["mul_d0__U444.out","add_all__U454.in0"],
          ["mul_d1__U447.out","add_all__U454.in1"],
          ["add_all__U455.in0","add_all__U454.out"],
          ["mul_d2__U450.out","add_all__U455.in1"],
          ["add_all__U456.in0","add_all__U455.out"],
          ["const_term_U453.out","add_all__U456.in1"],
          ["self.out","add_all__U456.out"],
          ["mul_d0__U444.in0","coeff_U445.out"],
          ["mul_d1__U447.in0","coeff_U448.out"],
          ["mul_d2__U450.in0","coeff_U451.out"],
          ["self.d.0","mul_d0__U444.in1"],
          ["self.d.1","mul_d1__U447.in1"],
          ["self.d.2","mul_d2__U450.in1"]
        ]
      },
      "aff__U48":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U51":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U54":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U57":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U59":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U60":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U61":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U50":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U53":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U56":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U58":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0084"]}
          },
          "mul_d0__U49":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U52":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U55":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U50.in","_U51.out"],
          ["coeff_U53.in","_U54.out"],
          ["coeff_U56.in","_U57.out"],
          ["mul_d0__U49.out","add_all__U59.in0"],
          ["mul_d1__U52.out","add_all__U59.in1"],
          ["add_all__U60.in0","add_all__U59.out"],
          ["mul_d2__U55.out","add_all__U60.in1"],
          ["add_all__U61.in0","add_all__U60.out"],
          ["const_term_U58.out","add_all__U61.in1"],
          ["self.out","add_all__U61.out"],
          ["mul_d0__U49.in0","coeff_U50.out"],
          ["mul_d1__U52.in0","coeff_U53.out"],
          ["mul_d2__U55.in0","coeff_U56.out"],
          ["self.d.0","mul_d0__U49.in1"],
          ["self.d.1","mul_d1__U52.in1"],
          ["self.d.2","mul_d2__U55.in1"]
        ]
      },
      "aff__U541":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U544":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U547":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U550":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U552":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U553":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U554":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U543":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U546":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U549":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U551":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U542":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U545":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U548":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U543.in","_U544.out"],
          ["coeff_U546.in","_U547.out"],
          ["coeff_U549.in","_U550.out"],
          ["mul_d0__U542.out","add_all__U552.in0"],
          ["mul_d1__U545.out","add_all__U552.in1"],
          ["add_all__U553.in0","add_all__U552.out"],
          ["mul_d2__U548.out","add_all__U553.in1"],
          ["add_all__U554.in0","add_all__U553.out"],
          ["const_term_U551.out","add_all__U554.in1"],
          ["self.out","add_all__U554.out"],
          ["mul_d0__U542.in0","coeff_U543.out"],
          ["mul_d1__U545.in0","coeff_U546.out"],
          ["mul_d2__U548.in0","coeff_U549.out"],
          ["self.d.0","mul_d0__U542.in1"],
          ["self.d.1","mul_d1__U545.in1"],
          ["self.d.2","mul_d2__U548.in1"]
        ]
      },
      "aff__U563":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U566":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U569":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U572":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U574":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U575":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U576":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U565":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U568":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U571":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U573":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U564":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U567":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U570":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U565.in","_U566.out"],
          ["coeff_U568.in","_U569.out"],
          ["coeff_U571.in","_U572.out"],
          ["mul_d0__U564.out","add_all__U574.in0"],
          ["mul_d1__U567.out","add_all__U574.in1"],
          ["add_all__U575.in0","add_all__U574.out"],
          ["mul_d2__U570.out","add_all__U575.in1"],
          ["add_all__U576.in0","add_all__U575.out"],
          ["const_term_U573.out","add_all__U576.in1"],
          ["self.out","add_all__U576.out"],
          ["mul_d0__U564.in0","coeff_U565.out"],
          ["mul_d1__U567.in0","coeff_U568.out"],
          ["mul_d2__U570.in0","coeff_U571.out"],
          ["self.d.0","mul_d0__U564.in1"],
          ["self.d.1","mul_d1__U567.in1"],
          ["self.d.2","mul_d2__U570.in1"]
        ]
      },
      "aff__U584":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U587":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U590":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U593":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U595":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U596":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U597":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U586":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U589":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U592":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U594":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U585":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U588":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U591":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U586.in","_U587.out"],
          ["coeff_U589.in","_U590.out"],
          ["coeff_U592.in","_U593.out"],
          ["mul_d0__U585.out","add_all__U595.in0"],
          ["mul_d1__U588.out","add_all__U595.in1"],
          ["add_all__U596.in0","add_all__U595.out"],
          ["mul_d2__U591.out","add_all__U596.in1"],
          ["add_all__U597.in0","add_all__U596.out"],
          ["const_term_U594.out","add_all__U597.in1"],
          ["self.out","add_all__U597.out"],
          ["mul_d0__U585.in0","coeff_U586.out"],
          ["mul_d1__U588.in0","coeff_U589.out"],
          ["mul_d2__U591.in0","coeff_U592.out"],
          ["self.d.0","mul_d0__U585.in1"],
          ["self.d.1","mul_d1__U588.in1"],
          ["self.d.2","mul_d2__U591.in1"]
        ]
      },
      "aff__U606":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U609":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U612":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U615":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U617":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U618":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U619":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U608":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U611":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U614":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U616":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "mul_d0__U607":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U610":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U613":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U608.in","_U609.out"],
          ["coeff_U611.in","_U612.out"],
          ["coeff_U614.in","_U615.out"],
          ["mul_d0__U607.out","add_all__U617.in0"],
          ["mul_d1__U610.out","add_all__U617.in1"],
          ["add_all__U618.in0","add_all__U617.out"],
          ["mul_d2__U613.out","add_all__U618.in1"],
          ["add_all__U619.in0","add_all__U618.out"],
          ["const_term_U616.out","add_all__U619.in1"],
          ["self.out","add_all__U619.out"],
          ["mul_d0__U607.in0","coeff_U608.out"],
          ["mul_d1__U610.in0","coeff_U611.out"],
          ["mul_d2__U613.in0","coeff_U614.out"],
          ["self.d.0","mul_d0__U607.in1"],
          ["self.d.1","mul_d1__U610.in1"],
          ["self.d.2","mul_d2__U613.in1"]
        ]
      },
      "aff__U627":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U630":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U633":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U636":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U638":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U639":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U640":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U629":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U632":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U635":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U637":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U628":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U631":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U634":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U629.in","_U630.out"],
          ["coeff_U632.in","_U633.out"],
          ["coeff_U635.in","_U636.out"],
          ["mul_d0__U628.out","add_all__U638.in0"],
          ["mul_d1__U631.out","add_all__U638.in1"],
          ["add_all__U639.in0","add_all__U638.out"],
          ["mul_d2__U634.out","add_all__U639.in1"],
          ["add_all__U640.in0","add_all__U639.out"],
          ["const_term_U637.out","add_all__U640.in1"],
          ["self.out","add_all__U640.out"],
          ["mul_d0__U628.in0","coeff_U629.out"],
          ["mul_d1__U631.in0","coeff_U632.out"],
          ["mul_d2__U634.in0","coeff_U635.out"],
          ["self.d.0","mul_d0__U628.in1"],
          ["self.d.1","mul_d1__U631.in1"],
          ["self.d.2","mul_d2__U634.in1"]
        ]
      },
      "aff__U649":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U652":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U655":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U658":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U660":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U661":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U662":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U651":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U654":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U657":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U659":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "mul_d0__U650":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U653":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U656":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U651.in","_U652.out"],
          ["coeff_U654.in","_U655.out"],
          ["coeff_U657.in","_U658.out"],
          ["mul_d0__U650.out","add_all__U660.in0"],
          ["mul_d1__U653.out","add_all__U660.in1"],
          ["add_all__U661.in0","add_all__U660.out"],
          ["mul_d2__U656.out","add_all__U661.in1"],
          ["add_all__U662.in0","add_all__U661.out"],
          ["const_term_U659.out","add_all__U662.in1"],
          ["self.out","add_all__U662.out"],
          ["mul_d0__U650.in0","coeff_U651.out"],
          ["mul_d1__U653.in0","coeff_U654.out"],
          ["mul_d2__U656.in0","coeff_U657.out"],
          ["self.d.0","mul_d0__U650.in1"],
          ["self.d.1","mul_d1__U653.in1"],
          ["self.d.2","mul_d2__U656.in1"]
        ]
      },
      "aff__U77":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U80":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U83":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U86":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U88":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U89":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U90":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U79":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U82":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U85":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U87":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0085"]}
          },
          "mul_d0__U78":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U81":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U84":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U79.in","_U80.out"],
          ["coeff_U82.in","_U83.out"],
          ["coeff_U85.in","_U86.out"],
          ["mul_d0__U78.out","add_all__U88.in0"],
          ["mul_d1__U81.out","add_all__U88.in1"],
          ["add_all__U89.in0","add_all__U88.out"],
          ["mul_d2__U84.out","add_all__U89.in1"],
          ["add_all__U90.in0","add_all__U89.out"],
          ["const_term_U87.out","add_all__U90.in1"],
          ["self.out","add_all__U90.out"],
          ["mul_d0__U78.in0","coeff_U79.out"],
          ["mul_d1__U81.in0","coeff_U82.out"],
          ["mul_d2__U84.in0","coeff_U85.out"],
          ["self.d.0","mul_d0__U78.in1"],
          ["self.d.1","mul_d1__U81.in1"],
          ["self.d.2","mul_d2__U84.in1"]
        ]
      },
      "affine_controller__U105":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U120":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U121":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U106"
          },
          "and_all__U122":{
            "modref":"corebit.and"
          },
          "and_all__U123":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U124":{
            "modref":"corebit.and"
          },
          "d_0_am__U125":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U126":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U120.out"],
          ["d_1_inc.in1","_U120.out"],
          ["d_2_inc.in1","_U120.out"],
          ["inc_time_value.in0","_U120.out"],
          ["cmp_time.in1","_U121.out"],
          ["inc_time_value.in1","_U121.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U122.in0"],
          ["readyInvert.out","and_all__U122.in1"],
          ["inc_time_value.sel","and_all__U122.out"],
          ["cmp_time.out","and_all__U123.in0"],
          ["self.ready","and_all__U123.in1"],
          ["d_0_reg.en","and_all__U123.out"],
          ["d_1_reg.en","and_all__U123.out"],
          ["d_2_reg.en","and_all__U123.out"],
          ["self.valid","and_all__U123.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U124.in0"],
          ["d_1_at_max.out","d_0_am__U124.in1"],
          ["d_0_am__U125.in0","d_0_am__U124.out"],
          ["d_2_at_max.out","d_0_am__U125.in1"],
          ["d_0_next_value.sel","d_0_am__U125.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U126.in0"],
          ["d_2_at_max.out","d_1_am__U126.in1"],
          ["d_1_next_value.sel","d_1_am__U126.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U134":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U149":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U150":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U135"
          },
          "and_all__U151":{
            "modref":"corebit.and"
          },
          "and_all__U152":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U153":{
            "modref":"corebit.and"
          },
          "d_0_am__U154":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U155":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U149.out"],
          ["d_1_inc.in1","_U149.out"],
          ["d_2_inc.in1","_U149.out"],
          ["inc_time_value.in0","_U149.out"],
          ["cmp_time.in1","_U150.out"],
          ["inc_time_value.in1","_U150.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U151.in0"],
          ["readyInvert.out","and_all__U151.in1"],
          ["inc_time_value.sel","and_all__U151.out"],
          ["cmp_time.out","and_all__U152.in0"],
          ["self.ready","and_all__U152.in1"],
          ["d_0_reg.en","and_all__U152.out"],
          ["d_1_reg.en","and_all__U152.out"],
          ["d_2_reg.en","and_all__U152.out"],
          ["self.valid","and_all__U152.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U153.in0"],
          ["d_1_at_max.out","d_0_am__U153.in1"],
          ["d_0_am__U154.in0","d_0_am__U153.out"],
          ["d_2_at_max.out","d_0_am__U154.in1"],
          ["d_0_next_value.sel","d_0_am__U154.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U155.in0"],
          ["d_2_at_max.out","d_1_am__U155.in1"],
          ["d_1_next_value.sel","d_1_am__U155.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U163":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U178":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U179":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U164"
          },
          "and_all__U180":{
            "modref":"corebit.and"
          },
          "and_all__U181":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U182":{
            "modref":"corebit.and"
          },
          "d_0_am__U183":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U184":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U178.out"],
          ["d_1_inc.in1","_U178.out"],
          ["d_2_inc.in1","_U178.out"],
          ["inc_time_value.in0","_U178.out"],
          ["cmp_time.in1","_U179.out"],
          ["inc_time_value.in1","_U179.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U180.in0"],
          ["readyInvert.out","and_all__U180.in1"],
          ["inc_time_value.sel","and_all__U180.out"],
          ["cmp_time.out","and_all__U181.in0"],
          ["self.ready","and_all__U181.in1"],
          ["d_0_reg.en","and_all__U181.out"],
          ["d_1_reg.en","and_all__U181.out"],
          ["d_2_reg.en","and_all__U181.out"],
          ["self.valid","and_all__U181.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U182.in0"],
          ["d_1_at_max.out","d_0_am__U182.in1"],
          ["d_0_am__U183.in0","d_0_am__U182.out"],
          ["d_2_at_max.out","d_0_am__U183.in1"],
          ["d_0_next_value.sel","d_0_am__U183.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U184.in0"],
          ["d_2_at_max.out","d_1_am__U184.in1"],
          ["d_1_next_value.sel","d_1_am__U184.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U18":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U33":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U34":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U19"
          },
          "and_all__U35":{
            "modref":"corebit.and"
          },
          "and_all__U36":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U37":{
            "modref":"corebit.and"
          },
          "d_0_am__U38":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U39":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U33.out"],
          ["d_1_inc.in1","_U33.out"],
          ["d_2_inc.in1","_U33.out"],
          ["inc_time_value.in0","_U33.out"],
          ["cmp_time.in1","_U34.out"],
          ["inc_time_value.in1","_U34.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U35.in0"],
          ["readyInvert.out","and_all__U35.in1"],
          ["inc_time_value.sel","and_all__U35.out"],
          ["cmp_time.out","and_all__U36.in0"],
          ["self.ready","and_all__U36.in1"],
          ["d_0_reg.en","and_all__U36.out"],
          ["d_1_reg.en","and_all__U36.out"],
          ["d_2_reg.en","and_all__U36.out"],
          ["self.valid","and_all__U36.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U37.in0"],
          ["d_1_at_max.out","d_0_am__U37.in1"],
          ["d_0_am__U38.in0","d_0_am__U37.out"],
          ["d_2_at_max.out","d_0_am__U38.in1"],
          ["d_0_next_value.sel","d_0_am__U38.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U39.in0"],
          ["d_2_at_max.out","d_1_am__U39.in1"],
          ["d_1_next_value.sel","d_1_am__U39.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U274":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U289":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U290":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U275"
          },
          "and_all__U291":{
            "modref":"corebit.and"
          },
          "and_all__U292":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U293":{
            "modref":"corebit.and"
          },
          "d_0_am__U294":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U295":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U289.out"],
          ["d_1_inc.in1","_U289.out"],
          ["d_2_inc.in1","_U289.out"],
          ["inc_time_value.in0","_U289.out"],
          ["cmp_time.in1","_U290.out"],
          ["inc_time_value.in1","_U290.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U291.in0"],
          ["readyInvert.out","and_all__U291.in1"],
          ["inc_time_value.sel","and_all__U291.out"],
          ["cmp_time.out","and_all__U292.in0"],
          ["self.ready","and_all__U292.in1"],
          ["d_0_reg.en","and_all__U292.out"],
          ["d_1_reg.en","and_all__U292.out"],
          ["d_2_reg.en","and_all__U292.out"],
          ["self.valid","and_all__U292.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U293.in0"],
          ["d_1_at_max.out","d_0_am__U293.in1"],
          ["d_0_am__U294.in0","d_0_am__U293.out"],
          ["d_2_at_max.out","d_0_am__U294.in1"],
          ["d_0_next_value.sel","d_0_am__U294.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U295.in0"],
          ["d_2_at_max.out","d_1_am__U295.in1"],
          ["d_1_next_value.sel","d_1_am__U295.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U317":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U332":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U333":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U318"
          },
          "and_all__U334":{
            "modref":"corebit.and"
          },
          "and_all__U335":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U336":{
            "modref":"corebit.and"
          },
          "d_0_am__U337":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U338":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U332.out"],
          ["d_1_inc.in1","_U332.out"],
          ["d_2_inc.in1","_U332.out"],
          ["inc_time_value.in0","_U332.out"],
          ["cmp_time.in1","_U333.out"],
          ["inc_time_value.in1","_U333.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U334.in0"],
          ["readyInvert.out","and_all__U334.in1"],
          ["inc_time_value.sel","and_all__U334.out"],
          ["cmp_time.out","and_all__U335.in0"],
          ["self.ready","and_all__U335.in1"],
          ["d_0_reg.en","and_all__U335.out"],
          ["d_1_reg.en","and_all__U335.out"],
          ["d_2_reg.en","and_all__U335.out"],
          ["self.valid","and_all__U335.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U336.in0"],
          ["d_1_at_max.out","d_0_am__U336.in1"],
          ["d_0_am__U337.in0","d_0_am__U336.out"],
          ["d_2_at_max.out","d_0_am__U337.in1"],
          ["d_0_next_value.sel","d_0_am__U337.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U338.in0"],
          ["d_2_at_max.out","d_1_am__U338.in1"],
          ["d_1_next_value.sel","d_1_am__U338.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U360":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U375":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U376":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U361"
          },
          "and_all__U377":{
            "modref":"corebit.and"
          },
          "and_all__U378":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U379":{
            "modref":"corebit.and"
          },
          "d_0_am__U380":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U381":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U375.out"],
          ["d_1_inc.in1","_U375.out"],
          ["d_2_inc.in1","_U375.out"],
          ["inc_time_value.in0","_U375.out"],
          ["cmp_time.in1","_U376.out"],
          ["inc_time_value.in1","_U376.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U377.in0"],
          ["readyInvert.out","and_all__U377.in1"],
          ["inc_time_value.sel","and_all__U377.out"],
          ["cmp_time.out","and_all__U378.in0"],
          ["self.ready","and_all__U378.in1"],
          ["d_0_reg.en","and_all__U378.out"],
          ["d_1_reg.en","and_all__U378.out"],
          ["d_2_reg.en","and_all__U378.out"],
          ["self.valid","and_all__U378.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U379.in0"],
          ["d_1_at_max.out","d_0_am__U379.in1"],
          ["d_0_am__U380.in0","d_0_am__U379.out"],
          ["d_2_at_max.out","d_0_am__U380.in1"],
          ["d_0_next_value.sel","d_0_am__U380.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U381.in0"],
          ["d_2_at_max.out","d_1_am__U381.in1"],
          ["d_1_next_value.sel","d_1_am__U381.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U47":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U62":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U63":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U48"
          },
          "and_all__U64":{
            "modref":"corebit.and"
          },
          "and_all__U65":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U66":{
            "modref":"corebit.and"
          },
          "d_0_am__U67":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U68":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U62.out"],
          ["d_1_inc.in1","_U62.out"],
          ["d_2_inc.in1","_U62.out"],
          ["inc_time_value.in0","_U62.out"],
          ["cmp_time.in1","_U63.out"],
          ["inc_time_value.in1","_U63.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U64.in0"],
          ["readyInvert.out","and_all__U64.in1"],
          ["inc_time_value.sel","and_all__U64.out"],
          ["cmp_time.out","and_all__U65.in0"],
          ["self.ready","and_all__U65.in1"],
          ["d_0_reg.en","and_all__U65.out"],
          ["d_1_reg.en","and_all__U65.out"],
          ["d_2_reg.en","and_all__U65.out"],
          ["self.valid","and_all__U65.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U66.in0"],
          ["d_1_at_max.out","d_0_am__U66.in1"],
          ["d_0_am__U67.in0","d_0_am__U66.out"],
          ["d_2_at_max.out","d_0_am__U67.in1"],
          ["d_0_next_value.sel","d_0_am__U67.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U68.in0"],
          ["d_2_at_max.out","d_1_am__U68.in1"],
          ["d_1_next_value.sel","d_1_am__U68.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U540":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U555":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U556":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U541"
          },
          "and_all__U557":{
            "modref":"corebit.and"
          },
          "and_all__U558":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U559":{
            "modref":"corebit.and"
          },
          "d_0_am__U560":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U561":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U555.out"],
          ["d_1_inc.in1","_U555.out"],
          ["d_2_inc.in1","_U555.out"],
          ["inc_time_value.in0","_U555.out"],
          ["cmp_time.in1","_U556.out"],
          ["inc_time_value.in1","_U556.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U557.in0"],
          ["readyInvert.out","and_all__U557.in1"],
          ["inc_time_value.sel","and_all__U557.out"],
          ["cmp_time.out","and_all__U558.in0"],
          ["self.ready","and_all__U558.in1"],
          ["d_0_reg.en","and_all__U558.out"],
          ["d_1_reg.en","and_all__U558.out"],
          ["d_2_reg.en","and_all__U558.out"],
          ["self.valid","and_all__U558.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U559.in0"],
          ["d_1_at_max.out","d_0_am__U559.in1"],
          ["d_0_am__U560.in0","d_0_am__U559.out"],
          ["d_2_at_max.out","d_0_am__U560.in1"],
          ["d_0_next_value.sel","d_0_am__U560.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U561.in0"],
          ["d_2_at_max.out","d_1_am__U561.in1"],
          ["d_1_next_value.sel","d_1_am__U561.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U583":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U598":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U599":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U584"
          },
          "and_all__U600":{
            "modref":"corebit.and"
          },
          "and_all__U601":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U602":{
            "modref":"corebit.and"
          },
          "d_0_am__U603":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U604":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U598.out"],
          ["d_1_inc.in1","_U598.out"],
          ["d_2_inc.in1","_U598.out"],
          ["inc_time_value.in0","_U598.out"],
          ["cmp_time.in1","_U599.out"],
          ["inc_time_value.in1","_U599.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U600.in0"],
          ["readyInvert.out","and_all__U600.in1"],
          ["inc_time_value.sel","and_all__U600.out"],
          ["cmp_time.out","and_all__U601.in0"],
          ["self.ready","and_all__U601.in1"],
          ["d_0_reg.en","and_all__U601.out"],
          ["d_1_reg.en","and_all__U601.out"],
          ["d_2_reg.en","and_all__U601.out"],
          ["self.valid","and_all__U601.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U602.in0"],
          ["d_1_at_max.out","d_0_am__U602.in1"],
          ["d_0_am__U603.in0","d_0_am__U602.out"],
          ["d_2_at_max.out","d_0_am__U603.in1"],
          ["d_0_next_value.sel","d_0_am__U603.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U604.in0"],
          ["d_2_at_max.out","d_1_am__U604.in1"],
          ["d_1_next_value.sel","d_1_am__U604.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U626":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U641":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U642":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U627"
          },
          "and_all__U643":{
            "modref":"corebit.and"
          },
          "and_all__U644":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U645":{
            "modref":"corebit.and"
          },
          "d_0_am__U646":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U647":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U641.out"],
          ["d_1_inc.in1","_U641.out"],
          ["d_2_inc.in1","_U641.out"],
          ["inc_time_value.in0","_U641.out"],
          ["cmp_time.in1","_U642.out"],
          ["inc_time_value.in1","_U642.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U643.in0"],
          ["readyInvert.out","and_all__U643.in1"],
          ["inc_time_value.sel","and_all__U643.out"],
          ["cmp_time.out","and_all__U644.in0"],
          ["self.ready","and_all__U644.in1"],
          ["d_0_reg.en","and_all__U644.out"],
          ["d_1_reg.en","and_all__U644.out"],
          ["d_2_reg.en","and_all__U644.out"],
          ["self.valid","and_all__U644.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U645.in0"],
          ["d_1_at_max.out","d_0_am__U645.in1"],
          ["d_0_am__U646.in0","d_0_am__U645.out"],
          ["d_2_at_max.out","d_0_am__U646.in1"],
          ["d_0_next_value.sel","d_0_am__U646.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U647.in0"],
          ["d_2_at_max.out","d_1_am__U647.in1"],
          ["d_1_next_value.sel","d_1_am__U647.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U76":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U91":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U92":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U77"
          },
          "and_all__U93":{
            "modref":"corebit.and"
          },
          "and_all__U94":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U95":{
            "modref":"corebit.and"
          },
          "d_0_am__U96":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U97":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U91.out"],
          ["d_1_inc.in1","_U91.out"],
          ["d_2_inc.in1","_U91.out"],
          ["inc_time_value.in0","_U91.out"],
          ["cmp_time.in1","_U92.out"],
          ["inc_time_value.in1","_U92.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U93.in0"],
          ["readyInvert.out","and_all__U93.in1"],
          ["inc_time_value.sel","and_all__U93.out"],
          ["cmp_time.out","and_all__U94.in0"],
          ["self.ready","and_all__U94.in1"],
          ["d_0_reg.en","and_all__U94.out"],
          ["d_1_reg.en","and_all__U94.out"],
          ["d_2_reg.en","and_all__U94.out"],
          ["self.valid","and_all__U94.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U95.in0"],
          ["d_1_at_max.out","d_0_am__U95.in1"],
          ["d_0_am__U96.in0","d_0_am__U95.out"],
          ["d_2_at_max.out","d_0_am__U96.in1"],
          ["d_0_next_value.sel","d_0_am__U96.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U97.in0"],
          ["d_2_at_max.out","d_1_am__U97.in1"],
          ["d_1_next_value.sel","d_1_am__U97.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "cascade":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en_ready","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","BitIn"]
        ]],
        "instances":{
          "conv1_stencil":{
            "modref":"global.conv1_stencil_ub"
          },
          "conv1_stencil_clkwrk_dsa0":{
            "modref":"global.conv1_stencil_clkwrk_dsa0_ub"
          },
          "conv2_stencil":{
            "modref":"global.conv2_stencil_ub"
          },
          "conv2_stencil_clkwrk_dsa1":{
            "modref":"global.conv2_stencil_clkwrk_dsa1_ub"
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "op_hcompute_conv1_stencil":{
            "modref":"global.cu_op_hcompute_conv1_stencil"
          },
          "op_hcompute_conv1_stencil_1":{
            "modref":"global.cu_op_hcompute_conv1_stencil_1"
          },
          "op_hcompute_conv1_stencil_1_exe_start":{
            "modref":"global.op_hcompute_conv1_stencil_1_exe_start_pt__U101"
          },
          "op_hcompute_conv1_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv1_stencil_1_exe_start_control_vars_pt__U102"
          },
          "op_hcompute_conv1_stencil_1_port_controller":{
            "modref":"global.affine_controller__U76"
          },
          "op_hcompute_conv1_stencil_1_read_ready":{
            "modref":"global.op_hcompute_conv1_stencil_1_read_ready_pt__U98"
          },
          "op_hcompute_conv1_stencil_1_read_start":{
            "modref":"global.op_hcompute_conv1_stencil_1_read_start_pt__U99"
          },
          "op_hcompute_conv1_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_conv1_stencil_1_read_start_control_vars_pt__U100"
          },
          "op_hcompute_conv1_stencil_1_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv1_stencil_1"
          },
          "op_hcompute_conv1_stencil_1_write_start":{
            "modref":"global.op_hcompute_conv1_stencil_1_write_start_pt__U103"
          },
          "op_hcompute_conv1_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_conv1_stencil_1_write_start_control_vars_pt__U104"
          },
          "op_hcompute_conv1_stencil_exe_start":{
            "modref":"global.op_hcompute_conv1_stencil_exe_start_pt__U72"
          },
          "op_hcompute_conv1_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv1_stencil_exe_start_control_vars_pt__U73"
          },
          "op_hcompute_conv1_stencil_port_controller":{
            "modref":"global.affine_controller__U47"
          },
          "op_hcompute_conv1_stencil_read_ready":{
            "modref":"global.op_hcompute_conv1_stencil_read_ready_pt__U69"
          },
          "op_hcompute_conv1_stencil_read_start":{
            "modref":"global.op_hcompute_conv1_stencil_read_start_pt__U70"
          },
          "op_hcompute_conv1_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_conv1_stencil_read_start_control_vars_pt__U71"
          },
          "op_hcompute_conv1_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv1_stencil"
          },
          "op_hcompute_conv1_stencil_write_start":{
            "modref":"global.op_hcompute_conv1_stencil_write_start_pt__U74"
          },
          "op_hcompute_conv1_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_conv1_stencil_write_start_control_vars_pt__U75"
          },
          "op_hcompute_conv2_stencil":{
            "modref":"global.cu_op_hcompute_conv2_stencil"
          },
          "op_hcompute_conv2_stencil_1":{
            "modref":"global.cu_op_hcompute_conv2_stencil_1"
          },
          "op_hcompute_conv2_stencil_1_exe_start":{
            "modref":"global.op_hcompute_conv2_stencil_1_exe_start_pt__U159"
          },
          "op_hcompute_conv2_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv2_stencil_1_exe_start_control_vars_pt__U160"
          },
          "op_hcompute_conv2_stencil_1_port_controller":{
            "modref":"global.affine_controller__U134"
          },
          "op_hcompute_conv2_stencil_1_read_ready":{
            "modref":"global.op_hcompute_conv2_stencil_1_read_ready_pt__U156"
          },
          "op_hcompute_conv2_stencil_1_read_start":{
            "modref":"global.op_hcompute_conv2_stencil_1_read_start_pt__U157"
          },
          "op_hcompute_conv2_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_conv2_stencil_1_read_start_control_vars_pt__U158"
          },
          "op_hcompute_conv2_stencil_1_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv2_stencil_1"
          },
          "op_hcompute_conv2_stencil_1_write_start":{
            "modref":"global.op_hcompute_conv2_stencil_1_write_start_pt__U161"
          },
          "op_hcompute_conv2_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_conv2_stencil_1_write_start_control_vars_pt__U162"
          },
          "op_hcompute_conv2_stencil_exe_start":{
            "modref":"global.op_hcompute_conv2_stencil_exe_start_pt__U130"
          },
          "op_hcompute_conv2_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv2_stencil_exe_start_control_vars_pt__U131"
          },
          "op_hcompute_conv2_stencil_port_controller":{
            "modref":"global.affine_controller__U105"
          },
          "op_hcompute_conv2_stencil_read_ready":{
            "modref":"global.op_hcompute_conv2_stencil_read_ready_pt__U127"
          },
          "op_hcompute_conv2_stencil_read_start":{
            "modref":"global.op_hcompute_conv2_stencil_read_start_pt__U128"
          },
          "op_hcompute_conv2_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_conv2_stencil_read_start_control_vars_pt__U129"
          },
          "op_hcompute_conv2_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv2_stencil"
          },
          "op_hcompute_conv2_stencil_write_start":{
            "modref":"global.op_hcompute_conv2_stencil_write_start_pt__U132"
          },
          "op_hcompute_conv2_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_conv2_stencil_write_start_control_vars_pt__U133"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U43"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U44"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U18"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_ready":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_ready_pt__U40"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U41"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U42"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U45"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U46"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U188"
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U189"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U163"
          },
          "op_hcompute_hw_output_stencil_read_ready":{
            "modref":"global.op_hcompute_hw_output_stencil_read_ready_pt__U185"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U186"
          },
          "op_hcompute_hw_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_control_vars_pt__U187"
          },
          "op_hcompute_hw_output_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U190"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_control_vars_pt__U191"
          }
        },
        "connections":[
          ["self.flush","conv1_stencil.flush"],
          ["op_hcompute_conv1_stencil_1.conv1_stencil_op_hcompute_conv1_stencil_1_write","conv1_stencil.op_hcompute_conv1_stencil_1_write"],
          ["op_hcompute_conv1_stencil_1_write_start_control_vars.out","conv1_stencil.op_hcompute_conv1_stencil_1_write_ctrl_vars"],
          ["op_hcompute_conv1_stencil_1.conv1_stencil_op_hcompute_conv1_stencil_1_write_ready","conv1_stencil.op_hcompute_conv1_stencil_1_write_data_ready"],
          ["op_hcompute_conv1_stencil_1.conv1_stencil_op_hcompute_conv1_stencil_1_write_valid","conv1_stencil.op_hcompute_conv1_stencil_1_write_data_valid"],
          ["op_hcompute_conv1_stencil_1_write_start.out","conv1_stencil.op_hcompute_conv1_stencil_1_write_wen"],
          ["op_hcompute_conv2_stencil_1.conv1_stencil_op_hcompute_conv2_stencil_1_read","conv1_stencil.op_hcompute_conv2_stencil_1_read"],
          ["op_hcompute_conv2_stencil_1_port_controller.d","conv1_stencil.op_hcompute_conv2_stencil_1_read_ctrl_vars"],
          ["op_hcompute_conv2_stencil_1.conv1_stencil_op_hcompute_conv2_stencil_1_read_ready","conv1_stencil.op_hcompute_conv2_stencil_1_read_data_ready"],
          ["op_hcompute_conv2_stencil_1.conv1_stencil_op_hcompute_conv2_stencil_1_read_valid","conv1_stencil.op_hcompute_conv2_stencil_1_read_data_valid"],
          ["op_hcompute_conv2_stencil_1_read_start.out","conv1_stencil.op_hcompute_conv2_stencil_1_read_ren"],
          ["op_hcompute_conv2_stencil_1_ready_join.ready_in_conv1_stencil","conv1_stencil.op_hcompute_conv2_stencil_1_read_rready"],
          ["self.rst_n","conv1_stencil.rst_n"],
          ["self.flush","conv1_stencil_clkwrk_dsa0.flush"],
          ["op_hcompute_conv1_stencil_1.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_read","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_1_read"],
          ["op_hcompute_conv1_stencil_1_port_controller.d","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_1_read_ctrl_vars"],
          ["op_hcompute_conv1_stencil_1.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_read_ready","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_1_read_data_ready"],
          ["op_hcompute_conv1_stencil_1.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_read_valid","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_1_read_data_valid"],
          ["op_hcompute_conv1_stencil_1_read_start.out","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_1_read_ren"],
          ["op_hcompute_conv1_stencil_1_ready_join.ready_in_conv1_stencil_clkwrk_dsa0","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_1_read_rready"],
          ["op_hcompute_conv1_stencil.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_write","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_write"],
          ["op_hcompute_conv1_stencil_write_start_control_vars.out","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_write_ctrl_vars"],
          ["op_hcompute_conv1_stencil.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_write_ready","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_write_data_ready"],
          ["op_hcompute_conv1_stencil.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_write_valid","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_write_data_valid"],
          ["op_hcompute_conv1_stencil_write_start.out","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_write_wen"],
          ["self.rst_n","conv1_stencil_clkwrk_dsa0.rst_n"],
          ["self.flush","conv2_stencil.flush"],
          ["op_hcompute_conv2_stencil_1.conv2_stencil_op_hcompute_conv2_stencil_1_write","conv2_stencil.op_hcompute_conv2_stencil_1_write"],
          ["op_hcompute_conv2_stencil_1_write_start_control_vars.out","conv2_stencil.op_hcompute_conv2_stencil_1_write_ctrl_vars"],
          ["op_hcompute_conv2_stencil_1.conv2_stencil_op_hcompute_conv2_stencil_1_write_ready","conv2_stencil.op_hcompute_conv2_stencil_1_write_data_ready"],
          ["op_hcompute_conv2_stencil_1.conv2_stencil_op_hcompute_conv2_stencil_1_write_valid","conv2_stencil.op_hcompute_conv2_stencil_1_write_data_valid"],
          ["op_hcompute_conv2_stencil_1_write_start.out","conv2_stencil.op_hcompute_conv2_stencil_1_write_wen"],
          ["op_hcompute_hw_output_stencil.conv2_stencil_op_hcompute_hw_output_stencil_read","conv2_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","conv2_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil.conv2_stencil_op_hcompute_hw_output_stencil_read_ready","conv2_stencil.op_hcompute_hw_output_stencil_read_data_ready"],
          ["op_hcompute_hw_output_stencil.conv2_stencil_op_hcompute_hw_output_stencil_read_valid","conv2_stencil.op_hcompute_hw_output_stencil_read_data_valid"],
          ["op_hcompute_hw_output_stencil_read_start.out","conv2_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["op_hcompute_hw_output_stencil_ready_join.ready_in_conv2_stencil","conv2_stencil.op_hcompute_hw_output_stencil_read_rready"],
          ["self.rst_n","conv2_stencil.rst_n"],
          ["self.flush","conv2_stencil_clkwrk_dsa1.flush"],
          ["op_hcompute_conv2_stencil_1.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_read","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_1_read"],
          ["op_hcompute_conv2_stencil_1_port_controller.d","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_1_read_ctrl_vars"],
          ["op_hcompute_conv2_stencil_1.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_read_ready","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_1_read_data_ready"],
          ["op_hcompute_conv2_stencil_1.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_read_valid","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_1_read_data_valid"],
          ["op_hcompute_conv2_stencil_1_read_start.out","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_1_read_ren"],
          ["op_hcompute_conv2_stencil_1_ready_join.ready_in_conv2_stencil_clkwrk_dsa1","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_1_read_rready"],
          ["op_hcompute_conv2_stencil.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_write","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_write"],
          ["op_hcompute_conv2_stencil_write_start_control_vars.out","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_write_ctrl_vars"],
          ["op_hcompute_conv2_stencil.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_write_ready","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_write_data_ready"],
          ["op_hcompute_conv2_stencil.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_write_valid","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_write_data_valid"],
          ["op_hcompute_conv2_stencil_write_start.out","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_write_wen"],
          ["self.rst_n","conv2_stencil_clkwrk_dsa1.rst_n"],
          ["self.flush","hw_input_global_wrapper_stencil.flush"],
          ["op_hcompute_conv1_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read","hw_input_global_wrapper_stencil.op_hcompute_conv1_stencil_1_read"],
          ["op_hcompute_conv1_stencil_1_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv1_stencil_1_read_ctrl_vars"],
          ["op_hcompute_conv1_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read_ready","hw_input_global_wrapper_stencil.op_hcompute_conv1_stencil_1_read_data_ready"],
          ["op_hcompute_conv1_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read_valid","hw_input_global_wrapper_stencil.op_hcompute_conv1_stencil_1_read_data_valid"],
          ["op_hcompute_conv1_stencil_1_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv1_stencil_1_read_ren"],
          ["op_hcompute_conv1_stencil_1_ready_join.ready_in_hw_input_global_wrapper_stencil","hw_input_global_wrapper_stencil.op_hcompute_conv1_stencil_1_read_rready"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ready","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_data_ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_valid","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_data_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_wen"],
          ["self.rst_n","hw_input_global_wrapper_stencil.rst_n"],
          ["op_hcompute_conv1_stencil_1_port_controller.valid","op_hcompute_conv1_stencil_1_exe_start.in"],
          ["op_hcompute_conv1_stencil_1_port_controller.d","op_hcompute_conv1_stencil_1_exe_start_control_vars.in"],
          ["op_hcompute_conv1_stencil_1_read_start_control_vars.in","op_hcompute_conv1_stencil_1_port_controller.d"],
          ["op_hcompute_conv1_stencil_1_write_start_control_vars.in","op_hcompute_conv1_stencil_1_port_controller.d"],
          ["op_hcompute_conv1_stencil_1_read_ready.in","op_hcompute_conv1_stencil_1_port_controller.ready"],
          ["op_hcompute_conv1_stencil_1_read_start.in","op_hcompute_conv1_stencil_1_port_controller.valid"],
          ["op_hcompute_conv1_stencil_1_write_start.in","op_hcompute_conv1_stencil_1_port_controller.valid"],
          ["op_hcompute_conv1_stencil_1_ready_join.ready_out","op_hcompute_conv1_stencil_1_read_ready.out"],
          ["op_hcompute_conv1_stencil_port_controller.valid","op_hcompute_conv1_stencil_exe_start.in"],
          ["op_hcompute_conv1_stencil_port_controller.d","op_hcompute_conv1_stencil_exe_start_control_vars.in"],
          ["op_hcompute_conv1_stencil_read_start_control_vars.in","op_hcompute_conv1_stencil_port_controller.d"],
          ["op_hcompute_conv1_stencil_write_start_control_vars.in","op_hcompute_conv1_stencil_port_controller.d"],
          ["op_hcompute_conv1_stencil_read_ready.in","op_hcompute_conv1_stencil_port_controller.ready"],
          ["op_hcompute_conv1_stencil_read_start.in","op_hcompute_conv1_stencil_port_controller.valid"],
          ["op_hcompute_conv1_stencil_write_start.in","op_hcompute_conv1_stencil_port_controller.valid"],
          ["op_hcompute_conv1_stencil_ready_join.ready_out","op_hcompute_conv1_stencil_read_ready.out"],
          ["op_hcompute_conv2_stencil_1_port_controller.valid","op_hcompute_conv2_stencil_1_exe_start.in"],
          ["op_hcompute_conv2_stencil_1_port_controller.d","op_hcompute_conv2_stencil_1_exe_start_control_vars.in"],
          ["op_hcompute_conv2_stencil_1_read_start_control_vars.in","op_hcompute_conv2_stencil_1_port_controller.d"],
          ["op_hcompute_conv2_stencil_1_write_start_control_vars.in","op_hcompute_conv2_stencil_1_port_controller.d"],
          ["op_hcompute_conv2_stencil_1_read_ready.in","op_hcompute_conv2_stencil_1_port_controller.ready"],
          ["op_hcompute_conv2_stencil_1_read_start.in","op_hcompute_conv2_stencil_1_port_controller.valid"],
          ["op_hcompute_conv2_stencil_1_write_start.in","op_hcompute_conv2_stencil_1_port_controller.valid"],
          ["op_hcompute_conv2_stencil_1_ready_join.ready_out","op_hcompute_conv2_stencil_1_read_ready.out"],
          ["op_hcompute_conv2_stencil_port_controller.valid","op_hcompute_conv2_stencil_exe_start.in"],
          ["op_hcompute_conv2_stencil_port_controller.d","op_hcompute_conv2_stencil_exe_start_control_vars.in"],
          ["op_hcompute_conv2_stencil_read_start_control_vars.in","op_hcompute_conv2_stencil_port_controller.d"],
          ["op_hcompute_conv2_stencil_write_start_control_vars.in","op_hcompute_conv2_stencil_port_controller.d"],
          ["op_hcompute_conv2_stencil_read_ready.in","op_hcompute_conv2_stencil_port_controller.ready"],
          ["op_hcompute_conv2_stencil_read_start.in","op_hcompute_conv2_stencil_port_controller.valid"],
          ["op_hcompute_conv2_stencil_write_start.in","op_hcompute_conv2_stencil_port_controller.valid"],
          ["op_hcompute_conv2_stencil_ready_join.ready_out","op_hcompute_conv2_stencil_read_ready.out"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_ready.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_ready_join.ready_out","op_hcompute_hw_input_global_wrapper_stencil_read_ready.out"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en_ready","op_hcompute_hw_input_global_wrapper_stencil_ready_join.ready_in_hw_input_stencil"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write_ready"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_port_controller.d","op_hcompute_hw_output_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_output_stencil_read_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_ready.in","op_hcompute_hw_output_stencil_port_controller.ready"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_ready_join.ready_out","op_hcompute_hw_output_stencil_read_ready.out"]
        ]
      },
      "conv1_stencil_clkwrk_dsa0_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv1_stencil_1_read_ren","BitIn"],
          ["op_hcompute_conv1_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv1_stencil_1_read_rready","Bit"],
          ["op_hcompute_conv1_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_conv1_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_conv1_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv1_stencil_write_wen","BitIn"],
          ["op_hcompute_conv1_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv1_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv1_stencil_write_data_ready","Bit"],
          ["op_hcompute_conv1_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv1_stencil_clkwrk_dsa0_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "conv1_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv1_stencil_clkwrk_dsa0_BANK_0"
          },
          "conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_ready_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_valid_net":{
            "modref":"corebit.wire"
          },
          "inner_bank_offsetconv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_U421":{
            "modref":"global.aff__U407"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv1_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U404"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_conv1_stencil_write.0","bank_0.push_data"],
          ["self.op_hcompute_conv1_stencil_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_conv1_stencil_write_wen","bank_0.push_data_valid"],
          ["conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_net.in","bank_0.read_data"],
          ["conv1_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["conv1_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsetconv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_U421.out","bank_0.read_idx"],
          ["self.op_hcompute_conv1_stencil_1_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_conv1_stencil_1_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_conv1_stencil_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsetconv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_U421.out","bank_0.update_idx"],
          ["self.op_hcompute_conv1_stencil_1_read_ren","bank_0.update_idx_valid"],
          ["conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_ready_net.out","conv1_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.ready_in_conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17"],
          ["self.rst_n","conv1_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.rst_n"],
          ["conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_valid_net.in","conv1_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.valid_out_conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17"],
          ["self.op_hcompute_conv1_stencil_1_read.0","conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_net.out"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.ready_in_0","conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_ready_net.in"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.valid_in_0","conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_valid_net.out"],
          ["self.op_hcompute_conv1_stencil_1_read_ctrl_vars","inner_bank_offsetconv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_U421.d"],
          ["self.op_hcompute_conv1_stencil_1_read_data_ready","op_hcompute_conv1_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv1_stencil_1_read_data_valid","op_hcompute_conv1_stencil_1_read_flow_ctrl.valid_out_0"]
        ]
      },
      "conv1_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv1_stencil_1_write_wen","BitIn"],
          ["op_hcompute_conv1_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv1_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv1_stencil_1_write_data_ready","Bit"],
          ["op_hcompute_conv1_stencil_1_write_data_valid","BitIn"],
          ["op_hcompute_conv2_stencil_1_read_ren","BitIn"],
          ["op_hcompute_conv2_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv2_stencil_1_read_rready","Bit"],
          ["op_hcompute_conv2_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_conv2_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_conv2_stencil_1_read",["Array",9,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "and_all__U314":{
            "modref":"corebit.and"
          },
          "and_all__U315":{
            "modref":"corebit.and"
          },
          "and_all__U357":{
            "modref":"corebit.and"
          },
          "and_all__U358":{
            "modref":"corebit.and"
          },
          "and_all__U400":{
            "modref":"corebit.and"
          },
          "and_all__U401":{
            "modref":"corebit.and"
          },
          "and_all__U402":{
            "modref":"corebit.and"
          },
          "and_all__U403":{
            "modref":"corebit.and"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_10_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_10_ready_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_10_valid_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_11_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_11_ready_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_11_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U313"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_11_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_11_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_11_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_11_valid_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_12_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_12_ready_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_12_valid_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_13_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_13_ready_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_13_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U356"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_13_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_13_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_13_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_13_valid_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_5_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_5_ready_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_5_valid_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_6_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_6_ready_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_6_valid_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_7_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_7_ready_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_7_valid_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_8_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_8_ready_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_8_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U399"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_8_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_8_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_8_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_8_valid_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_9_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_9_ready_net":{
            "modref":"corebit.wire"
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_9_valid_net":{
            "modref":"corebit.wire"
          },
          "ctrl__U296":{
            "modref":"global.affine_controller__U274"
          },
          "ctrl__U339":{
            "modref":"global.affine_controller__U317"
          },
          "ctrl__U382":{
            "modref":"global.affine_controller__U360"
          },
          "inner_bank_offsetconv1_stencil_op_hcompute_conv1_stencil_1_16_U311":{
            "modref":"global.aff__U297"
          },
          "inner_bank_offsetconv1_stencil_op_hcompute_conv1_stencil_1_16_U354":{
            "modref":"global.aff__U340"
          },
          "inner_bank_offsetconv1_stencil_op_hcompute_conv1_stencil_1_16_U397":{
            "modref":"global.aff__U383"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv2_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U192"
          },
          "row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_11":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv1_stencil_sr__U273"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_13":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv1_stencil_sr__U316"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_8":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv1_stencil_sr__U359"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "zero_cst_U312":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U355":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U398":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["conv1_stencil_op_hcompute_conv2_stencil_1_9_ready_net.out","and_all__U314.in0"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_11_ready_net.out","and_all__U314.in1"],
          ["and_all__U315.in0","and_all__U314.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_10_ready_net.out","and_all__U315.in1"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_11_sr.ready_out","and_all__U315.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_12_ready_net.out","and_all__U357.in0"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_13_ready_net.out","and_all__U357.in1"],
          ["and_all__U358.in0","and_all__U357.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_5_ready_net.out","and_all__U358.in1"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_13_sr.ready_out","and_all__U358.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_6_ready_net.out","and_all__U400.in0"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_8_ready_net.out","and_all__U400.in1"],
          ["and_all__U401.in0","and_all__U400.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_7_ready_net.out","and_all__U401.in1"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_8_sr.ready_out","and_all__U401.out"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_11.push_data_ready","and_all__U402.in0"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_13.push_data_ready","and_all__U402.in1"],
          ["and_all__U403.in0","and_all__U402.out"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_8.push_data_ready","and_all__U403.in1"],
          ["self.op_hcompute_conv1_stencil_1_write_data_ready","and_all__U403.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_11_sr.out_data.1","conv1_stencil_op_hcompute_conv2_stencil_1_10_net.in"],
          ["self.op_hcompute_conv2_stencil_1_read.5","conv1_stencil_op_hcompute_conv2_stencil_1_10_net.out"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.ready_in_5","conv1_stencil_op_hcompute_conv2_stencil_1_10_ready_net.in"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_11_sr.valid_out","conv1_stencil_op_hcompute_conv2_stencil_1_10_valid_net.in"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.valid_in_5","conv1_stencil_op_hcompute_conv2_stencil_1_10_valid_net.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_11_sr.out_data.0","conv1_stencil_op_hcompute_conv2_stencil_1_11_net.in"],
          ["self.op_hcompute_conv2_stencil_1_read.6","conv1_stencil_op_hcompute_conv2_stencil_1_11_net.out"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.ready_in_6","conv1_stencil_op_hcompute_conv2_stencil_1_11_ready_net.in"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_11_sr_net.out","conv1_stencil_op_hcompute_conv2_stencil_1_11_sr.in_data"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_9_net.in","conv1_stencil_op_hcompute_conv2_stencil_1_11_sr.out_data.2"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_11_sr_ready_net.in","conv1_stencil_op_hcompute_conv2_stencil_1_11_sr.ready_in"],
          ["self.rst_n","conv1_stencil_op_hcompute_conv2_stencil_1_11_sr.rst_n"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_11_sr_valid_net.out","conv1_stencil_op_hcompute_conv2_stencil_1_11_sr.valid_in"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_11_valid_net.in","conv1_stencil_op_hcompute_conv2_stencil_1_11_sr.valid_out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_9_valid_net.in","conv1_stencil_op_hcompute_conv2_stencil_1_11_sr.valid_out"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_11.read_data","conv1_stencil_op_hcompute_conv2_stencil_1_11_sr_net.in"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_11.read_data_ready","conv1_stencil_op_hcompute_conv2_stencil_1_11_sr_ready_net.out"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_11.read_data_valid","conv1_stencil_op_hcompute_conv2_stencil_1_11_sr_valid_net.in"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.valid_in_6","conv1_stencil_op_hcompute_conv2_stencil_1_11_valid_net.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_13_sr.out_data.2","conv1_stencil_op_hcompute_conv2_stencil_1_12_net.in"],
          ["self.op_hcompute_conv2_stencil_1_read.7","conv1_stencil_op_hcompute_conv2_stencil_1_12_net.out"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.ready_in_7","conv1_stencil_op_hcompute_conv2_stencil_1_12_ready_net.in"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_13_sr.valid_out","conv1_stencil_op_hcompute_conv2_stencil_1_12_valid_net.in"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.valid_in_7","conv1_stencil_op_hcompute_conv2_stencil_1_12_valid_net.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_13_sr.out_data.0","conv1_stencil_op_hcompute_conv2_stencil_1_13_net.in"],
          ["self.op_hcompute_conv2_stencil_1_read.8","conv1_stencil_op_hcompute_conv2_stencil_1_13_net.out"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.ready_in_8","conv1_stencil_op_hcompute_conv2_stencil_1_13_ready_net.in"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_13_sr_net.out","conv1_stencil_op_hcompute_conv2_stencil_1_13_sr.in_data"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_5_net.in","conv1_stencil_op_hcompute_conv2_stencil_1_13_sr.out_data.1"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_13_sr_ready_net.in","conv1_stencil_op_hcompute_conv2_stencil_1_13_sr.ready_in"],
          ["self.rst_n","conv1_stencil_op_hcompute_conv2_stencil_1_13_sr.rst_n"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_13_sr_valid_net.out","conv1_stencil_op_hcompute_conv2_stencil_1_13_sr.valid_in"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_13_valid_net.in","conv1_stencil_op_hcompute_conv2_stencil_1_13_sr.valid_out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_5_valid_net.in","conv1_stencil_op_hcompute_conv2_stencil_1_13_sr.valid_out"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_13.read_data","conv1_stencil_op_hcompute_conv2_stencil_1_13_sr_net.in"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_13.read_data_ready","conv1_stencil_op_hcompute_conv2_stencil_1_13_sr_ready_net.out"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_13.read_data_valid","conv1_stencil_op_hcompute_conv2_stencil_1_13_sr_valid_net.in"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.valid_in_8","conv1_stencil_op_hcompute_conv2_stencil_1_13_valid_net.out"],
          ["self.op_hcompute_conv2_stencil_1_read.0","conv1_stencil_op_hcompute_conv2_stencil_1_5_net.out"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.ready_in_0","conv1_stencil_op_hcompute_conv2_stencil_1_5_ready_net.in"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.valid_in_0","conv1_stencil_op_hcompute_conv2_stencil_1_5_valid_net.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_8_sr.out_data.2","conv1_stencil_op_hcompute_conv2_stencil_1_6_net.in"],
          ["self.op_hcompute_conv2_stencil_1_read.1","conv1_stencil_op_hcompute_conv2_stencil_1_6_net.out"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.ready_in_1","conv1_stencil_op_hcompute_conv2_stencil_1_6_ready_net.in"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_8_sr.valid_out","conv1_stencil_op_hcompute_conv2_stencil_1_6_valid_net.in"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.valid_in_1","conv1_stencil_op_hcompute_conv2_stencil_1_6_valid_net.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_8_sr.out_data.1","conv1_stencil_op_hcompute_conv2_stencil_1_7_net.in"],
          ["self.op_hcompute_conv2_stencil_1_read.2","conv1_stencil_op_hcompute_conv2_stencil_1_7_net.out"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.ready_in_2","conv1_stencil_op_hcompute_conv2_stencil_1_7_ready_net.in"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_8_sr.valid_out","conv1_stencil_op_hcompute_conv2_stencil_1_7_valid_net.in"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.valid_in_2","conv1_stencil_op_hcompute_conv2_stencil_1_7_valid_net.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_8_sr.out_data.0","conv1_stencil_op_hcompute_conv2_stencil_1_8_net.in"],
          ["self.op_hcompute_conv2_stencil_1_read.3","conv1_stencil_op_hcompute_conv2_stencil_1_8_net.out"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.ready_in_3","conv1_stencil_op_hcompute_conv2_stencil_1_8_ready_net.in"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_8_sr_net.out","conv1_stencil_op_hcompute_conv2_stencil_1_8_sr.in_data"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_8_sr_ready_net.in","conv1_stencil_op_hcompute_conv2_stencil_1_8_sr.ready_in"],
          ["self.rst_n","conv1_stencil_op_hcompute_conv2_stencil_1_8_sr.rst_n"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_8_sr_valid_net.out","conv1_stencil_op_hcompute_conv2_stencil_1_8_sr.valid_in"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_8_valid_net.in","conv1_stencil_op_hcompute_conv2_stencil_1_8_sr.valid_out"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_8.read_data","conv1_stencil_op_hcompute_conv2_stencil_1_8_sr_net.in"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_8.read_data_ready","conv1_stencil_op_hcompute_conv2_stencil_1_8_sr_ready_net.out"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_8.read_data_valid","conv1_stencil_op_hcompute_conv2_stencil_1_8_sr_valid_net.in"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.valid_in_3","conv1_stencil_op_hcompute_conv2_stencil_1_8_valid_net.out"],
          ["self.op_hcompute_conv2_stencil_1_read.4","conv1_stencil_op_hcompute_conv2_stencil_1_9_net.out"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.ready_in_4","conv1_stencil_op_hcompute_conv2_stencil_1_9_ready_net.in"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.valid_in_4","conv1_stencil_op_hcompute_conv2_stencil_1_9_valid_net.out"],
          ["inner_bank_offsetconv1_stencil_op_hcompute_conv1_stencil_1_16_U311.d","ctrl__U296.d"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_11.read_idx_ready","ctrl__U296.ready"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_11.read_idx_valid","ctrl__U296.valid"],
          ["inner_bank_offsetconv1_stencil_op_hcompute_conv1_stencil_1_16_U354.d","ctrl__U339.d"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_13.read_idx_ready","ctrl__U339.ready"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_13.read_idx_valid","ctrl__U339.valid"],
          ["inner_bank_offsetconv1_stencil_op_hcompute_conv1_stencil_1_16_U397.d","ctrl__U382.d"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_8.read_idx_ready","ctrl__U382.ready"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_8.read_idx_valid","ctrl__U382.valid"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_11.read_idx","inner_bank_offsetconv1_stencil_op_hcompute_conv1_stencil_1_16_U311.out"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_13.read_idx","inner_bank_offsetconv1_stencil_op_hcompute_conv1_stencil_1_16_U354.out"],
          ["row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_8.read_idx","inner_bank_offsetconv1_stencil_op_hcompute_conv1_stencil_1_16_U397.out"],
          ["self.op_hcompute_conv2_stencil_1_read_rready","one_cst.out"],
          ["self.op_hcompute_conv2_stencil_1_read_data_ready","op_hcompute_conv2_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv2_stencil_1_read_data_valid","op_hcompute_conv2_stencil_1_read_flow_ctrl.valid_out_0"],
          ["self.rst_n","row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_11.nreset_i"],
          ["self.op_hcompute_conv1_stencil_1_write.0","row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_11.push_data"],
          ["self.op_hcompute_conv1_stencil_1_write_data_valid","row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_11.push_data_valid"],
          ["zero_cst_U312.out","row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_11.read_will_update"],
          ["self.rst_n","row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_13.nreset_i"],
          ["self.op_hcompute_conv1_stencil_1_write.0","row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_13.push_data"],
          ["self.op_hcompute_conv1_stencil_1_write_data_valid","row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_13.push_data_valid"],
          ["zero_cst_U355.out","row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_13.read_will_update"],
          ["self.rst_n","row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_8.nreset_i"],
          ["self.op_hcompute_conv1_stencil_1_write.0","row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_8.push_data"],
          ["self.op_hcompute_conv1_stencil_1_write_data_valid","row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_8.push_data_valid"],
          ["zero_cst_U398.out","row_buf_conv1_stencil_op_hcompute_conv1_stencil_1_16_to_conv1_stencil_op_hcompute_conv2_stencil_1_8.read_will_update"]
        ]
      },
      "conv2_stencil_clkwrk_dsa1_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv2_stencil_1_read_ren","BitIn"],
          ["op_hcompute_conv2_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv2_stencil_1_read_rready","Bit"],
          ["op_hcompute_conv2_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_conv2_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_conv2_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv2_stencil_write_wen","BitIn"],
          ["op_hcompute_conv2_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv2_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv2_stencil_write_data_ready","Bit"],
          ["op_hcompute_conv2_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv2_stencil_clkwrk_dsa1_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "conv2_stencil_clkwrk_dsa1_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv2_stencil_clkwrk_dsa1_BANK_0"
          },
          "conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_ready_net":{
            "modref":"corebit.wire"
          },
          "conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_valid_net":{
            "modref":"corebit.wire"
          },
          "inner_bank_offsetconv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_U457":{
            "modref":"global.aff__U443"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv2_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U440"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_conv2_stencil_write.0","bank_0.push_data"],
          ["self.op_hcompute_conv2_stencil_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_conv2_stencil_write_wen","bank_0.push_data_valid"],
          ["conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_net.in","bank_0.read_data"],
          ["conv2_stencil_clkwrk_dsa1_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["conv2_stencil_clkwrk_dsa1_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsetconv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_U457.out","bank_0.read_idx"],
          ["self.op_hcompute_conv2_stencil_1_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_conv2_stencil_1_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_conv2_stencil_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsetconv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_U457.out","bank_0.update_idx"],
          ["self.op_hcompute_conv2_stencil_1_read_ren","bank_0.update_idx_valid"],
          ["conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_ready_net.out","conv2_stencil_clkwrk_dsa1_Bank0_read_ctrl_fork.ready_in_conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14"],
          ["self.rst_n","conv2_stencil_clkwrk_dsa1_Bank0_read_ctrl_fork.rst_n"],
          ["conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_valid_net.in","conv2_stencil_clkwrk_dsa1_Bank0_read_ctrl_fork.valid_out_conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14"],
          ["self.op_hcompute_conv2_stencil_1_read.0","conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_net.out"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.ready_in_0","conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_ready_net.in"],
          ["op_hcompute_conv2_stencil_1_read_flow_ctrl.valid_in_0","conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_valid_net.out"],
          ["self.op_hcompute_conv2_stencil_1_read_ctrl_vars","inner_bank_offsetconv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_U457.d"],
          ["self.op_hcompute_conv2_stencil_1_read_data_ready","op_hcompute_conv2_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv2_stencil_1_read_data_valid","op_hcompute_conv2_stencil_1_read_flow_ctrl.valid_out_0"]
        ]
      },
      "conv2_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv2_stencil_1_write_wen","BitIn"],
          ["op_hcompute_conv2_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv2_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv2_stencil_1_write_data_ready","Bit"],
          ["op_hcompute_conv2_stencil_1_write_data_valid","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read_rready","Bit"],
          ["op_hcompute_hw_output_stencil_read_data_ready","BitIn"],
          ["op_hcompute_hw_output_stencil_read_data_valid","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv2_stencil_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "conv2_stencil_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv2_stencil_BANK_0"
          },
          "conv2_stencil_op_hcompute_hw_output_stencil_1_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv2_stencil_op_hcompute_hw_output_stencil_1_ready_net":{
            "modref":"corebit.wire"
          },
          "conv2_stencil_op_hcompute_hw_output_stencil_1_valid_net":{
            "modref":"corebit.wire"
          },
          "inner_bank_offsetconv2_stencil_op_hcompute_hw_output_stencil_1_U439":{
            "modref":"global.aff__U425"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U422"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_conv2_stencil_1_write.0","bank_0.push_data"],
          ["self.op_hcompute_conv2_stencil_1_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_conv2_stencil_1_write_data_valid","bank_0.push_data_valid"],
          ["conv2_stencil_op_hcompute_hw_output_stencil_1_net.in","bank_0.read_data"],
          ["conv2_stencil_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["conv2_stencil_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsetconv2_stencil_op_hcompute_hw_output_stencil_1_U439.out","bank_0.read_idx"],
          ["self.op_hcompute_hw_output_stencil_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_hw_output_stencil_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_conv2_stencil_1_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsetconv2_stencil_op_hcompute_hw_output_stencil_1_U439.out","bank_0.update_idx"],
          ["self.op_hcompute_hw_output_stencil_read_ren","bank_0.update_idx_valid"],
          ["conv2_stencil_op_hcompute_hw_output_stencil_1_ready_net.out","conv2_stencil_Bank0_read_ctrl_fork.ready_in_conv2_stencil_op_hcompute_hw_output_stencil_1"],
          ["self.rst_n","conv2_stencil_Bank0_read_ctrl_fork.rst_n"],
          ["conv2_stencil_op_hcompute_hw_output_stencil_1_valid_net.in","conv2_stencil_Bank0_read_ctrl_fork.valid_out_conv2_stencil_op_hcompute_hw_output_stencil_1"],
          ["self.op_hcompute_hw_output_stencil_read.0","conv2_stencil_op_hcompute_hw_output_stencil_1_net.out"],
          ["op_hcompute_hw_output_stencil_read_flow_ctrl.ready_in_0","conv2_stencil_op_hcompute_hw_output_stencil_1_ready_net.in"],
          ["op_hcompute_hw_output_stencil_read_flow_ctrl.valid_in_0","conv2_stencil_op_hcompute_hw_output_stencil_1_valid_net.out"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","inner_bank_offsetconv2_stencil_op_hcompute_hw_output_stencil_1_U439.d"],
          ["self.op_hcompute_hw_output_stencil_read_data_ready","op_hcompute_hw_output_stencil_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_hw_output_stencil_read_data_valid","op_hcompute_hw_output_stencil_read_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv1_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_write_ready","BitIn"],
          ["conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$const_p0__258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_conv1_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U3"
          }
        },
        "connections":[
          ["self.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_write.0","inner_compute$const_p0__258.out"],
          ["self.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_write_ready","op_hcompute_conv1_stencil_flow_ctrl.ready_out_0"],
          ["self.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_write_valid","op_hcompute_conv1_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv1_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_read_ready","Bit"],
          ["conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read_ready","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read_valid","BitIn"],
          ["conv1_stencil_op_hcompute_conv1_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["conv1_stencil_op_hcompute_conv1_stencil_1_write_ready","BitIn"],
          ["conv1_stencil_op_hcompute_conv1_stencil_1_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$add_277_288_289":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_278_286_287":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_280_285_286":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_281_284_285":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv1_stencil_1_289_290":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_1_290_291":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_3_287_288":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_7_283_284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_8_282_283":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$const_p2__276":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "inner_compute$const_p2__276$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "inner_compute$const_p2__276$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "inner_compute$const_p2__276$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "inner_compute$const_p4__279":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_2_276_277":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_4_276_278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_5_279_280":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_6_276_281":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_9_276_282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv1_stencil_1_flow_ctrl":{
            "modref":"global.flow_ctrl__U5"
          }
        },
        "connections":[
          ["inner_compute$mul_hw_input_global_wrapper_stencil_2_276_277.out","inner_compute$add_277_288_289.in0"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_3_287_288.out","inner_compute$add_277_288_289.in1"],
          ["inner_compute$add_conv1_stencil_1_289_290.in1","inner_compute$add_277_288_289.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_4_276_278.out","inner_compute$add_278_286_287.in0"],
          ["inner_compute$add_280_285_286.out","inner_compute$add_278_286_287.in1"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_3_287_288.in1","inner_compute$add_278_286_287.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_5_279_280.out","inner_compute$add_280_285_286.in0"],
          ["inner_compute$add_281_284_285.out","inner_compute$add_280_285_286.in1"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_6_276_281.out","inner_compute$add_281_284_285.in0"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_7_283_284.out","inner_compute$add_281_284_285.in1"],
          ["self.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_read.0","inner_compute$add_conv1_stencil_1_289_290.in0"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_1_290_291.in1","inner_compute$add_conv1_stencil_1_289_290.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.0","inner_compute$add_hw_input_global_wrapper_stencil_1_290_291.in0"],
          ["self.conv1_stencil_op_hcompute_conv1_stencil_1_write.0","inner_compute$add_hw_input_global_wrapper_stencil_1_290_291.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.2","inner_compute$add_hw_input_global_wrapper_stencil_3_287_288.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.6","inner_compute$add_hw_input_global_wrapper_stencil_7_283_284.in0"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_8_282_283.out","inner_compute$add_hw_input_global_wrapper_stencil_7_283_284.in1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.7","inner_compute$add_hw_input_global_wrapper_stencil_8_282_283.in0"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_9_276_282.out","inner_compute$add_hw_input_global_wrapper_stencil_8_282_283.in1"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_4_276_278.in1","inner_compute$const_p2__276$1.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_6_276_281.in1","inner_compute$const_p2__276$2.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_9_276_282.in1","inner_compute$const_p2__276$3.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_2_276_277.in1","inner_compute$const_p2__276.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_5_279_280.in1","inner_compute$const_p4__279.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.1","inner_compute$mul_hw_input_global_wrapper_stencil_2_276_277.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.3","inner_compute$mul_hw_input_global_wrapper_stencil_4_276_278.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.4","inner_compute$mul_hw_input_global_wrapper_stencil_5_279_280.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.5","inner_compute$mul_hw_input_global_wrapper_stencil_6_276_281.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.8","inner_compute$mul_hw_input_global_wrapper_stencil_9_276_282.in0"],
          ["self.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_read_ready","op_hcompute_conv1_stencil_1_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read_ready","op_hcompute_conv1_stencil_1_flow_ctrl.ready_in_1"],
          ["self.conv1_stencil_op_hcompute_conv1_stencil_1_write_ready","op_hcompute_conv1_stencil_1_flow_ctrl.ready_out_0"],
          ["self.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_read_valid","op_hcompute_conv1_stencil_1_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read_valid","op_hcompute_conv1_stencil_1_flow_ctrl.valid_in_1"],
          ["self.conv1_stencil_op_hcompute_conv1_stencil_1_write_valid","op_hcompute_conv1_stencil_1_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv2_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_write_ready","BitIn"],
          ["conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$const_p0__323":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_conv2_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U9"
          }
        },
        "connections":[
          ["self.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_write.0","inner_compute$const_p0__323.out"],
          ["self.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_write_ready","op_hcompute_conv2_stencil_flow_ctrl.ready_out_0"],
          ["self.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_write_valid","op_hcompute_conv2_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv2_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_read_ready","Bit"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_read_valid","BitIn"],
          ["conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_read_ready","Bit"],
          ["conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_read_valid","BitIn"],
          ["conv2_stencil_op_hcompute_conv2_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["conv2_stencil_op_hcompute_conv2_stencil_1_write_ready","BitIn"],
          ["conv2_stencil_op_hcompute_conv2_stencil_1_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$add_342_353_354":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_343_351_352":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_345_350_351":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_346_349_350":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv1_stencil_2_355_356":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv1_stencil_4_352_353":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv1_stencil_8_348_349":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv1_stencil_9_347_348":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv2_stencil_1_354_355":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$const_p2__341":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "inner_compute$const_p2__341$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "inner_compute$const_p2__341$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "inner_compute$const_p2__341$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "inner_compute$const_p4__344":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "inner_compute$mul_conv1_stencil_10_341_347":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_conv1_stencil_3_341_342":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_conv1_stencil_5_341_343":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_conv1_stencil_6_344_345":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_conv1_stencil_7_341_346":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv2_stencil_1_flow_ctrl":{
            "modref":"global.flow_ctrl__U11"
          }
        },
        "connections":[
          ["inner_compute$mul_conv1_stencil_3_341_342.out","inner_compute$add_342_353_354.in0"],
          ["inner_compute$add_conv1_stencil_4_352_353.out","inner_compute$add_342_353_354.in1"],
          ["inner_compute$add_conv2_stencil_1_354_355.in1","inner_compute$add_342_353_354.out"],
          ["inner_compute$mul_conv1_stencil_5_341_343.out","inner_compute$add_343_351_352.in0"],
          ["inner_compute$add_345_350_351.out","inner_compute$add_343_351_352.in1"],
          ["inner_compute$add_conv1_stencil_4_352_353.in1","inner_compute$add_343_351_352.out"],
          ["inner_compute$mul_conv1_stencil_6_344_345.out","inner_compute$add_345_350_351.in0"],
          ["inner_compute$add_346_349_350.out","inner_compute$add_345_350_351.in1"],
          ["inner_compute$mul_conv1_stencil_7_341_346.out","inner_compute$add_346_349_350.in0"],
          ["inner_compute$add_conv1_stencil_8_348_349.out","inner_compute$add_346_349_350.in1"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.1","inner_compute$add_conv1_stencil_2_355_356.in0"],
          ["inner_compute$add_conv2_stencil_1_354_355.out","inner_compute$add_conv1_stencil_2_355_356.in1"],
          ["self.conv2_stencil_op_hcompute_conv2_stencil_1_write.0","inner_compute$add_conv1_stencil_2_355_356.out"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.3","inner_compute$add_conv1_stencil_4_352_353.in0"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.7","inner_compute$add_conv1_stencil_8_348_349.in0"],
          ["inner_compute$add_conv1_stencil_9_347_348.out","inner_compute$add_conv1_stencil_8_348_349.in1"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.8","inner_compute$add_conv1_stencil_9_347_348.in0"],
          ["inner_compute$mul_conv1_stencil_10_341_347.out","inner_compute$add_conv1_stencil_9_347_348.in1"],
          ["self.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_read.0","inner_compute$add_conv2_stencil_1_354_355.in0"],
          ["inner_compute$mul_conv1_stencil_5_341_343.in1","inner_compute$const_p2__341$1.out"],
          ["inner_compute$mul_conv1_stencil_7_341_346.in1","inner_compute$const_p2__341$2.out"],
          ["inner_compute$mul_conv1_stencil_10_341_347.in1","inner_compute$const_p2__341$3.out"],
          ["inner_compute$mul_conv1_stencil_3_341_342.in1","inner_compute$const_p2__341.out"],
          ["inner_compute$mul_conv1_stencil_6_344_345.in1","inner_compute$const_p4__344.out"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.0","inner_compute$mul_conv1_stencil_10_341_347.in0"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.2","inner_compute$mul_conv1_stencil_3_341_342.in0"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.4","inner_compute$mul_conv1_stencil_5_341_343.in0"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.5","inner_compute$mul_conv1_stencil_6_344_345.in0"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.6","inner_compute$mul_conv1_stencil_7_341_346.in0"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read_ready","op_hcompute_conv2_stencil_1_flow_ctrl.ready_in_0"],
          ["self.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_read_ready","op_hcompute_conv2_stencil_1_flow_ctrl.ready_in_1"],
          ["self.conv2_stencil_op_hcompute_conv2_stencil_1_write_ready","op_hcompute_conv2_stencil_1_flow_ctrl.ready_out_0"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read_valid","op_hcompute_conv2_stencil_1_flow_ctrl.valid_in_0"],
          ["self.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_read_valid","op_hcompute_conv2_stencil_1_flow_ctrl.valid_in_1"],
          ["self.conv2_stencil_op_hcompute_conv2_stencil_1_write_valid","op_hcompute_conv2_stencil_1_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ready","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U0"
          }
        },
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ready","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.ready_out_0"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_valid","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.valid_out_0"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv2_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv2_stencil_op_hcompute_hw_output_stencil_read_ready","Bit"],
          ["conv2_stencil_op_hcompute_hw_output_stencil_read_valid","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "op_hcompute_hw_output_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U15"
          }
        },
        "connections":[
          ["self.conv2_stencil_op_hcompute_hw_output_stencil_read_ready","op_hcompute_hw_output_stencil_flow_ctrl.ready_in_0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","op_hcompute_hw_output_stencil_flow_ctrl.ready_out_0"],
          ["self.conv2_stencil_op_hcompute_hw_output_stencil_read_valid","op_hcompute_hw_output_stencil_flow_ctrl.valid_in_0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_flow_ctrl.valid_out_0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","self.conv2_stencil_op_hcompute_hw_output_stencil_read.0"]
        ]
      },
      "flow_ctrl__U0":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U2":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U2.in0","and_all__U1.out"],
          ["self.ready_out_0","and_all__U2.in1"],
          ["self.ready_in_0","and_all__U2.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U11":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U12":{
            "modref":"corebit.and"
          },
          "and_all__U13":{
            "modref":"corebit.and"
          },
          "and_all__U14":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U12.in0"],
          ["self.valid_in_1","and_all__U12.in1"],
          ["self.valid_out_0","and_all__U12.out"],
          ["self.valid_in_1","and_all__U13.in0"],
          ["self.ready_out_0","and_all__U13.in1"],
          ["self.ready_in_0","and_all__U13.out"],
          ["self.valid_in_0","and_all__U14.in0"],
          ["self.ready_out_0","and_all__U14.in1"],
          ["self.ready_in_1","and_all__U14.out"]
        ]
      },
      "flow_ctrl__U15":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U16":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U17":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U17.in0","and_all__U16.out"],
          ["self.ready_out_0","and_all__U17.in1"],
          ["self.ready_in_0","and_all__U17.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U192":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_in_8","BitIn"],
          ["ready_in_8","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U193":{
            "modref":"corebit.and"
          },
          "and_all__U194":{
            "modref":"corebit.and"
          },
          "and_all__U195":{
            "modref":"corebit.and"
          },
          "and_all__U196":{
            "modref":"corebit.and"
          },
          "and_all__U197":{
            "modref":"corebit.and"
          },
          "and_all__U198":{
            "modref":"corebit.and"
          },
          "and_all__U199":{
            "modref":"corebit.and"
          },
          "and_all__U200":{
            "modref":"corebit.and"
          },
          "and_all__U201":{
            "modref":"corebit.and"
          },
          "and_all__U202":{
            "modref":"corebit.and"
          },
          "and_all__U203":{
            "modref":"corebit.and"
          },
          "and_all__U204":{
            "modref":"corebit.and"
          },
          "and_all__U205":{
            "modref":"corebit.and"
          },
          "and_all__U206":{
            "modref":"corebit.and"
          },
          "and_all__U207":{
            "modref":"corebit.and"
          },
          "and_all__U208":{
            "modref":"corebit.and"
          },
          "and_all__U209":{
            "modref":"corebit.and"
          },
          "and_all__U210":{
            "modref":"corebit.and"
          },
          "and_all__U211":{
            "modref":"corebit.and"
          },
          "and_all__U212":{
            "modref":"corebit.and"
          },
          "and_all__U213":{
            "modref":"corebit.and"
          },
          "and_all__U214":{
            "modref":"corebit.and"
          },
          "and_all__U215":{
            "modref":"corebit.and"
          },
          "and_all__U216":{
            "modref":"corebit.and"
          },
          "and_all__U217":{
            "modref":"corebit.and"
          },
          "and_all__U218":{
            "modref":"corebit.and"
          },
          "and_all__U219":{
            "modref":"corebit.and"
          },
          "and_all__U220":{
            "modref":"corebit.and"
          },
          "and_all__U221":{
            "modref":"corebit.and"
          },
          "and_all__U222":{
            "modref":"corebit.and"
          },
          "and_all__U223":{
            "modref":"corebit.and"
          },
          "and_all__U224":{
            "modref":"corebit.and"
          },
          "and_all__U225":{
            "modref":"corebit.and"
          },
          "and_all__U226":{
            "modref":"corebit.and"
          },
          "and_all__U227":{
            "modref":"corebit.and"
          },
          "and_all__U228":{
            "modref":"corebit.and"
          },
          "and_all__U229":{
            "modref":"corebit.and"
          },
          "and_all__U230":{
            "modref":"corebit.and"
          },
          "and_all__U231":{
            "modref":"corebit.and"
          },
          "and_all__U232":{
            "modref":"corebit.and"
          },
          "and_all__U233":{
            "modref":"corebit.and"
          },
          "and_all__U234":{
            "modref":"corebit.and"
          },
          "and_all__U235":{
            "modref":"corebit.and"
          },
          "and_all__U236":{
            "modref":"corebit.and"
          },
          "and_all__U237":{
            "modref":"corebit.and"
          },
          "and_all__U238":{
            "modref":"corebit.and"
          },
          "and_all__U239":{
            "modref":"corebit.and"
          },
          "and_all__U240":{
            "modref":"corebit.and"
          },
          "and_all__U241":{
            "modref":"corebit.and"
          },
          "and_all__U242":{
            "modref":"corebit.and"
          },
          "and_all__U243":{
            "modref":"corebit.and"
          },
          "and_all__U244":{
            "modref":"corebit.and"
          },
          "and_all__U245":{
            "modref":"corebit.and"
          },
          "and_all__U246":{
            "modref":"corebit.and"
          },
          "and_all__U247":{
            "modref":"corebit.and"
          },
          "and_all__U248":{
            "modref":"corebit.and"
          },
          "and_all__U249":{
            "modref":"corebit.and"
          },
          "and_all__U250":{
            "modref":"corebit.and"
          },
          "and_all__U251":{
            "modref":"corebit.and"
          },
          "and_all__U252":{
            "modref":"corebit.and"
          },
          "and_all__U253":{
            "modref":"corebit.and"
          },
          "and_all__U254":{
            "modref":"corebit.and"
          },
          "and_all__U255":{
            "modref":"corebit.and"
          },
          "and_all__U256":{
            "modref":"corebit.and"
          },
          "and_all__U257":{
            "modref":"corebit.and"
          },
          "and_all__U258":{
            "modref":"corebit.and"
          },
          "and_all__U259":{
            "modref":"corebit.and"
          },
          "and_all__U260":{
            "modref":"corebit.and"
          },
          "and_all__U261":{
            "modref":"corebit.and"
          },
          "and_all__U262":{
            "modref":"corebit.and"
          },
          "and_all__U263":{
            "modref":"corebit.and"
          },
          "and_all__U264":{
            "modref":"corebit.and"
          },
          "and_all__U265":{
            "modref":"corebit.and"
          },
          "and_all__U266":{
            "modref":"corebit.and"
          },
          "and_all__U267":{
            "modref":"corebit.and"
          },
          "and_all__U268":{
            "modref":"corebit.and"
          },
          "and_all__U269":{
            "modref":"corebit.and"
          },
          "and_all__U270":{
            "modref":"corebit.and"
          },
          "and_all__U271":{
            "modref":"corebit.and"
          },
          "and_all__U272":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U193.in0"],
          ["self.valid_in_1","and_all__U193.in1"],
          ["and_all__U194.in0","and_all__U193.out"],
          ["self.valid_in_2","and_all__U194.in1"],
          ["and_all__U195.in0","and_all__U194.out"],
          ["self.valid_in_3","and_all__U195.in1"],
          ["and_all__U196.in0","and_all__U195.out"],
          ["self.valid_in_4","and_all__U196.in1"],
          ["and_all__U197.in0","and_all__U196.out"],
          ["self.valid_in_5","and_all__U197.in1"],
          ["and_all__U198.in0","and_all__U197.out"],
          ["self.valid_in_6","and_all__U198.in1"],
          ["and_all__U199.in0","and_all__U198.out"],
          ["self.valid_in_7","and_all__U199.in1"],
          ["and_all__U200.in0","and_all__U199.out"],
          ["self.valid_in_8","and_all__U200.in1"],
          ["self.valid_out_0","and_all__U200.out"],
          ["self.valid_in_1","and_all__U201.in0"],
          ["self.valid_in_2","and_all__U201.in1"],
          ["and_all__U202.in0","and_all__U201.out"],
          ["self.valid_in_3","and_all__U202.in1"],
          ["and_all__U203.in0","and_all__U202.out"],
          ["self.valid_in_4","and_all__U203.in1"],
          ["and_all__U204.in0","and_all__U203.out"],
          ["self.valid_in_5","and_all__U204.in1"],
          ["and_all__U205.in0","and_all__U204.out"],
          ["self.valid_in_6","and_all__U205.in1"],
          ["and_all__U206.in0","and_all__U205.out"],
          ["self.valid_in_7","and_all__U206.in1"],
          ["and_all__U207.in0","and_all__U206.out"],
          ["self.valid_in_8","and_all__U207.in1"],
          ["and_all__U208.in0","and_all__U207.out"],
          ["self.ready_out_0","and_all__U208.in1"],
          ["self.ready_in_0","and_all__U208.out"],
          ["self.valid_in_0","and_all__U209.in0"],
          ["self.valid_in_2","and_all__U209.in1"],
          ["and_all__U210.in0","and_all__U209.out"],
          ["self.valid_in_3","and_all__U210.in1"],
          ["and_all__U211.in0","and_all__U210.out"],
          ["self.valid_in_4","and_all__U211.in1"],
          ["and_all__U212.in0","and_all__U211.out"],
          ["self.valid_in_5","and_all__U212.in1"],
          ["and_all__U213.in0","and_all__U212.out"],
          ["self.valid_in_6","and_all__U213.in1"],
          ["and_all__U214.in0","and_all__U213.out"],
          ["self.valid_in_7","and_all__U214.in1"],
          ["and_all__U215.in0","and_all__U214.out"],
          ["self.valid_in_8","and_all__U215.in1"],
          ["and_all__U216.in0","and_all__U215.out"],
          ["self.ready_out_0","and_all__U216.in1"],
          ["self.ready_in_1","and_all__U216.out"],
          ["self.valid_in_0","and_all__U217.in0"],
          ["self.valid_in_1","and_all__U217.in1"],
          ["and_all__U218.in0","and_all__U217.out"],
          ["self.valid_in_3","and_all__U218.in1"],
          ["and_all__U219.in0","and_all__U218.out"],
          ["self.valid_in_4","and_all__U219.in1"],
          ["and_all__U220.in0","and_all__U219.out"],
          ["self.valid_in_5","and_all__U220.in1"],
          ["and_all__U221.in0","and_all__U220.out"],
          ["self.valid_in_6","and_all__U221.in1"],
          ["and_all__U222.in0","and_all__U221.out"],
          ["self.valid_in_7","and_all__U222.in1"],
          ["and_all__U223.in0","and_all__U222.out"],
          ["self.valid_in_8","and_all__U223.in1"],
          ["and_all__U224.in0","and_all__U223.out"],
          ["self.ready_out_0","and_all__U224.in1"],
          ["self.ready_in_2","and_all__U224.out"],
          ["self.valid_in_0","and_all__U225.in0"],
          ["self.valid_in_1","and_all__U225.in1"],
          ["and_all__U226.in0","and_all__U225.out"],
          ["self.valid_in_2","and_all__U226.in1"],
          ["and_all__U227.in0","and_all__U226.out"],
          ["self.valid_in_4","and_all__U227.in1"],
          ["and_all__U228.in0","and_all__U227.out"],
          ["self.valid_in_5","and_all__U228.in1"],
          ["and_all__U229.in0","and_all__U228.out"],
          ["self.valid_in_6","and_all__U229.in1"],
          ["and_all__U230.in0","and_all__U229.out"],
          ["self.valid_in_7","and_all__U230.in1"],
          ["and_all__U231.in0","and_all__U230.out"],
          ["self.valid_in_8","and_all__U231.in1"],
          ["and_all__U232.in0","and_all__U231.out"],
          ["self.ready_out_0","and_all__U232.in1"],
          ["self.ready_in_3","and_all__U232.out"],
          ["self.valid_in_0","and_all__U233.in0"],
          ["self.valid_in_1","and_all__U233.in1"],
          ["and_all__U234.in0","and_all__U233.out"],
          ["self.valid_in_2","and_all__U234.in1"],
          ["and_all__U235.in0","and_all__U234.out"],
          ["self.valid_in_3","and_all__U235.in1"],
          ["and_all__U236.in0","and_all__U235.out"],
          ["self.valid_in_5","and_all__U236.in1"],
          ["and_all__U237.in0","and_all__U236.out"],
          ["self.valid_in_6","and_all__U237.in1"],
          ["and_all__U238.in0","and_all__U237.out"],
          ["self.valid_in_7","and_all__U238.in1"],
          ["and_all__U239.in0","and_all__U238.out"],
          ["self.valid_in_8","and_all__U239.in1"],
          ["and_all__U240.in0","and_all__U239.out"],
          ["self.ready_out_0","and_all__U240.in1"],
          ["self.ready_in_4","and_all__U240.out"],
          ["self.valid_in_0","and_all__U241.in0"],
          ["self.valid_in_1","and_all__U241.in1"],
          ["and_all__U242.in0","and_all__U241.out"],
          ["self.valid_in_2","and_all__U242.in1"],
          ["and_all__U243.in0","and_all__U242.out"],
          ["self.valid_in_3","and_all__U243.in1"],
          ["and_all__U244.in0","and_all__U243.out"],
          ["self.valid_in_4","and_all__U244.in1"],
          ["and_all__U245.in0","and_all__U244.out"],
          ["self.valid_in_6","and_all__U245.in1"],
          ["and_all__U246.in0","and_all__U245.out"],
          ["self.valid_in_7","and_all__U246.in1"],
          ["and_all__U247.in0","and_all__U246.out"],
          ["self.valid_in_8","and_all__U247.in1"],
          ["and_all__U248.in0","and_all__U247.out"],
          ["self.ready_out_0","and_all__U248.in1"],
          ["self.ready_in_5","and_all__U248.out"],
          ["self.valid_in_0","and_all__U249.in0"],
          ["self.valid_in_1","and_all__U249.in1"],
          ["and_all__U250.in0","and_all__U249.out"],
          ["self.valid_in_2","and_all__U250.in1"],
          ["and_all__U251.in0","and_all__U250.out"],
          ["self.valid_in_3","and_all__U251.in1"],
          ["and_all__U252.in0","and_all__U251.out"],
          ["self.valid_in_4","and_all__U252.in1"],
          ["and_all__U253.in0","and_all__U252.out"],
          ["self.valid_in_5","and_all__U253.in1"],
          ["and_all__U254.in0","and_all__U253.out"],
          ["self.valid_in_7","and_all__U254.in1"],
          ["and_all__U255.in0","and_all__U254.out"],
          ["self.valid_in_8","and_all__U255.in1"],
          ["and_all__U256.in0","and_all__U255.out"],
          ["self.ready_out_0","and_all__U256.in1"],
          ["self.ready_in_6","and_all__U256.out"],
          ["self.valid_in_0","and_all__U257.in0"],
          ["self.valid_in_1","and_all__U257.in1"],
          ["and_all__U258.in0","and_all__U257.out"],
          ["self.valid_in_2","and_all__U258.in1"],
          ["and_all__U259.in0","and_all__U258.out"],
          ["self.valid_in_3","and_all__U259.in1"],
          ["and_all__U260.in0","and_all__U259.out"],
          ["self.valid_in_4","and_all__U260.in1"],
          ["and_all__U261.in0","and_all__U260.out"],
          ["self.valid_in_5","and_all__U261.in1"],
          ["and_all__U262.in0","and_all__U261.out"],
          ["self.valid_in_6","and_all__U262.in1"],
          ["and_all__U263.in0","and_all__U262.out"],
          ["self.valid_in_8","and_all__U263.in1"],
          ["and_all__U264.in0","and_all__U263.out"],
          ["self.ready_out_0","and_all__U264.in1"],
          ["self.ready_in_7","and_all__U264.out"],
          ["self.valid_in_0","and_all__U265.in0"],
          ["self.valid_in_1","and_all__U265.in1"],
          ["and_all__U266.in0","and_all__U265.out"],
          ["self.valid_in_2","and_all__U266.in1"],
          ["and_all__U267.in0","and_all__U266.out"],
          ["self.valid_in_3","and_all__U267.in1"],
          ["and_all__U268.in0","and_all__U267.out"],
          ["self.valid_in_4","and_all__U268.in1"],
          ["and_all__U269.in0","and_all__U268.out"],
          ["self.valid_in_5","and_all__U269.in1"],
          ["and_all__U270.in0","and_all__U269.out"],
          ["self.valid_in_6","and_all__U270.in1"],
          ["and_all__U271.in0","and_all__U270.out"],
          ["self.valid_in_7","and_all__U271.in1"],
          ["and_all__U272.in0","and_all__U271.out"],
          ["self.ready_out_0","and_all__U272.in1"],
          ["self.ready_in_8","and_all__U272.out"]
        ]
      },
      "flow_ctrl__U3":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U4":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U4.out"]
        ]
      },
      "flow_ctrl__U404":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U405":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U406":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U406.in0","and_all__U405.out"],
          ["self.ready_out_0","and_all__U406.in1"],
          ["self.ready_in_0","and_all__U406.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U422":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U423":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U424":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U424.in0","and_all__U423.out"],
          ["self.ready_out_0","and_all__U424.in1"],
          ["self.ready_in_0","and_all__U424.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U440":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U441":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U442":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U442.in0","and_all__U441.out"],
          ["self.ready_out_0","and_all__U442.in1"],
          ["self.ready_in_0","and_all__U442.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U458":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_in_8","BitIn"],
          ["ready_in_8","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U459":{
            "modref":"corebit.and"
          },
          "and_all__U460":{
            "modref":"corebit.and"
          },
          "and_all__U461":{
            "modref":"corebit.and"
          },
          "and_all__U462":{
            "modref":"corebit.and"
          },
          "and_all__U463":{
            "modref":"corebit.and"
          },
          "and_all__U464":{
            "modref":"corebit.and"
          },
          "and_all__U465":{
            "modref":"corebit.and"
          },
          "and_all__U466":{
            "modref":"corebit.and"
          },
          "and_all__U467":{
            "modref":"corebit.and"
          },
          "and_all__U468":{
            "modref":"corebit.and"
          },
          "and_all__U469":{
            "modref":"corebit.and"
          },
          "and_all__U470":{
            "modref":"corebit.and"
          },
          "and_all__U471":{
            "modref":"corebit.and"
          },
          "and_all__U472":{
            "modref":"corebit.and"
          },
          "and_all__U473":{
            "modref":"corebit.and"
          },
          "and_all__U474":{
            "modref":"corebit.and"
          },
          "and_all__U475":{
            "modref":"corebit.and"
          },
          "and_all__U476":{
            "modref":"corebit.and"
          },
          "and_all__U477":{
            "modref":"corebit.and"
          },
          "and_all__U478":{
            "modref":"corebit.and"
          },
          "and_all__U479":{
            "modref":"corebit.and"
          },
          "and_all__U480":{
            "modref":"corebit.and"
          },
          "and_all__U481":{
            "modref":"corebit.and"
          },
          "and_all__U482":{
            "modref":"corebit.and"
          },
          "and_all__U483":{
            "modref":"corebit.and"
          },
          "and_all__U484":{
            "modref":"corebit.and"
          },
          "and_all__U485":{
            "modref":"corebit.and"
          },
          "and_all__U486":{
            "modref":"corebit.and"
          },
          "and_all__U487":{
            "modref":"corebit.and"
          },
          "and_all__U488":{
            "modref":"corebit.and"
          },
          "and_all__U489":{
            "modref":"corebit.and"
          },
          "and_all__U490":{
            "modref":"corebit.and"
          },
          "and_all__U491":{
            "modref":"corebit.and"
          },
          "and_all__U492":{
            "modref":"corebit.and"
          },
          "and_all__U493":{
            "modref":"corebit.and"
          },
          "and_all__U494":{
            "modref":"corebit.and"
          },
          "and_all__U495":{
            "modref":"corebit.and"
          },
          "and_all__U496":{
            "modref":"corebit.and"
          },
          "and_all__U497":{
            "modref":"corebit.and"
          },
          "and_all__U498":{
            "modref":"corebit.and"
          },
          "and_all__U499":{
            "modref":"corebit.and"
          },
          "and_all__U500":{
            "modref":"corebit.and"
          },
          "and_all__U501":{
            "modref":"corebit.and"
          },
          "and_all__U502":{
            "modref":"corebit.and"
          },
          "and_all__U503":{
            "modref":"corebit.and"
          },
          "and_all__U504":{
            "modref":"corebit.and"
          },
          "and_all__U505":{
            "modref":"corebit.and"
          },
          "and_all__U506":{
            "modref":"corebit.and"
          },
          "and_all__U507":{
            "modref":"corebit.and"
          },
          "and_all__U508":{
            "modref":"corebit.and"
          },
          "and_all__U509":{
            "modref":"corebit.and"
          },
          "and_all__U510":{
            "modref":"corebit.and"
          },
          "and_all__U511":{
            "modref":"corebit.and"
          },
          "and_all__U512":{
            "modref":"corebit.and"
          },
          "and_all__U513":{
            "modref":"corebit.and"
          },
          "and_all__U514":{
            "modref":"corebit.and"
          },
          "and_all__U515":{
            "modref":"corebit.and"
          },
          "and_all__U516":{
            "modref":"corebit.and"
          },
          "and_all__U517":{
            "modref":"corebit.and"
          },
          "and_all__U518":{
            "modref":"corebit.and"
          },
          "and_all__U519":{
            "modref":"corebit.and"
          },
          "and_all__U520":{
            "modref":"corebit.and"
          },
          "and_all__U521":{
            "modref":"corebit.and"
          },
          "and_all__U522":{
            "modref":"corebit.and"
          },
          "and_all__U523":{
            "modref":"corebit.and"
          },
          "and_all__U524":{
            "modref":"corebit.and"
          },
          "and_all__U525":{
            "modref":"corebit.and"
          },
          "and_all__U526":{
            "modref":"corebit.and"
          },
          "and_all__U527":{
            "modref":"corebit.and"
          },
          "and_all__U528":{
            "modref":"corebit.and"
          },
          "and_all__U529":{
            "modref":"corebit.and"
          },
          "and_all__U530":{
            "modref":"corebit.and"
          },
          "and_all__U531":{
            "modref":"corebit.and"
          },
          "and_all__U532":{
            "modref":"corebit.and"
          },
          "and_all__U533":{
            "modref":"corebit.and"
          },
          "and_all__U534":{
            "modref":"corebit.and"
          },
          "and_all__U535":{
            "modref":"corebit.and"
          },
          "and_all__U536":{
            "modref":"corebit.and"
          },
          "and_all__U537":{
            "modref":"corebit.and"
          },
          "and_all__U538":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U459.in0"],
          ["self.valid_in_1","and_all__U459.in1"],
          ["and_all__U460.in0","and_all__U459.out"],
          ["self.valid_in_2","and_all__U460.in1"],
          ["and_all__U461.in0","and_all__U460.out"],
          ["self.valid_in_3","and_all__U461.in1"],
          ["and_all__U462.in0","and_all__U461.out"],
          ["self.valid_in_4","and_all__U462.in1"],
          ["and_all__U463.in0","and_all__U462.out"],
          ["self.valid_in_5","and_all__U463.in1"],
          ["and_all__U464.in0","and_all__U463.out"],
          ["self.valid_in_6","and_all__U464.in1"],
          ["and_all__U465.in0","and_all__U464.out"],
          ["self.valid_in_7","and_all__U465.in1"],
          ["and_all__U466.in0","and_all__U465.out"],
          ["self.valid_in_8","and_all__U466.in1"],
          ["self.valid_out_0","and_all__U466.out"],
          ["self.valid_in_1","and_all__U467.in0"],
          ["self.valid_in_2","and_all__U467.in1"],
          ["and_all__U468.in0","and_all__U467.out"],
          ["self.valid_in_3","and_all__U468.in1"],
          ["and_all__U469.in0","and_all__U468.out"],
          ["self.valid_in_4","and_all__U469.in1"],
          ["and_all__U470.in0","and_all__U469.out"],
          ["self.valid_in_5","and_all__U470.in1"],
          ["and_all__U471.in0","and_all__U470.out"],
          ["self.valid_in_6","and_all__U471.in1"],
          ["and_all__U472.in0","and_all__U471.out"],
          ["self.valid_in_7","and_all__U472.in1"],
          ["and_all__U473.in0","and_all__U472.out"],
          ["self.valid_in_8","and_all__U473.in1"],
          ["and_all__U474.in0","and_all__U473.out"],
          ["self.ready_out_0","and_all__U474.in1"],
          ["self.ready_in_0","and_all__U474.out"],
          ["self.valid_in_0","and_all__U475.in0"],
          ["self.valid_in_2","and_all__U475.in1"],
          ["and_all__U476.in0","and_all__U475.out"],
          ["self.valid_in_3","and_all__U476.in1"],
          ["and_all__U477.in0","and_all__U476.out"],
          ["self.valid_in_4","and_all__U477.in1"],
          ["and_all__U478.in0","and_all__U477.out"],
          ["self.valid_in_5","and_all__U478.in1"],
          ["and_all__U479.in0","and_all__U478.out"],
          ["self.valid_in_6","and_all__U479.in1"],
          ["and_all__U480.in0","and_all__U479.out"],
          ["self.valid_in_7","and_all__U480.in1"],
          ["and_all__U481.in0","and_all__U480.out"],
          ["self.valid_in_8","and_all__U481.in1"],
          ["and_all__U482.in0","and_all__U481.out"],
          ["self.ready_out_0","and_all__U482.in1"],
          ["self.ready_in_1","and_all__U482.out"],
          ["self.valid_in_0","and_all__U483.in0"],
          ["self.valid_in_1","and_all__U483.in1"],
          ["and_all__U484.in0","and_all__U483.out"],
          ["self.valid_in_3","and_all__U484.in1"],
          ["and_all__U485.in0","and_all__U484.out"],
          ["self.valid_in_4","and_all__U485.in1"],
          ["and_all__U486.in0","and_all__U485.out"],
          ["self.valid_in_5","and_all__U486.in1"],
          ["and_all__U487.in0","and_all__U486.out"],
          ["self.valid_in_6","and_all__U487.in1"],
          ["and_all__U488.in0","and_all__U487.out"],
          ["self.valid_in_7","and_all__U488.in1"],
          ["and_all__U489.in0","and_all__U488.out"],
          ["self.valid_in_8","and_all__U489.in1"],
          ["and_all__U490.in0","and_all__U489.out"],
          ["self.ready_out_0","and_all__U490.in1"],
          ["self.ready_in_2","and_all__U490.out"],
          ["self.valid_in_0","and_all__U491.in0"],
          ["self.valid_in_1","and_all__U491.in1"],
          ["and_all__U492.in0","and_all__U491.out"],
          ["self.valid_in_2","and_all__U492.in1"],
          ["and_all__U493.in0","and_all__U492.out"],
          ["self.valid_in_4","and_all__U493.in1"],
          ["and_all__U494.in0","and_all__U493.out"],
          ["self.valid_in_5","and_all__U494.in1"],
          ["and_all__U495.in0","and_all__U494.out"],
          ["self.valid_in_6","and_all__U495.in1"],
          ["and_all__U496.in0","and_all__U495.out"],
          ["self.valid_in_7","and_all__U496.in1"],
          ["and_all__U497.in0","and_all__U496.out"],
          ["self.valid_in_8","and_all__U497.in1"],
          ["and_all__U498.in0","and_all__U497.out"],
          ["self.ready_out_0","and_all__U498.in1"],
          ["self.ready_in_3","and_all__U498.out"],
          ["self.valid_in_0","and_all__U499.in0"],
          ["self.valid_in_1","and_all__U499.in1"],
          ["and_all__U500.in0","and_all__U499.out"],
          ["self.valid_in_2","and_all__U500.in1"],
          ["and_all__U501.in0","and_all__U500.out"],
          ["self.valid_in_3","and_all__U501.in1"],
          ["and_all__U502.in0","and_all__U501.out"],
          ["self.valid_in_5","and_all__U502.in1"],
          ["and_all__U503.in0","and_all__U502.out"],
          ["self.valid_in_6","and_all__U503.in1"],
          ["and_all__U504.in0","and_all__U503.out"],
          ["self.valid_in_7","and_all__U504.in1"],
          ["and_all__U505.in0","and_all__U504.out"],
          ["self.valid_in_8","and_all__U505.in1"],
          ["and_all__U506.in0","and_all__U505.out"],
          ["self.ready_out_0","and_all__U506.in1"],
          ["self.ready_in_4","and_all__U506.out"],
          ["self.valid_in_0","and_all__U507.in0"],
          ["self.valid_in_1","and_all__U507.in1"],
          ["and_all__U508.in0","and_all__U507.out"],
          ["self.valid_in_2","and_all__U508.in1"],
          ["and_all__U509.in0","and_all__U508.out"],
          ["self.valid_in_3","and_all__U509.in1"],
          ["and_all__U510.in0","and_all__U509.out"],
          ["self.valid_in_4","and_all__U510.in1"],
          ["and_all__U511.in0","and_all__U510.out"],
          ["self.valid_in_6","and_all__U511.in1"],
          ["and_all__U512.in0","and_all__U511.out"],
          ["self.valid_in_7","and_all__U512.in1"],
          ["and_all__U513.in0","and_all__U512.out"],
          ["self.valid_in_8","and_all__U513.in1"],
          ["and_all__U514.in0","and_all__U513.out"],
          ["self.ready_out_0","and_all__U514.in1"],
          ["self.ready_in_5","and_all__U514.out"],
          ["self.valid_in_0","and_all__U515.in0"],
          ["self.valid_in_1","and_all__U515.in1"],
          ["and_all__U516.in0","and_all__U515.out"],
          ["self.valid_in_2","and_all__U516.in1"],
          ["and_all__U517.in0","and_all__U516.out"],
          ["self.valid_in_3","and_all__U517.in1"],
          ["and_all__U518.in0","and_all__U517.out"],
          ["self.valid_in_4","and_all__U518.in1"],
          ["and_all__U519.in0","and_all__U518.out"],
          ["self.valid_in_5","and_all__U519.in1"],
          ["and_all__U520.in0","and_all__U519.out"],
          ["self.valid_in_7","and_all__U520.in1"],
          ["and_all__U521.in0","and_all__U520.out"],
          ["self.valid_in_8","and_all__U521.in1"],
          ["and_all__U522.in0","and_all__U521.out"],
          ["self.ready_out_0","and_all__U522.in1"],
          ["self.ready_in_6","and_all__U522.out"],
          ["self.valid_in_0","and_all__U523.in0"],
          ["self.valid_in_1","and_all__U523.in1"],
          ["and_all__U524.in0","and_all__U523.out"],
          ["self.valid_in_2","and_all__U524.in1"],
          ["and_all__U525.in0","and_all__U524.out"],
          ["self.valid_in_3","and_all__U525.in1"],
          ["and_all__U526.in0","and_all__U525.out"],
          ["self.valid_in_4","and_all__U526.in1"],
          ["and_all__U527.in0","and_all__U526.out"],
          ["self.valid_in_5","and_all__U527.in1"],
          ["and_all__U528.in0","and_all__U527.out"],
          ["self.valid_in_6","and_all__U528.in1"],
          ["and_all__U529.in0","and_all__U528.out"],
          ["self.valid_in_8","and_all__U529.in1"],
          ["and_all__U530.in0","and_all__U529.out"],
          ["self.ready_out_0","and_all__U530.in1"],
          ["self.ready_in_7","and_all__U530.out"],
          ["self.valid_in_0","and_all__U531.in0"],
          ["self.valid_in_1","and_all__U531.in1"],
          ["and_all__U532.in0","and_all__U531.out"],
          ["self.valid_in_2","and_all__U532.in1"],
          ["and_all__U533.in0","and_all__U532.out"],
          ["self.valid_in_3","and_all__U533.in1"],
          ["and_all__U534.in0","and_all__U533.out"],
          ["self.valid_in_4","and_all__U534.in1"],
          ["and_all__U535.in0","and_all__U534.out"],
          ["self.valid_in_5","and_all__U535.in1"],
          ["and_all__U536.in0","and_all__U535.out"],
          ["self.valid_in_6","and_all__U536.in1"],
          ["and_all__U537.in0","and_all__U536.out"],
          ["self.valid_in_7","and_all__U537.in1"],
          ["and_all__U538.in0","and_all__U537.out"],
          ["self.ready_out_0","and_all__U538.in1"],
          ["self.ready_in_8","and_all__U538.out"]
        ]
      },
      "flow_ctrl__U5":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U6":{
            "modref":"corebit.and"
          },
          "and_all__U7":{
            "modref":"corebit.and"
          },
          "and_all__U8":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U6.in0"],
          ["self.valid_in_1","and_all__U6.in1"],
          ["self.valid_out_0","and_all__U6.out"],
          ["self.valid_in_1","and_all__U7.in0"],
          ["self.ready_out_0","and_all__U7.in1"],
          ["self.ready_in_0","and_all__U7.out"],
          ["self.valid_in_0","and_all__U8.in0"],
          ["self.ready_out_0","and_all__U8.in1"],
          ["self.ready_in_1","and_all__U8.out"]
        ]
      },
      "flow_ctrl__U9":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U10":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U10.out"]
        ]
      },
      "hcompute_conv1_stencil":{
        "type":["Record",[
          ["out_conv1_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv1_stencil","const_p0__258.out"]
        ]
      },
      "hcompute_conv1_stencil_1":{
        "type":["Record",[
          ["out_conv1_stencil",["Array",16,"Bit"]],
          ["in0_conv1_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_277_288_289":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_278_286_287":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_280_285_286":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_281_284_285":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv1_stencil_1_289_290":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_global_wrapper_stencil_1_290_291":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_global_wrapper_stencil_3_287_288":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_global_wrapper_stencil_7_283_284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_global_wrapper_stencil_8_282_283":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_p2__276":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__276$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__276$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__276$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p4__279":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "mul_hw_input_global_wrapper_stencil_2_276_277":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_4_276_278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_5_279_280":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_6_276_281":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_9_276_282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_input_global_wrapper_stencil_2_276_277.out","add_277_288_289.in0"],
          ["add_hw_input_global_wrapper_stencil_3_287_288.out","add_277_288_289.in1"],
          ["add_conv1_stencil_1_289_290.in1","add_277_288_289.out"],
          ["mul_hw_input_global_wrapper_stencil_4_276_278.out","add_278_286_287.in0"],
          ["add_280_285_286.out","add_278_286_287.in1"],
          ["add_hw_input_global_wrapper_stencil_3_287_288.in1","add_278_286_287.out"],
          ["mul_hw_input_global_wrapper_stencil_5_279_280.out","add_280_285_286.in0"],
          ["add_281_284_285.out","add_280_285_286.in1"],
          ["mul_hw_input_global_wrapper_stencil_6_276_281.out","add_281_284_285.in0"],
          ["add_hw_input_global_wrapper_stencil_7_283_284.out","add_281_284_285.in1"],
          ["self.in0_conv1_stencil.0","add_conv1_stencil_1_289_290.in0"],
          ["add_hw_input_global_wrapper_stencil_1_290_291.in1","add_conv1_stencil_1_289_290.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","add_hw_input_global_wrapper_stencil_1_290_291.in0"],
          ["self.out_conv1_stencil","add_hw_input_global_wrapper_stencil_1_290_291.out"],
          ["self.in1_hw_input_global_wrapper_stencil.2","add_hw_input_global_wrapper_stencil_3_287_288.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","add_hw_input_global_wrapper_stencil_7_283_284.in0"],
          ["add_hw_input_global_wrapper_stencil_8_282_283.out","add_hw_input_global_wrapper_stencil_7_283_284.in1"],
          ["self.in1_hw_input_global_wrapper_stencil.7","add_hw_input_global_wrapper_stencil_8_282_283.in0"],
          ["mul_hw_input_global_wrapper_stencil_9_276_282.out","add_hw_input_global_wrapper_stencil_8_282_283.in1"],
          ["mul_hw_input_global_wrapper_stencil_4_276_278.in1","const_p2__276$1.out"],
          ["mul_hw_input_global_wrapper_stencil_6_276_281.in1","const_p2__276$2.out"],
          ["mul_hw_input_global_wrapper_stencil_9_276_282.in1","const_p2__276$3.out"],
          ["mul_hw_input_global_wrapper_stencil_2_276_277.in1","const_p2__276.out"],
          ["mul_hw_input_global_wrapper_stencil_5_279_280.in1","const_p4__279.out"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_input_global_wrapper_stencil_2_276_277.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_input_global_wrapper_stencil_4_276_278.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_input_global_wrapper_stencil_5_279_280.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_input_global_wrapper_stencil_6_276_281.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.8","mul_hw_input_global_wrapper_stencil_9_276_282.in0"]
        ]
      },
      "hcompute_conv2_stencil":{
        "type":["Record",[
          ["out_conv2_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__323":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv2_stencil","const_p0__323.out"]
        ]
      },
      "hcompute_conv2_stencil_1":{
        "type":["Record",[
          ["out_conv2_stencil",["Array",16,"Bit"]],
          ["in0_conv1_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["in1_conv2_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_342_353_354":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_343_351_352":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_345_350_351":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_346_349_350":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv1_stencil_2_355_356":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv1_stencil_4_352_353":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv1_stencil_8_348_349":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv1_stencil_9_347_348":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv2_stencil_1_354_355":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_p2__341":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__341$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__341$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__341$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p4__344":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "mul_conv1_stencil_10_341_347":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_conv1_stencil_3_341_342":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_conv1_stencil_5_341_343":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_conv1_stencil_6_344_345":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_conv1_stencil_7_341_346":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_conv1_stencil_3_341_342.out","add_342_353_354.in0"],
          ["add_conv1_stencil_4_352_353.out","add_342_353_354.in1"],
          ["add_conv2_stencil_1_354_355.in1","add_342_353_354.out"],
          ["mul_conv1_stencil_5_341_343.out","add_343_351_352.in0"],
          ["add_345_350_351.out","add_343_351_352.in1"],
          ["add_conv1_stencil_4_352_353.in1","add_343_351_352.out"],
          ["mul_conv1_stencil_6_344_345.out","add_345_350_351.in0"],
          ["add_346_349_350.out","add_345_350_351.in1"],
          ["mul_conv1_stencil_7_341_346.out","add_346_349_350.in0"],
          ["add_conv1_stencil_8_348_349.out","add_346_349_350.in1"],
          ["self.in0_conv1_stencil.1","add_conv1_stencil_2_355_356.in0"],
          ["add_conv2_stencil_1_354_355.out","add_conv1_stencil_2_355_356.in1"],
          ["self.out_conv2_stencil","add_conv1_stencil_2_355_356.out"],
          ["self.in0_conv1_stencil.3","add_conv1_stencil_4_352_353.in0"],
          ["self.in0_conv1_stencil.7","add_conv1_stencil_8_348_349.in0"],
          ["add_conv1_stencil_9_347_348.out","add_conv1_stencil_8_348_349.in1"],
          ["self.in0_conv1_stencil.8","add_conv1_stencil_9_347_348.in0"],
          ["mul_conv1_stencil_10_341_347.out","add_conv1_stencil_9_347_348.in1"],
          ["self.in1_conv2_stencil.0","add_conv2_stencil_1_354_355.in0"],
          ["mul_conv1_stencil_5_341_343.in1","const_p2__341$1.out"],
          ["mul_conv1_stencil_7_341_346.in1","const_p2__341$2.out"],
          ["mul_conv1_stencil_10_341_347.in1","const_p2__341$3.out"],
          ["mul_conv1_stencil_3_341_342.in1","const_p2__341.out"],
          ["mul_conv1_stencil_6_344_345.in1","const_p4__344.out"],
          ["self.in0_conv1_stencil.0","mul_conv1_stencil_10_341_347.in0"],
          ["self.in0_conv1_stencil.2","mul_conv1_stencil_3_341_342.in0"],
          ["self.in0_conv1_stencil.4","mul_conv1_stencil_5_341_343.in0"],
          ["self.in0_conv1_stencil.5","mul_conv1_stencil_6_344_345.in0"],
          ["self.in0_conv1_stencil.6","mul_conv1_stencil_7_341_346.in0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv2_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv2_stencil.0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv1_stencil_1_read_ren","BitIn"],
          ["op_hcompute_conv1_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv1_stencil_1_read_rready","Bit"],
          ["op_hcompute_conv1_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_conv1_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_conv1_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_data_ready","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "and_all__U580":{
            "modref":"corebit.and"
          },
          "and_all__U581":{
            "modref":"corebit.and"
          },
          "and_all__U623":{
            "modref":"corebit.and"
          },
          "and_all__U624":{
            "modref":"corebit.and"
          },
          "and_all__U666":{
            "modref":"corebit.and"
          },
          "and_all__U667":{
            "modref":"corebit.and"
          },
          "and_all__U668":{
            "modref":"corebit.and"
          },
          "and_all__U669":{
            "modref":"corebit.and"
          },
          "ctrl__U562":{
            "modref":"global.affine_controller__U540"
          },
          "ctrl__U605":{
            "modref":"global.affine_controller__U583"
          },
          "ctrl__U648":{
            "modref":"global.affine_controller__U626"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_18_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_18_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_18_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_19_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_19_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_19_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_20_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_20_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_20_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_21_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_21_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_21_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_22_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_22_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_22_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_23_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_23_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_23_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U579"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U622"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U665"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_valid_net":{
            "modref":"corebit.wire"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U577":{
            "modref":"global.aff__U563"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U620":{
            "modref":"global.aff__U606"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U663":{
            "modref":"global.aff__U649"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv1_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U458"
          },
          "row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_sr__U539"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_sr__U582"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_sr__U625"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "zero_cst_U578":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U621":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U664":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_18_ready_net.out","and_all__U580.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_ready_net.out","and_all__U580.in1"],
          ["and_all__U581.in0","and_all__U580.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_21_ready_net.out","and_all__U581.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr.ready_out","and_all__U581.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_20_ready_net.out","and_all__U623.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_ready_net.out","and_all__U623.in1"],
          ["and_all__U624.in0","and_all__U623.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_23_ready_net.out","and_all__U624.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr.ready_out","and_all__U624.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_19_ready_net.out","and_all__U666.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_ready_net.out","and_all__U666.in1"],
          ["and_all__U667.in0","and_all__U666.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_22_ready_net.out","and_all__U667.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr.ready_out","and_all__U667.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24.push_data_ready","and_all__U668.in0"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25.push_data_ready","and_all__U668.in1"],
          ["and_all__U669.in0","and_all__U668.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26.push_data_ready","and_all__U669.in1"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_data_ready","and_all__U669.out"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U577.d","ctrl__U562.d"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24.read_idx_ready","ctrl__U562.ready"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24.read_idx_valid","ctrl__U562.valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U620.d","ctrl__U605.d"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25.read_idx_ready","ctrl__U605.ready"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25.read_idx_valid","ctrl__U605.valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U663.d","ctrl__U648.d"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26.read_idx_ready","ctrl__U648.ready"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26.read_idx_valid","ctrl__U648.valid"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr.out_data.2","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_18_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_18_net.out"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.ready_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_18_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr.valid_out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_18_valid_net.in"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.valid_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_18_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr.out_data.2","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_19_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_19_net.out"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.ready_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_19_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr.valid_out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_19_valid_net.in"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.valid_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_19_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr.out_data.2","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_20_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_20_net.out"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.ready_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_20_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr.valid_out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_20_valid_net.in"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.valid_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_20_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr.out_data.1","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_21_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_21_net.out"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.ready_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_21_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr.valid_out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_21_valid_net.in"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.valid_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_21_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr.out_data.1","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_22_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_22_net.out"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.ready_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_22_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr.valid_out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_22_valid_net.in"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.valid_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_22_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr.out_data.1","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_23_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_23_net.out"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.ready_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_23_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr.valid_out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_23_valid_net.in"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.valid_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_23_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr.out_data.0","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_net.out"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.ready_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr_net.out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr.in_data"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr_ready_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr.ready_in"],
          ["self.rst_n","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr_valid_net.out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr.valid_in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_valid_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr.valid_out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24.read_data","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr_net.in"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24.read_data_ready","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr_ready_net.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24.read_data_valid","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_sr_valid_net.in"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.valid_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr.out_data.0","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_net.out"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.ready_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr_net.out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr.in_data"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr_ready_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr.ready_in"],
          ["self.rst_n","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr_valid_net.out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr.valid_in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_valid_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr.valid_out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25.read_data","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr_net.in"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25.read_data_ready","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr_ready_net.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25.read_data_valid","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_sr_valid_net.in"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.valid_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr.out_data.0","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.8","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_net.out"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.ready_in_8","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr_net.out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr.in_data"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr_ready_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr.ready_in"],
          ["self.rst_n","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr_valid_net.out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr.valid_in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_valid_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr.valid_out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26.read_data","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr_net.in"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26.read_data_ready","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr_ready_net.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26.read_data_valid","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_sr_valid_net.in"],
          ["op_hcompute_conv1_stencil_1_read_flow_ctrl.valid_in_8","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_valid_net.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24.read_idx","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U577.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25.read_idx","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U620.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26.read_idx","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U663.out"],
          ["self.op_hcompute_conv1_stencil_1_read_rready","one_cst.out"],
          ["self.op_hcompute_conv1_stencil_1_read_data_ready","op_hcompute_conv1_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv1_stencil_1_read_data_valid","op_hcompute_conv1_stencil_1_read_flow_ctrl.valid_out_0"],
          ["self.rst_n","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_data_valid","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24.push_data_valid"],
          ["zero_cst_U578.out","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24.read_will_update"],
          ["self.rst_n","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_data_valid","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25.push_data_valid"],
          ["zero_cst_U621.out","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25.read_will_update"],
          ["self.rst_n","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_data_valid","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26.push_data_valid"],
          ["zero_cst_U664.out","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26.read_will_update"]
        ]
      },
      "op_hcompute_conv1_stencil_1_exe_start_control_vars_pt__U102":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_1_exe_start_pt__U101":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_1_read_ready_pt__U98":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_1_read_start_control_vars_pt__U100":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_1_read_start_pt__U99":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_1_write_start_control_vars_pt__U104":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_1_write_start_pt__U103":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_exe_start_control_vars_pt__U73":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_exe_start_pt__U72":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_read_ready_pt__U69":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_read_start_control_vars_pt__U71":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_read_start_pt__U70":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_write_start_control_vars_pt__U75":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_write_start_pt__U74":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_1_exe_start_control_vars_pt__U160":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_1_exe_start_pt__U159":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_1_read_ready_pt__U156":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_1_read_start_control_vars_pt__U158":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_1_read_start_pt__U157":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_1_write_start_control_vars_pt__U162":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_1_write_start_pt__U161":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_exe_start_control_vars_pt__U131":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_exe_start_pt__U130":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_read_ready_pt__U127":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_read_start_control_vars_pt__U129":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_read_start_pt__U128":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_write_start_control_vars_pt__U133":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_write_start_pt__U132":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U44":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U43":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_ready_pt__U40":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U42":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U41":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U46":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U45":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U189":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U188":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_ready_pt__U185":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U187":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U186":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U191":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U190":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "ready_and_mod_op_hcompute_conv1_stencil":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U670":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U670.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv1_stencil_1":{
        "type":["Record",[
          ["ready_in_conv1_stencil_clkwrk_dsa0","BitIn"],
          ["ready_in_hw_input_global_wrapper_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U671":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_conv1_stencil_clkwrk_dsa0","and_all__U671.in0"],
          ["self.ready_in_hw_input_global_wrapper_stencil","and_all__U671.in1"],
          ["self.ready_out","and_all__U671.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv2_stencil":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U672":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U672.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv2_stencil_1":{
        "type":["Record",[
          ["ready_in_conv1_stencil","BitIn"],
          ["ready_in_conv2_stencil_clkwrk_dsa1","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U673":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_conv1_stencil","and_all__U673.in0"],
          ["self.ready_in_conv2_stencil_clkwrk_dsa1","and_all__U673.in1"],
          ["self.ready_out","and_all__U673.out"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["ready_in_hw_input_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["ready_in_conv2_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv2_stencil"]
        ]
      },
      "update_drain_fork_mod_conv1_stencil_clkwrk_dsa0_BANK_0":{
        "type":["Record",[
          ["ready_in_conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17","BitIn"],
          ["valid_out_conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17"],
          ["self.valid_out_conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_conv2_stencil_BANK_0":{
        "type":["Record",[
          ["ready_in_conv2_stencil_op_hcompute_hw_output_stencil_1","BitIn"],
          ["valid_out_conv2_stencil_op_hcompute_hw_output_stencil_1","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv2_stencil_op_hcompute_hw_output_stencil_1"],
          ["self.valid_out_conv2_stencil_op_hcompute_hw_output_stencil_1","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_conv2_stencil_clkwrk_dsa1_BANK_0":{
        "type":["Record",[
          ["ready_in_conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14","BitIn"],
          ["valid_out_conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14"],
          ["self.valid_out_conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14","self.valid_in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
