// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="a0_MLP,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.888000,HLS_SYN_LAT=317058,HLS_SYN_TPT=none,HLS_SYN_MEM=66,HLS_SYN_DSP=2,HLS_SYN_FF=470,HLS_SYN_LUT=1492,HLS_VERSION=2018_3}" *)

module a0_MLP (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        image_r_dout,
        image_r_empty_n,
        image_r_read,
        l1_w_dout,
        l1_w_empty_n,
        l1_w_read,
        l1_b_dout,
        l1_b_empty_n,
        l1_b_read,
        l2_w_dout,
        l2_w_empty_n,
        l2_w_read,
        l2_b_dout,
        l2_b_empty_n,
        l2_b_read,
        out_r_din,
        out_r_full_n,
        out_r_write
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_state9 = 15'd256;
parameter    ap_ST_fsm_state10 = 15'd512;
parameter    ap_ST_fsm_state11 = 15'd1024;
parameter    ap_ST_fsm_state12 = 15'd2048;
parameter    ap_ST_fsm_state13 = 15'd4096;
parameter    ap_ST_fsm_state14 = 15'd8192;
parameter    ap_ST_fsm_state15 = 15'd16384;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] image_r_dout;
input   image_r_empty_n;
output   image_r_read;
input  [7:0] l1_w_dout;
input   l1_w_empty_n;
output   l1_w_read;
input  [7:0] l1_b_dout;
input   l1_b_empty_n;
output   l1_b_read;
input  [7:0] l2_w_dout;
input   l2_w_empty_n;
output   l2_w_read;
input  [7:0] l2_b_dout;
input   l2_b_empty_n;
output   l2_b_read;
output  [7:0] out_r_din;
input   out_r_full_n;
output   out_r_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg image_r_read;
reg l1_w_read;
reg l1_b_read;
reg l2_w_read;
reg l2_b_read;
reg out_r_write;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [16:0] next_mul_fu_354_p2;
reg   [16:0] next_mul_reg_590;
wire    ap_CS_fsm_state3;
wire   [31:0] i_i_cast1_fu_360_p1;
reg   [31:0] i_i_cast1_reg_595;
wire   [6:0] i_fu_370_p2;
reg   [6:0] i_reg_604;
wire   [9:0] j_fu_391_p2;
reg   [9:0] j_reg_612;
wire    ap_CS_fsm_state4;
wire   [0:0] exitcond3_fu_385_p2;
wire   [7:0] image_buf_q0;
reg   [7:0] image_buf_load_reg_632;
wire    ap_CS_fsm_state5;
wire   [7:0] l1_w_buf_q0;
reg  signed [7:0] l1_w_buf_load_reg_637;
wire  signed [25:0] grp_fu_574_p3;
wire    ap_CS_fsm_state6;
wire   [24:0] sum_cast_fu_432_p2;
reg   [24:0] sum_cast_reg_647;
wire    ap_CS_fsm_state7;
reg   [0:0] tmp_2_reg_652;
wire   [9:0] next_mul2_fu_471_p2;
reg   [9:0] next_mul2_reg_657;
wire    ap_CS_fsm_state9;
wire   [31:0] i_i1_cast1_fu_477_p1;
reg   [31:0] i_i1_cast1_reg_662;
wire   [3:0] i_2_fu_487_p2;
reg   [3:0] i_2_reg_671;
wire   [6:0] j_1_fu_508_p2;
reg   [6:0] j_1_reg_679;
wire    ap_CS_fsm_state10;
wire   [0:0] exitcond_fu_502_p2;
wire   [4:0] l1_output_buf_q0;
reg   [4:0] l1_output_buf_load_reg_699;
wire    ap_CS_fsm_state11;
wire   [7:0] l2_w_buf_q0;
reg  signed [7:0] l2_w_buf_load_reg_704;
wire  signed [19:0] grp_fu_582_p3;
wire    ap_CS_fsm_state12;
wire   [19:0] sum_2_fu_535_p2;
reg   [19:0] sum_2_reg_714;
wire    ap_CS_fsm_state13;
reg   [0:0] tmp_4_reg_719;
reg   [9:0] image_buf_address0;
reg    image_buf_ce0;
reg    image_buf_we0;
reg   [16:0] l1_w_buf_address0;
reg    l1_w_buf_ce0;
reg    l1_w_buf_we0;
reg   [6:0] l1_b_buf_address0;
reg    l1_b_buf_ce0;
reg    l1_b_buf_we0;
wire   [7:0] l1_b_buf_q0;
reg   [6:0] l1_output_buf_address0;
reg    l1_output_buf_ce0;
reg    l1_output_buf_we0;
wire   [4:0] l1_output_buf_d0;
reg   [9:0] l2_w_buf_address0;
reg    l2_w_buf_ce0;
reg    l2_w_buf_we0;
reg   [3:0] l2_b_buf_address0;
reg    l2_b_buf_ce0;
reg    l2_b_buf_we0;
wire   [7:0] l2_b_buf_q0;
reg   [3:0] out_buf_address0;
reg    out_buf_ce0;
reg    out_buf_we0;
wire   [4:0] out_buf_d0;
wire   [4:0] out_buf_q0;
wire    grp_read_from_ddr_3_fu_307_input_r_read;
wire   [16:0] grp_read_from_ddr_3_fu_307_buffer_r_address0;
wire    grp_read_from_ddr_3_fu_307_buffer_r_ce0;
wire   [7:0] grp_read_from_ddr_3_fu_307_buffer_r_d0;
wire    grp_read_from_ddr_3_fu_307_buffer_r_we0;
wire   [16:0] grp_read_from_ddr_3_fu_307_buffer_r_address1;
wire    grp_read_from_ddr_3_fu_307_buffer_r_ce1;
wire   [7:0] grp_read_from_ddr_3_fu_307_buffer_r_d1;
wire    grp_read_from_ddr_3_fu_307_buffer_r_we1;
wire    grp_read_from_ddr_3_fu_307_ap_start;
wire    grp_read_from_ddr_3_fu_307_ap_done;
wire    grp_read_from_ddr_3_fu_307_ap_ready;
wire    grp_read_from_ddr_3_fu_307_ap_idle;
reg    grp_read_from_ddr_3_fu_307_ap_continue;
wire    grp_read_image_from_ddr_fu_315_input_r_read;
wire   [9:0] grp_read_image_from_ddr_fu_315_buffer_r_address0;
wire    grp_read_image_from_ddr_fu_315_buffer_r_ce0;
wire   [7:0] grp_read_image_from_ddr_fu_315_buffer_r_d0;
wire    grp_read_image_from_ddr_fu_315_buffer_r_we0;
wire   [9:0] grp_read_image_from_ddr_fu_315_buffer_r_address1;
wire    grp_read_image_from_ddr_fu_315_buffer_r_ce1;
wire   [7:0] grp_read_image_from_ddr_fu_315_buffer_r_d1;
wire    grp_read_image_from_ddr_fu_315_buffer_r_we1;
wire    grp_read_image_from_ddr_fu_315_ap_start;
wire    grp_read_image_from_ddr_fu_315_ap_done;
wire    grp_read_image_from_ddr_fu_315_ap_ready;
wire    grp_read_image_from_ddr_fu_315_ap_idle;
reg    grp_read_image_from_ddr_fu_315_ap_continue;
wire    grp_read_from_ddr_1_fu_323_input_r_read;
wire   [9:0] grp_read_from_ddr_1_fu_323_buffer_r_address0;
wire    grp_read_from_ddr_1_fu_323_buffer_r_ce0;
wire   [7:0] grp_read_from_ddr_1_fu_323_buffer_r_d0;
wire    grp_read_from_ddr_1_fu_323_buffer_r_we0;
wire   [9:0] grp_read_from_ddr_1_fu_323_buffer_r_address1;
wire    grp_read_from_ddr_1_fu_323_buffer_r_ce1;
wire   [7:0] grp_read_from_ddr_1_fu_323_buffer_r_d1;
wire    grp_read_from_ddr_1_fu_323_buffer_r_we1;
wire    grp_read_from_ddr_1_fu_323_ap_start;
wire    grp_read_from_ddr_1_fu_323_ap_done;
wire    grp_read_from_ddr_1_fu_323_ap_ready;
wire    grp_read_from_ddr_1_fu_323_ap_idle;
reg    grp_read_from_ddr_1_fu_323_ap_continue;
wire    grp_read_from_ddr_2_fu_331_input_r_read;
wire   [6:0] grp_read_from_ddr_2_fu_331_buffer_r_address0;
wire    grp_read_from_ddr_2_fu_331_buffer_r_ce0;
wire   [7:0] grp_read_from_ddr_2_fu_331_buffer_r_d0;
wire    grp_read_from_ddr_2_fu_331_buffer_r_we0;
wire   [6:0] grp_read_from_ddr_2_fu_331_buffer_r_address1;
wire    grp_read_from_ddr_2_fu_331_buffer_r_ce1;
wire   [7:0] grp_read_from_ddr_2_fu_331_buffer_r_d1;
wire    grp_read_from_ddr_2_fu_331_buffer_r_we1;
wire    grp_read_from_ddr_2_fu_331_ap_start;
wire    grp_read_from_ddr_2_fu_331_ap_done;
wire    grp_read_from_ddr_2_fu_331_ap_ready;
wire    grp_read_from_ddr_2_fu_331_ap_idle;
reg    grp_read_from_ddr_2_fu_331_ap_continue;
wire   [7:0] grp_output_results_fu_339_out_r_din;
wire    grp_output_results_fu_339_out_r_write;
wire   [3:0] grp_output_results_fu_339_buffer_r_address0;
wire    grp_output_results_fu_339_buffer_r_ce0;
wire   [4:0] grp_output_results_fu_339_buffer_r_d0;
wire    grp_output_results_fu_339_buffer_r_we0;
wire   [3:0] grp_output_results_fu_339_buffer_r_address1;
wire    grp_output_results_fu_339_buffer_r_ce1;
wire   [4:0] grp_output_results_fu_339_buffer_r_d1;
wire    grp_output_results_fu_339_buffer_r_we1;
wire    grp_output_results_fu_339_ap_start;
wire    grp_output_results_fu_339_ap_done;
wire    grp_output_results_fu_339_ap_ready;
wire    grp_output_results_fu_339_ap_idle;
reg    grp_output_results_fu_339_ap_continue;
wire    grp_read_from_ddr_fu_346_input_r_read;
wire   [3:0] grp_read_from_ddr_fu_346_buffer_r_address0;
wire    grp_read_from_ddr_fu_346_buffer_r_ce0;
wire   [7:0] grp_read_from_ddr_fu_346_buffer_r_d0;
wire    grp_read_from_ddr_fu_346_buffer_r_we0;
wire   [3:0] grp_read_from_ddr_fu_346_buffer_r_address1;
wire    grp_read_from_ddr_fu_346_buffer_r_ce1;
wire   [7:0] grp_read_from_ddr_fu_346_buffer_r_d1;
wire    grp_read_from_ddr_fu_346_buffer_r_we1;
wire    grp_read_from_ddr_fu_346_ap_start;
wire    grp_read_from_ddr_fu_346_ap_done;
wire    grp_read_from_ddr_fu_346_ap_ready;
wire    grp_read_from_ddr_fu_346_ap_idle;
reg    grp_read_from_ddr_fu_346_ap_continue;
reg   [6:0] i_i_reg_215;
wire    ap_CS_fsm_state2;
wire    ap_sync_grp_read_image_from_ddr_fu_315_ap_ready;
wire    ap_sync_grp_read_image_from_ddr_fu_315_ap_done;
wire    ap_sync_grp_read_from_ddr_3_fu_307_ap_ready;
wire    ap_sync_grp_read_from_ddr_3_fu_307_ap_done;
wire    ap_sync_grp_read_from_ddr_2_fu_331_ap_ready;
wire    ap_sync_grp_read_from_ddr_2_fu_331_ap_done;
wire    ap_sync_grp_read_from_ddr_1_fu_323_ap_ready;
wire    ap_sync_grp_read_from_ddr_1_fu_323_ap_done;
wire    ap_sync_grp_read_from_ddr_fu_346_ap_ready;
wire    ap_sync_grp_read_from_ddr_fu_346_ap_done;
reg    ap_block_state2_on_subcall_done;
wire    ap_CS_fsm_state8;
reg   [16:0] phi_mul_reg_226;
reg   [25:0] sum_i_reg_238;
wire   [0:0] exitcond1_fu_364_p2;
reg   [9:0] j_i_reg_250;
reg   [3:0] i_i1_reg_261;
wire    ap_CS_fsm_state14;
reg   [9:0] phi_mul1_reg_272;
reg   [19:0] sum_i5_reg_284;
wire   [0:0] exitcond2_fu_481_p2;
reg   [6:0] j_i6_reg_296;
reg    grp_read_from_ddr_3_fu_307_ap_start_reg;
reg    ap_sync_reg_grp_read_from_ddr_3_fu_307_ap_ready;
reg    ap_sync_reg_grp_read_from_ddr_3_fu_307_ap_done;
reg    grp_read_image_from_ddr_fu_315_ap_start_reg;
reg    ap_sync_reg_grp_read_image_from_ddr_fu_315_ap_ready;
reg    ap_sync_reg_grp_read_image_from_ddr_fu_315_ap_done;
reg    grp_read_from_ddr_1_fu_323_ap_start_reg;
reg    ap_sync_reg_grp_read_from_ddr_1_fu_323_ap_ready;
reg    ap_sync_reg_grp_read_from_ddr_1_fu_323_ap_done;
reg    grp_read_from_ddr_2_fu_331_ap_start_reg;
reg    ap_sync_reg_grp_read_from_ddr_2_fu_331_ap_ready;
reg    ap_sync_reg_grp_read_from_ddr_2_fu_331_ap_done;
reg    grp_output_results_fu_339_ap_start_reg;
wire    ap_CS_fsm_state15;
wire    ap_sync_grp_output_results_fu_339_ap_ready;
wire    ap_sync_grp_output_results_fu_339_ap_done;
reg    ap_block_state15_on_subcall_done;
reg    ap_sync_reg_grp_output_results_fu_339_ap_ready;
reg    ap_sync_reg_grp_output_results_fu_339_ap_done;
reg    grp_read_from_ddr_fu_346_ap_start_reg;
reg    ap_sync_reg_grp_read_from_ddr_fu_346_ap_ready;
reg    ap_sync_reg_grp_read_from_ddr_fu_346_ap_done;
wire   [31:0] j_i_cast1_fu_380_p1;
wire   [31:0] sum4_i_cast_fu_403_p1;
wire   [31:0] j_i6_cast1_fu_497_p1;
wire   [31:0] sum4_i11_cast_fu_520_p1;
wire   [16:0] j_i_cast_fu_376_p1;
wire   [16:0] sum4_i_fu_397_p2;
wire  signed [7:0] tmp_i_cast_fu_414_p0;
wire  signed [7:0] tmp_fu_418_p0;
wire  signed [25:0] tmp_i_cast_fu_414_p1;
wire   [24:0] tmp_1_fu_422_p1;
wire  signed [24:0] tmp_fu_418_p1;
wire   [25:0] sum_fu_426_p2;
wire   [24:0] p_i_fu_446_p3;
wire   [0:0] tmp_8_i_fu_452_p2;
wire   [4:0] tmp_3_fu_458_p1;
wire   [9:0] j_i6_cast_fu_493_p1;
wire   [9:0] sum4_i1_fu_514_p2;
wire  signed [19:0] tmp_i21_cast_cast_fu_531_p1;
wire   [19:0] p_i1_fu_549_p3;
wire   [0:0] tmp_8_i1_fu_555_p2;
wire   [4:0] tmp_5_fu_561_p1;
wire   [7:0] grp_fu_574_p1;
wire   [4:0] grp_fu_582_p1;
reg   [14:0] ap_NS_fsm;
wire   [15:0] grp_fu_574_p10;
wire   [12:0] grp_fu_582_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 grp_read_from_ddr_3_fu_307_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_read_from_ddr_3_fu_307_ap_ready = 1'b0;
#0 ap_sync_reg_grp_read_from_ddr_3_fu_307_ap_done = 1'b0;
#0 grp_read_image_from_ddr_fu_315_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_read_image_from_ddr_fu_315_ap_ready = 1'b0;
#0 ap_sync_reg_grp_read_image_from_ddr_fu_315_ap_done = 1'b0;
#0 grp_read_from_ddr_1_fu_323_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_read_from_ddr_1_fu_323_ap_ready = 1'b0;
#0 ap_sync_reg_grp_read_from_ddr_1_fu_323_ap_done = 1'b0;
#0 grp_read_from_ddr_2_fu_331_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_read_from_ddr_2_fu_331_ap_ready = 1'b0;
#0 ap_sync_reg_grp_read_from_ddr_2_fu_331_ap_done = 1'b0;
#0 grp_output_results_fu_339_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_output_results_fu_339_ap_ready = 1'b0;
#0 ap_sync_reg_grp_output_results_fu_339_ap_done = 1'b0;
#0 grp_read_from_ddr_fu_346_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_read_from_ddr_fu_346_ap_ready = 1'b0;
#0 ap_sync_reg_grp_read_from_ddr_fu_346_ap_done = 1'b0;
end

a0_MLP_image_buf #(
    .DataWidth( 8 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
image_buf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buf_address0),
    .ce0(image_buf_ce0),
    .we0(image_buf_we0),
    .d0(grp_read_image_from_ddr_fu_315_buffer_r_d0),
    .q0(image_buf_q0)
);

a0_MLP_l1_w_buf #(
    .DataWidth( 8 ),
    .AddressRange( 78400 ),
    .AddressWidth( 17 ))
l1_w_buf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l1_w_buf_address0),
    .ce0(l1_w_buf_ce0),
    .we0(l1_w_buf_we0),
    .d0(grp_read_from_ddr_3_fu_307_buffer_r_d0),
    .q0(l1_w_buf_q0)
);

a0_MLP_l1_b_buf #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
l1_b_buf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l1_b_buf_address0),
    .ce0(l1_b_buf_ce0),
    .we0(l1_b_buf_we0),
    .d0(grp_read_from_ddr_2_fu_331_buffer_r_d0),
    .q0(l1_b_buf_q0)
);

a0_MLP_l1_output_buf #(
    .DataWidth( 5 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
l1_output_buf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l1_output_buf_address0),
    .ce0(l1_output_buf_ce0),
    .we0(l1_output_buf_we0),
    .d0(l1_output_buf_d0),
    .q0(l1_output_buf_q0)
);

a0_MLP_l2_w_buf #(
    .DataWidth( 8 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
l2_w_buf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l2_w_buf_address0),
    .ce0(l2_w_buf_ce0),
    .we0(l2_w_buf_we0),
    .d0(grp_read_from_ddr_1_fu_323_buffer_r_d0),
    .q0(l2_w_buf_q0)
);

a0_MLP_l2_b_buf #(
    .DataWidth( 8 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
l2_b_buf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l2_b_buf_address0),
    .ce0(l2_b_buf_ce0),
    .we0(l2_b_buf_we0),
    .d0(grp_read_from_ddr_fu_346_buffer_r_d0),
    .q0(l2_b_buf_q0)
);

a0_MLP_out_buf #(
    .DataWidth( 5 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
out_buf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_address0),
    .ce0(out_buf_ce0),
    .we0(out_buf_we0),
    .d0(out_buf_d0),
    .q0(out_buf_q0)
);

a0_read_from_ddr_3 grp_read_from_ddr_3_fu_307(
    .input_r_dout(l1_w_dout),
    .input_r_empty_n(l1_w_empty_n),
    .input_r_read(grp_read_from_ddr_3_fu_307_input_r_read),
    .buffer_r_address0(grp_read_from_ddr_3_fu_307_buffer_r_address0),
    .buffer_r_ce0(grp_read_from_ddr_3_fu_307_buffer_r_ce0),
    .buffer_r_d0(grp_read_from_ddr_3_fu_307_buffer_r_d0),
    .buffer_r_q0(8'd0),
    .buffer_r_we0(grp_read_from_ddr_3_fu_307_buffer_r_we0),
    .buffer_r_address1(grp_read_from_ddr_3_fu_307_buffer_r_address1),
    .buffer_r_ce1(grp_read_from_ddr_3_fu_307_buffer_r_ce1),
    .buffer_r_d1(grp_read_from_ddr_3_fu_307_buffer_r_d1),
    .buffer_r_q1(8'd0),
    .buffer_r_we1(grp_read_from_ddr_3_fu_307_buffer_r_we1),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_read_from_ddr_3_fu_307_ap_start),
    .ap_done(grp_read_from_ddr_3_fu_307_ap_done),
    .ap_ready(grp_read_from_ddr_3_fu_307_ap_ready),
    .ap_idle(grp_read_from_ddr_3_fu_307_ap_idle),
    .ap_continue(grp_read_from_ddr_3_fu_307_ap_continue)
);

a0_read_image_from_ddr grp_read_image_from_ddr_fu_315(
    .input_r_dout(image_r_dout),
    .input_r_empty_n(image_r_empty_n),
    .input_r_read(grp_read_image_from_ddr_fu_315_input_r_read),
    .buffer_r_address0(grp_read_image_from_ddr_fu_315_buffer_r_address0),
    .buffer_r_ce0(grp_read_image_from_ddr_fu_315_buffer_r_ce0),
    .buffer_r_d0(grp_read_image_from_ddr_fu_315_buffer_r_d0),
    .buffer_r_q0(8'd0),
    .buffer_r_we0(grp_read_image_from_ddr_fu_315_buffer_r_we0),
    .buffer_r_address1(grp_read_image_from_ddr_fu_315_buffer_r_address1),
    .buffer_r_ce1(grp_read_image_from_ddr_fu_315_buffer_r_ce1),
    .buffer_r_d1(grp_read_image_from_ddr_fu_315_buffer_r_d1),
    .buffer_r_q1(8'd0),
    .buffer_r_we1(grp_read_image_from_ddr_fu_315_buffer_r_we1),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_read_image_from_ddr_fu_315_ap_start),
    .ap_done(grp_read_image_from_ddr_fu_315_ap_done),
    .ap_ready(grp_read_image_from_ddr_fu_315_ap_ready),
    .ap_idle(grp_read_image_from_ddr_fu_315_ap_idle),
    .ap_continue(grp_read_image_from_ddr_fu_315_ap_continue)
);

a0_read_from_ddr_1 grp_read_from_ddr_1_fu_323(
    .input_r_dout(l2_w_dout),
    .input_r_empty_n(l2_w_empty_n),
    .input_r_read(grp_read_from_ddr_1_fu_323_input_r_read),
    .buffer_r_address0(grp_read_from_ddr_1_fu_323_buffer_r_address0),
    .buffer_r_ce0(grp_read_from_ddr_1_fu_323_buffer_r_ce0),
    .buffer_r_d0(grp_read_from_ddr_1_fu_323_buffer_r_d0),
    .buffer_r_q0(8'd0),
    .buffer_r_we0(grp_read_from_ddr_1_fu_323_buffer_r_we0),
    .buffer_r_address1(grp_read_from_ddr_1_fu_323_buffer_r_address1),
    .buffer_r_ce1(grp_read_from_ddr_1_fu_323_buffer_r_ce1),
    .buffer_r_d1(grp_read_from_ddr_1_fu_323_buffer_r_d1),
    .buffer_r_q1(8'd0),
    .buffer_r_we1(grp_read_from_ddr_1_fu_323_buffer_r_we1),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_read_from_ddr_1_fu_323_ap_start),
    .ap_done(grp_read_from_ddr_1_fu_323_ap_done),
    .ap_ready(grp_read_from_ddr_1_fu_323_ap_ready),
    .ap_idle(grp_read_from_ddr_1_fu_323_ap_idle),
    .ap_continue(grp_read_from_ddr_1_fu_323_ap_continue)
);

a0_read_from_ddr_2 grp_read_from_ddr_2_fu_331(
    .input_r_dout(l1_b_dout),
    .input_r_empty_n(l1_b_empty_n),
    .input_r_read(grp_read_from_ddr_2_fu_331_input_r_read),
    .buffer_r_address0(grp_read_from_ddr_2_fu_331_buffer_r_address0),
    .buffer_r_ce0(grp_read_from_ddr_2_fu_331_buffer_r_ce0),
    .buffer_r_d0(grp_read_from_ddr_2_fu_331_buffer_r_d0),
    .buffer_r_q0(8'd0),
    .buffer_r_we0(grp_read_from_ddr_2_fu_331_buffer_r_we0),
    .buffer_r_address1(grp_read_from_ddr_2_fu_331_buffer_r_address1),
    .buffer_r_ce1(grp_read_from_ddr_2_fu_331_buffer_r_ce1),
    .buffer_r_d1(grp_read_from_ddr_2_fu_331_buffer_r_d1),
    .buffer_r_q1(8'd0),
    .buffer_r_we1(grp_read_from_ddr_2_fu_331_buffer_r_we1),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_read_from_ddr_2_fu_331_ap_start),
    .ap_done(grp_read_from_ddr_2_fu_331_ap_done),
    .ap_ready(grp_read_from_ddr_2_fu_331_ap_ready),
    .ap_idle(grp_read_from_ddr_2_fu_331_ap_idle),
    .ap_continue(grp_read_from_ddr_2_fu_331_ap_continue)
);

a0_output_results grp_output_results_fu_339(
    .out_r_din(grp_output_results_fu_339_out_r_din),
    .out_r_full_n(out_r_full_n),
    .out_r_write(grp_output_results_fu_339_out_r_write),
    .buffer_r_address0(grp_output_results_fu_339_buffer_r_address0),
    .buffer_r_ce0(grp_output_results_fu_339_buffer_r_ce0),
    .buffer_r_d0(grp_output_results_fu_339_buffer_r_d0),
    .buffer_r_q0(out_buf_q0),
    .buffer_r_we0(grp_output_results_fu_339_buffer_r_we0),
    .buffer_r_address1(grp_output_results_fu_339_buffer_r_address1),
    .buffer_r_ce1(grp_output_results_fu_339_buffer_r_ce1),
    .buffer_r_d1(grp_output_results_fu_339_buffer_r_d1),
    .buffer_r_q1(5'd0),
    .buffer_r_we1(grp_output_results_fu_339_buffer_r_we1),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_output_results_fu_339_ap_start),
    .ap_done(grp_output_results_fu_339_ap_done),
    .ap_ready(grp_output_results_fu_339_ap_ready),
    .ap_idle(grp_output_results_fu_339_ap_idle),
    .ap_continue(grp_output_results_fu_339_ap_continue)
);

a0_read_from_ddr grp_read_from_ddr_fu_346(
    .input_r_dout(l2_b_dout),
    .input_r_empty_n(l2_b_empty_n),
    .input_r_read(grp_read_from_ddr_fu_346_input_r_read),
    .buffer_r_address0(grp_read_from_ddr_fu_346_buffer_r_address0),
    .buffer_r_ce0(grp_read_from_ddr_fu_346_buffer_r_ce0),
    .buffer_r_d0(grp_read_from_ddr_fu_346_buffer_r_d0),
    .buffer_r_q0(8'd0),
    .buffer_r_we0(grp_read_from_ddr_fu_346_buffer_r_we0),
    .buffer_r_address1(grp_read_from_ddr_fu_346_buffer_r_address1),
    .buffer_r_ce1(grp_read_from_ddr_fu_346_buffer_r_ce1),
    .buffer_r_d1(grp_read_from_ddr_fu_346_buffer_r_d1),
    .buffer_r_q1(8'd0),
    .buffer_r_we1(grp_read_from_ddr_fu_346_buffer_r_we1),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_read_from_ddr_fu_346_ap_start),
    .ap_done(grp_read_from_ddr_fu_346_ap_done),
    .ap_ready(grp_read_from_ddr_fu_346_ap_ready),
    .ap_idle(grp_read_from_ddr_fu_346_ap_idle),
    .ap_continue(grp_read_from_ddr_fu_346_ap_continue)
);

a0_MLP_mac_muladd_8s_8ns_26ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
MLP_mac_muladd_8s_8ns_26ns_26_1_1_U25(
    .din0(l1_w_buf_load_reg_637),
    .din1(grp_fu_574_p1),
    .din2(sum_i_reg_238),
    .dout(grp_fu_574_p3)
);

a0_MLP_mac_muladd_8s_5ns_20ns_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
MLP_mac_muladd_8s_5ns_20ns_20_1_1_U26(
    .din0(l2_w_buf_load_reg_704),
    .din1(grp_fu_582_p1),
    .din2(sum_i5_reg_284),
    .dout(grp_fu_582_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_output_results_fu_339_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state15_on_subcall_done) & (1'b1 == ap_CS_fsm_state15))) begin
            ap_sync_reg_grp_output_results_fu_339_ap_done <= 1'b0;
        end else if ((grp_output_results_fu_339_ap_done == 1'b1)) begin
            ap_sync_reg_grp_output_results_fu_339_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_output_results_fu_339_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state15_on_subcall_done) & (1'b1 == ap_CS_fsm_state15))) begin
            ap_sync_reg_grp_output_results_fu_339_ap_ready <= 1'b0;
        end else if ((grp_output_results_fu_339_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_output_results_fu_339_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_read_from_ddr_1_fu_323_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_sync_reg_grp_read_from_ddr_1_fu_323_ap_done <= 1'b0;
        end else if ((grp_read_from_ddr_1_fu_323_ap_done == 1'b1)) begin
            ap_sync_reg_grp_read_from_ddr_1_fu_323_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_read_from_ddr_1_fu_323_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_sync_reg_grp_read_from_ddr_1_fu_323_ap_ready <= 1'b0;
        end else if ((grp_read_from_ddr_1_fu_323_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_read_from_ddr_1_fu_323_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_read_from_ddr_2_fu_331_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_sync_reg_grp_read_from_ddr_2_fu_331_ap_done <= 1'b0;
        end else if ((grp_read_from_ddr_2_fu_331_ap_done == 1'b1)) begin
            ap_sync_reg_grp_read_from_ddr_2_fu_331_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_read_from_ddr_2_fu_331_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_sync_reg_grp_read_from_ddr_2_fu_331_ap_ready <= 1'b0;
        end else if ((grp_read_from_ddr_2_fu_331_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_read_from_ddr_2_fu_331_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_read_from_ddr_3_fu_307_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_sync_reg_grp_read_from_ddr_3_fu_307_ap_done <= 1'b0;
        end else if ((grp_read_from_ddr_3_fu_307_ap_done == 1'b1)) begin
            ap_sync_reg_grp_read_from_ddr_3_fu_307_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_read_from_ddr_3_fu_307_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_sync_reg_grp_read_from_ddr_3_fu_307_ap_ready <= 1'b0;
        end else if ((grp_read_from_ddr_3_fu_307_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_read_from_ddr_3_fu_307_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_read_from_ddr_fu_346_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_sync_reg_grp_read_from_ddr_fu_346_ap_done <= 1'b0;
        end else if ((grp_read_from_ddr_fu_346_ap_done == 1'b1)) begin
            ap_sync_reg_grp_read_from_ddr_fu_346_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_read_from_ddr_fu_346_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_sync_reg_grp_read_from_ddr_fu_346_ap_ready <= 1'b0;
        end else if ((grp_read_from_ddr_fu_346_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_read_from_ddr_fu_346_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_read_image_from_ddr_fu_315_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_sync_reg_grp_read_image_from_ddr_fu_315_ap_done <= 1'b0;
        end else if ((grp_read_image_from_ddr_fu_315_ap_done == 1'b1)) begin
            ap_sync_reg_grp_read_image_from_ddr_fu_315_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_read_image_from_ddr_fu_315_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_sync_reg_grp_read_image_from_ddr_fu_315_ap_ready <= 1'b0;
        end else if ((grp_read_image_from_ddr_fu_315_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_read_image_from_ddr_fu_315_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_output_results_fu_339_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_sync_grp_output_results_fu_339_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state15)) | ((exitcond2_fu_481_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9)))) begin
            grp_output_results_fu_339_ap_start_reg <= 1'b1;
        end else if ((grp_output_results_fu_339_ap_ready == 1'b1)) begin
            grp_output_results_fu_339_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_read_from_ddr_1_fu_323_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_sync_grp_read_from_ddr_1_fu_323_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
            grp_read_from_ddr_1_fu_323_ap_start_reg <= 1'b1;
        end else if ((grp_read_from_ddr_1_fu_323_ap_ready == 1'b1)) begin
            grp_read_from_ddr_1_fu_323_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_read_from_ddr_2_fu_331_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_sync_grp_read_from_ddr_2_fu_331_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
            grp_read_from_ddr_2_fu_331_ap_start_reg <= 1'b1;
        end else if ((grp_read_from_ddr_2_fu_331_ap_ready == 1'b1)) begin
            grp_read_from_ddr_2_fu_331_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_read_from_ddr_3_fu_307_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_sync_grp_read_from_ddr_3_fu_307_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
            grp_read_from_ddr_3_fu_307_ap_start_reg <= 1'b1;
        end else if ((grp_read_from_ddr_3_fu_307_ap_ready == 1'b1)) begin
            grp_read_from_ddr_3_fu_307_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_read_from_ddr_fu_346_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_sync_grp_read_from_ddr_fu_346_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
            grp_read_from_ddr_fu_346_ap_start_reg <= 1'b1;
        end else if ((grp_read_from_ddr_fu_346_ap_ready == 1'b1)) begin
            grp_read_from_ddr_fu_346_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_read_image_from_ddr_fu_315_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_sync_grp_read_image_from_ddr_fu_315_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
            grp_read_image_from_ddr_fu_315_ap_start_reg <= 1'b1;
        end else if ((grp_read_image_from_ddr_fu_315_ap_ready == 1'b1)) begin
            grp_read_image_from_ddr_fu_315_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_364_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_i1_reg_261 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        i_i1_reg_261 <= i_2_reg_671;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        i_i_reg_215 <= i_reg_604;
    end else if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        i_i_reg_215 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_481_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        j_i6_reg_296 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        j_i6_reg_296 <= j_1_reg_679;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_364_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        j_i_reg_250 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        j_i_reg_250 <= j_reg_612;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_364_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_mul1_reg_272 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        phi_mul1_reg_272 <= next_mul2_reg_657;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        phi_mul_reg_226 <= next_mul_reg_590;
    end else if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_mul_reg_226 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_481_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        sum_i5_reg_284 <= 20'd0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        sum_i5_reg_284 <= grp_fu_582_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_364_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        sum_i_reg_238 <= 26'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sum_i_reg_238 <= grp_fu_574_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        i_2_reg_671 <= i_2_fu_487_p2;
        i_i1_cast1_reg_662[3 : 0] <= i_i1_cast1_fu_477_p1[3 : 0];
        next_mul2_reg_657 <= next_mul2_fu_471_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_i_cast1_reg_595[6 : 0] <= i_i_cast1_fu_360_p1[6 : 0];
        i_reg_604 <= i_fu_370_p2;
        next_mul_reg_590 <= next_mul_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        image_buf_load_reg_632 <= image_buf_q0;
        l1_w_buf_load_reg_637 <= l1_w_buf_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        j_1_reg_679 <= j_1_fu_508_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        j_reg_612 <= j_fu_391_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_output_buf_load_reg_699 <= l1_output_buf_q0;
        l2_w_buf_load_reg_704 <= l2_w_buf_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sum_2_reg_714 <= sum_2_fu_535_p2;
        tmp_4_reg_719 <= sum_2_fu_535_p2[32'd19];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sum_cast_reg_647 <= sum_cast_fu_432_p2;
        tmp_2_reg_652 <= sum_fu_426_p2[32'd25];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state15_on_subcall_done) & (1'b1 == ap_CS_fsm_state15))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state15_on_subcall_done) & (1'b1 == ap_CS_fsm_state15))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state15_on_subcall_done) & (1'b1 == ap_CS_fsm_state15))) begin
        grp_output_results_fu_339_ap_continue = 1'b1;
    end else begin
        grp_output_results_fu_339_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_read_from_ddr_1_fu_323_ap_continue = 1'b1;
    end else begin
        grp_read_from_ddr_1_fu_323_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_read_from_ddr_2_fu_331_ap_continue = 1'b1;
    end else begin
        grp_read_from_ddr_2_fu_331_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_read_from_ddr_3_fu_307_ap_continue = 1'b1;
    end else begin
        grp_read_from_ddr_3_fu_307_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_read_from_ddr_fu_346_ap_continue = 1'b1;
    end else begin
        grp_read_from_ddr_fu_346_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_read_image_from_ddr_fu_315_ap_continue = 1'b1;
    end else begin
        grp_read_image_from_ddr_fu_315_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        image_buf_address0 = j_i_cast1_fu_380_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_buf_address0 = grp_read_image_from_ddr_fu_315_buffer_r_address0;
    end else begin
        image_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        image_buf_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_buf_ce0 = grp_read_image_from_ddr_fu_315_buffer_r_ce0;
    end else begin
        image_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        image_buf_we0 = grp_read_image_from_ddr_fu_315_buffer_r_we0;
    end else begin
        image_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        image_r_read = grp_read_image_from_ddr_fu_315_input_r_read;
    end else begin
        image_r_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_b_buf_address0 = i_i_cast1_reg_595;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_b_buf_address0 = grp_read_from_ddr_2_fu_331_buffer_r_address0;
    end else begin
        l1_b_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_b_buf_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_b_buf_ce0 = grp_read_from_ddr_2_fu_331_buffer_r_ce0;
    end else begin
        l1_b_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_b_buf_we0 = grp_read_from_ddr_2_fu_331_buffer_r_we0;
    end else begin
        l1_b_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_b_read = grp_read_from_ddr_2_fu_331_input_r_read;
    end else begin
        l1_b_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_output_buf_address0 = j_i6_cast1_fu_497_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_output_buf_address0 = i_i_cast1_reg_595;
    end else begin
        l1_output_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state10))) begin
        l1_output_buf_ce0 = 1'b1;
    end else begin
        l1_output_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_output_buf_we0 = 1'b1;
    end else begin
        l1_output_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_w_buf_address0 = sum4_i_cast_fu_403_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_w_buf_address0 = grp_read_from_ddr_3_fu_307_buffer_r_address0;
    end else begin
        l1_w_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_w_buf_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_w_buf_ce0 = grp_read_from_ddr_3_fu_307_buffer_r_ce0;
    end else begin
        l1_w_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_w_buf_we0 = grp_read_from_ddr_3_fu_307_buffer_r_we0;
    end else begin
        l1_w_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_w_read = grp_read_from_ddr_3_fu_307_input_r_read;
    end else begin
        l1_w_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l2_b_buf_address0 = i_i1_cast1_reg_662;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l2_b_buf_address0 = grp_read_from_ddr_fu_346_buffer_r_address0;
    end else begin
        l2_b_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l2_b_buf_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l2_b_buf_ce0 = grp_read_from_ddr_fu_346_buffer_r_ce0;
    end else begin
        l2_b_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        l2_b_buf_we0 = grp_read_from_ddr_fu_346_buffer_r_we0;
    end else begin
        l2_b_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        l2_b_read = grp_read_from_ddr_fu_346_input_r_read;
    end else begin
        l2_b_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l2_w_buf_address0 = sum4_i11_cast_fu_520_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l2_w_buf_address0 = grp_read_from_ddr_1_fu_323_buffer_r_address0;
    end else begin
        l2_w_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l2_w_buf_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l2_w_buf_ce0 = grp_read_from_ddr_1_fu_323_buffer_r_ce0;
    end else begin
        l2_w_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        l2_w_buf_we0 = grp_read_from_ddr_1_fu_323_buffer_r_we0;
    end else begin
        l2_w_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        l2_w_read = grp_read_from_ddr_1_fu_323_input_r_read;
    end else begin
        l2_w_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        out_buf_address0 = i_i1_cast1_reg_662;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        out_buf_address0 = grp_output_results_fu_339_buffer_r_address0;
    end else begin
        out_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        out_buf_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        out_buf_ce0 = grp_output_results_fu_339_buffer_r_ce0;
    end else begin
        out_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        out_buf_we0 = 1'b1;
    end else begin
        out_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        out_r_write = grp_output_results_fu_339_out_r_write;
    end else begin
        out_r_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((exitcond1_fu_364_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((exitcond3_fu_385_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state9 : begin
            if (((exitcond2_fu_481_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((exitcond_fu_502_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b0 == ap_block_state15_on_subcall_done) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state15_on_subcall_done = ((ap_sync_grp_output_results_fu_339_ap_ready & ap_sync_grp_output_results_fu_339_ap_done) == 1'b0);
end

always @ (*) begin
    ap_block_state2_on_subcall_done = (((ap_sync_grp_read_from_ddr_fu_346_ap_ready & ap_sync_grp_read_from_ddr_fu_346_ap_done) == 1'b0) | ((ap_sync_grp_read_from_ddr_1_fu_323_ap_ready & ap_sync_grp_read_from_ddr_1_fu_323_ap_done) == 1'b0) | ((ap_sync_grp_read_from_ddr_2_fu_331_ap_ready & ap_sync_grp_read_from_ddr_2_fu_331_ap_done) == 1'b0) | ((ap_sync_grp_read_from_ddr_3_fu_307_ap_ready & ap_sync_grp_read_from_ddr_3_fu_307_ap_done) == 1'b0) | ((ap_sync_grp_read_image_from_ddr_fu_315_ap_ready & ap_sync_grp_read_image_from_ddr_fu_315_ap_done) == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_grp_output_results_fu_339_ap_done = (grp_output_results_fu_339_ap_done | ap_sync_reg_grp_output_results_fu_339_ap_done);

assign ap_sync_grp_output_results_fu_339_ap_ready = (grp_output_results_fu_339_ap_ready | ap_sync_reg_grp_output_results_fu_339_ap_ready);

assign ap_sync_grp_read_from_ddr_1_fu_323_ap_done = (grp_read_from_ddr_1_fu_323_ap_done | ap_sync_reg_grp_read_from_ddr_1_fu_323_ap_done);

assign ap_sync_grp_read_from_ddr_1_fu_323_ap_ready = (grp_read_from_ddr_1_fu_323_ap_ready | ap_sync_reg_grp_read_from_ddr_1_fu_323_ap_ready);

assign ap_sync_grp_read_from_ddr_2_fu_331_ap_done = (grp_read_from_ddr_2_fu_331_ap_done | ap_sync_reg_grp_read_from_ddr_2_fu_331_ap_done);

assign ap_sync_grp_read_from_ddr_2_fu_331_ap_ready = (grp_read_from_ddr_2_fu_331_ap_ready | ap_sync_reg_grp_read_from_ddr_2_fu_331_ap_ready);

assign ap_sync_grp_read_from_ddr_3_fu_307_ap_done = (grp_read_from_ddr_3_fu_307_ap_done | ap_sync_reg_grp_read_from_ddr_3_fu_307_ap_done);

assign ap_sync_grp_read_from_ddr_3_fu_307_ap_ready = (grp_read_from_ddr_3_fu_307_ap_ready | ap_sync_reg_grp_read_from_ddr_3_fu_307_ap_ready);

assign ap_sync_grp_read_from_ddr_fu_346_ap_done = (grp_read_from_ddr_fu_346_ap_done | ap_sync_reg_grp_read_from_ddr_fu_346_ap_done);

assign ap_sync_grp_read_from_ddr_fu_346_ap_ready = (grp_read_from_ddr_fu_346_ap_ready | ap_sync_reg_grp_read_from_ddr_fu_346_ap_ready);

assign ap_sync_grp_read_image_from_ddr_fu_315_ap_done = (grp_read_image_from_ddr_fu_315_ap_done | ap_sync_reg_grp_read_image_from_ddr_fu_315_ap_done);

assign ap_sync_grp_read_image_from_ddr_fu_315_ap_ready = (grp_read_image_from_ddr_fu_315_ap_ready | ap_sync_reg_grp_read_image_from_ddr_fu_315_ap_ready);

assign exitcond1_fu_364_p2 = ((i_i_reg_215 == 7'd100) ? 1'b1 : 1'b0);

assign exitcond2_fu_481_p2 = ((i_i1_reg_261 == 4'd10) ? 1'b1 : 1'b0);

assign exitcond3_fu_385_p2 = ((j_i_reg_250 == 10'd784) ? 1'b1 : 1'b0);

assign exitcond_fu_502_p2 = ((j_i6_reg_296 == 7'd100) ? 1'b1 : 1'b0);

assign grp_fu_574_p1 = grp_fu_574_p10;

assign grp_fu_574_p10 = image_buf_load_reg_632;

assign grp_fu_582_p1 = grp_fu_582_p10;

assign grp_fu_582_p10 = l1_output_buf_load_reg_699;

assign grp_output_results_fu_339_ap_start = grp_output_results_fu_339_ap_start_reg;

assign grp_read_from_ddr_1_fu_323_ap_start = grp_read_from_ddr_1_fu_323_ap_start_reg;

assign grp_read_from_ddr_2_fu_331_ap_start = grp_read_from_ddr_2_fu_331_ap_start_reg;

assign grp_read_from_ddr_3_fu_307_ap_start = grp_read_from_ddr_3_fu_307_ap_start_reg;

assign grp_read_from_ddr_fu_346_ap_start = grp_read_from_ddr_fu_346_ap_start_reg;

assign grp_read_image_from_ddr_fu_315_ap_start = grp_read_image_from_ddr_fu_315_ap_start_reg;

assign i_2_fu_487_p2 = (i_i1_reg_261 + 4'd1);

assign i_fu_370_p2 = (i_i_reg_215 + 7'd1);

assign i_i1_cast1_fu_477_p1 = i_i1_reg_261;

assign i_i_cast1_fu_360_p1 = i_i_reg_215;

assign j_1_fu_508_p2 = (j_i6_reg_296 + 7'd1);

assign j_fu_391_p2 = (j_i_reg_250 + 10'd1);

assign j_i6_cast1_fu_497_p1 = j_i6_reg_296;

assign j_i6_cast_fu_493_p1 = j_i6_reg_296;

assign j_i_cast1_fu_380_p1 = j_i_reg_250;

assign j_i_cast_fu_376_p1 = j_i_reg_250;

assign l1_output_buf_d0 = ((tmp_8_i_fu_452_p2[0:0] === 1'b1) ? 5'd16 : tmp_3_fu_458_p1);

assign next_mul2_fu_471_p2 = (phi_mul1_reg_272 + 10'd100);

assign next_mul_fu_354_p2 = (phi_mul_reg_226 + 17'd784);

assign out_buf_d0 = ((tmp_8_i1_fu_555_p2[0:0] === 1'b1) ? 5'd16 : tmp_5_fu_561_p1);

assign out_r_din = grp_output_results_fu_339_out_r_din;

assign p_i1_fu_549_p3 = ((tmp_4_reg_719[0:0] === 1'b1) ? 20'd0 : sum_2_reg_714);

assign p_i_fu_446_p3 = ((tmp_2_reg_652[0:0] === 1'b1) ? 25'd0 : sum_cast_reg_647);

assign sum4_i11_cast_fu_520_p1 = sum4_i1_fu_514_p2;

assign sum4_i1_fu_514_p2 = (phi_mul1_reg_272 + j_i6_cast_fu_493_p1);

assign sum4_i_cast_fu_403_p1 = sum4_i_fu_397_p2;

assign sum4_i_fu_397_p2 = (phi_mul_reg_226 + j_i_cast_fu_376_p1);

assign sum_2_fu_535_p2 = ($signed(sum_i5_reg_284) + $signed(tmp_i21_cast_cast_fu_531_p1));

assign sum_cast_fu_432_p2 = ($signed(tmp_1_fu_422_p1) + $signed(tmp_fu_418_p1));

assign sum_fu_426_p2 = ($signed(tmp_i_cast_fu_414_p1) + $signed(sum_i_reg_238));

assign tmp_1_fu_422_p1 = sum_i_reg_238[24:0];

assign tmp_3_fu_458_p1 = p_i_fu_446_p3[4:0];

assign tmp_5_fu_561_p1 = p_i1_fu_549_p3[4:0];

assign tmp_8_i1_fu_555_p2 = ((p_i1_fu_549_p3 > 20'd16) ? 1'b1 : 1'b0);

assign tmp_8_i_fu_452_p2 = ((p_i_fu_446_p3 > 25'd16) ? 1'b1 : 1'b0);

assign tmp_fu_418_p0 = l1_b_buf_q0;

assign tmp_fu_418_p1 = tmp_fu_418_p0;

assign tmp_i21_cast_cast_fu_531_p1 = $signed(l2_b_buf_q0);

assign tmp_i_cast_fu_414_p0 = l1_b_buf_q0;

assign tmp_i_cast_fu_414_p1 = tmp_i_cast_fu_414_p0;

always @ (posedge ap_clk) begin
    i_i_cast1_reg_595[31:7] <= 25'b0000000000000000000000000;
    i_i1_cast1_reg_662[31:4] <= 28'b0000000000000000000000000000;
end

endmodule //a0_MLP
