<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: atcdmac300_register</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_atcdmac300_register'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_atcdmac300_register')">atcdmac300_register</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.39</td>
<td class="s8 cl rt"><a href="mod1474.html#Line" > 82.96</a></td>
<td class="s9 cl rt"><a href="mod1474.html#Cond" > 93.29</a></td>
<td class="s9 cl rt"><a href="mod1474.html#Toggle" > 96.61</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1474.html#Branch" > 88.70</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/atcdmac300/hdl/atcdmac300_register.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/atcdmac300/hdl/atcdmac300_register.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1474.html#inst_tag_176820"  onclick="showContent('inst_tag_176820')">config_ss_tb.DUT.config_ss.dma.atcdmac300_register</a></td>
<td class="s9 cl rt"> 90.39</td>
<td class="s8 cl rt"><a href="mod1474.html#Line" > 82.96</a></td>
<td class="s9 cl rt"><a href="mod1474.html#Cond" > 93.29</a></td>
<td class="s9 cl rt"><a href="mod1474.html#Toggle" > 96.61</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1474.html#Branch" > 88.70</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_atcdmac300_register'>
<hr>
<a name="inst_tag_176820"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_176820" >config_ss_tb.DUT.config_ss.dma.atcdmac300_register</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.39</td>
<td class="s8 cl rt"><a href="mod1474.html#Line" > 82.96</a></td>
<td class="s9 cl rt"><a href="mod1474.html#Cond" > 93.29</a></td>
<td class="s9 cl rt"><a href="mod1474.html#Toggle" > 96.61</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1474.html#Branch" > 88.70</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.98</td>
<td class="s8 cl rt"> 83.59</td>
<td class="s9 cl rt"> 93.91</td>
<td class="s9 cl rt"> 96.93</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.47</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 83.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod821.html#inst_tag_75235" >dma</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1425.html#inst_tag_172489" id="tag_urg_inst_172489">cmd_buff</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1425.html#inst_tag_172490" id="tag_urg_inst_172490">rdata_buff</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_atcdmac300_register'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1474.html" >atcdmac300_register</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>939</td><td>779</td><td>82.96</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1636</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1837</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1870</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1903</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1936</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1969</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2002</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2035</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2068</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2094</td><td>64</td><td>49</td><td>76.56</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>2174</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>2191</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2216</td><td>64</td><td>49</td><td>76.56</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>2296</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>2313</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2338</td><td>64</td><td>49</td><td>76.56</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>2418</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>2435</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2460</td><td>64</td><td>49</td><td>76.56</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>2540</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>2557</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2582</td><td>64</td><td>49</td><td>76.56</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2662</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2679</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2704</td><td>64</td><td>49</td><td>76.56</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>2784</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>2801</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2826</td><td>64</td><td>49</td><td>76.56</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2906</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2923</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2948</td><td>64</td><td>49</td><td>76.56</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>3028</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>3045</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>4265</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>4282</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>4300</td><td>12</td><td>10</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>4342</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>4359</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>4377</td><td>12</td><td>10</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>4419</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>4436</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>4454</td><td>12</td><td>10</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>4496</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>4513</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>4531</td><td>12</td><td>10</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4573</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4590</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>4608</td><td>12</td><td>10</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>4650</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>4667</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>4685</td><td>12</td><td>10</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4727</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4744</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>4762</td><td>12</td><td>10</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>4804</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>4821</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>4839</td><td>12</td><td>10</td><td>83.33</td></tr>
</table>
<br><a id="l24" href="mod1474_l24.html">Click here to see the source line report.</a></br><hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1474.html" >atcdmac300_register</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>313</td><td>292</td><td>93.29</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>313</td><td>292</td><td>93.29</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1617
 EXPRESSION (((!cmd_buff_empty)) &amp;&amp; ((!rdata_buff_full)))
             ---------1---------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1620
 EXPRESSION (cmd_valid &amp;&amp; wr_cmd)
             ----1----    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1621
 EXPRESSION (cmd_valid &amp;&amp; ((!wr_cmd)))
             ----1----    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1820
 EXPRESSION ((ch_status_w_sel &amp;&amp; wdata[16]) ? 1'b0 : ((dma0_ch_0_tc_wen || dma1_ch_0_tc_wen) ? 1'b1 : ch_0_tc))
             ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1820
 SUB-EXPRESSION (ch_status_w_sel &amp;&amp; wdata[16])
                 -------1-------    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1820
 SUB-EXPRESSION ((dma0_ch_0_tc_wen || dma1_ch_0_tc_wen) ? 1'b1 : ch_0_tc)
                 -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1820
 SUB-EXPRESSION (dma0_ch_0_tc_wen || dma1_ch_0_tc_wen)
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1825
 EXPRESSION ((ch_status_w_sel &amp;&amp; wdata[8]) ? 1'b0 : ((((ch_abort_sel &amp; wdata[0]) &amp; ch_0_en)) ? 1'b1 : ch_0_abt))
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1825
 SUB-EXPRESSION (ch_status_w_sel &amp;&amp; wdata[8])
                 -------1-------    ----2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1825
 SUB-EXPRESSION ((((ch_abort_sel &amp; wdata[0]) &amp; ch_0_en)) ? 1'b1 : ch_0_abt)
                 -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1826
 EXPRESSION ((ch_status_w_sel &amp;&amp; wdata[0]) ? 1'b0 : ((dma0_ch_0_err_wen || dma1_ch_0_err_wen) ? 1'b1 : ch_0_err))
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1826
 SUB-EXPRESSION (ch_status_w_sel &amp;&amp; wdata[0])
                 -------1-------    ----2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1826
 SUB-EXPRESSION ((dma0_ch_0_err_wen || dma1_ch_0_err_wen) ? 1'b1 : ch_0_err)
                 --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1826
 SUB-EXPRESSION (dma0_ch_0_err_wen || dma1_ch_0_err_wen)
                 --------1--------    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1831
 EXPRESSION ((((!ch_0_tc_nxt)) &amp;&amp; ((!ch_0_abt_nxt)) &amp;&amp; ((!ch_0_err_nxt))) ? 1'b0 : ((dma0_ch_0_int_wen || dma1_ch_0_int_wen) ? 1'b1 : ch_0_int))
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1831
 SUB-EXPRESSION (((!ch_0_tc_nxt)) &amp;&amp; ((!ch_0_abt_nxt)) &amp;&amp; ((!ch_0_err_nxt)))
                 --------1-------    --------2--------    --------3--------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1831
 SUB-EXPRESSION ((dma0_ch_0_int_wen || dma1_ch_0_int_wen) ? 1'b1 : ch_0_int)
                 --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1831
 SUB-EXPRESSION (dma0_ch_0_int_wen || dma1_ch_0_int_wen)
                 --------1--------    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1853
 EXPRESSION ((ch_status_w_sel &amp;&amp; wdata[17]) ? 1'b0 : ((dma0_ch_1_tc_wen || dma1_ch_1_tc_wen) ? 1'b1 : ch_1_tc))
             ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1853
 SUB-EXPRESSION (ch_status_w_sel &amp;&amp; wdata[17])
                 -------1-------    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1853
 SUB-EXPRESSION ((dma0_ch_1_tc_wen || dma1_ch_1_tc_wen) ? 1'b1 : ch_1_tc)
                 -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1853
 SUB-EXPRESSION (dma0_ch_1_tc_wen || dma1_ch_1_tc_wen)
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1858
 EXPRESSION ((ch_status_w_sel &amp;&amp; wdata[9]) ? 1'b0 : ((((ch_abort_sel &amp; wdata[1]) &amp; ch_1_en)) ? 1'b1 : ch_1_abt))
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1858
 SUB-EXPRESSION (ch_status_w_sel &amp;&amp; wdata[9])
                 -------1-------    ----2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1858
 SUB-EXPRESSION ((((ch_abort_sel &amp; wdata[1]) &amp; ch_1_en)) ? 1'b1 : ch_1_abt)
                 -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1859
 EXPRESSION ((ch_status_w_sel &amp;&amp; wdata[1]) ? 1'b0 : ((dma0_ch_1_err_wen || dma1_ch_1_err_wen) ? 1'b1 : ch_1_err))
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1859
 SUB-EXPRESSION (ch_status_w_sel &amp;&amp; wdata[1])
                 -------1-------    ----2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1859
 SUB-EXPRESSION ((dma0_ch_1_err_wen || dma1_ch_1_err_wen) ? 1'b1 : ch_1_err)
                 --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1859
 SUB-EXPRESSION (dma0_ch_1_err_wen || dma1_ch_1_err_wen)
                 --------1--------    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1864
 EXPRESSION ((((!ch_1_tc_nxt)) &amp;&amp; ((!ch_1_abt_nxt)) &amp;&amp; ((!ch_1_err_nxt))) ? 1'b0 : ((dma0_ch_1_int_wen || dma1_ch_1_int_wen) ? 1'b1 : ch_1_int))
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1864
 SUB-EXPRESSION (((!ch_1_tc_nxt)) &amp;&amp; ((!ch_1_abt_nxt)) &amp;&amp; ((!ch_1_err_nxt)))
                 --------1-------    --------2--------    --------3--------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1864
 SUB-EXPRESSION ((dma0_ch_1_int_wen || dma1_ch_1_int_wen) ? 1'b1 : ch_1_int)
                 --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1864
 SUB-EXPRESSION (dma0_ch_1_int_wen || dma1_ch_1_int_wen)
                 --------1--------    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1886
 EXPRESSION ((ch_status_w_sel &amp;&amp; wdata[18]) ? 1'b0 : ((dma0_ch_2_tc_wen || dma1_ch_2_tc_wen) ? 1'b1 : ch_2_tc))
             ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1886
 SUB-EXPRESSION (ch_status_w_sel &amp;&amp; wdata[18])
                 -------1-------    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1886
 SUB-EXPRESSION ((dma0_ch_2_tc_wen || dma1_ch_2_tc_wen) ? 1'b1 : ch_2_tc)
                 -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1886
 SUB-EXPRESSION (dma0_ch_2_tc_wen || dma1_ch_2_tc_wen)
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1891
 EXPRESSION ((ch_status_w_sel &amp;&amp; wdata[10]) ? 1'b0 : ((((ch_abort_sel &amp; wdata[2]) &amp; ch_2_en)) ? 1'b1 : ch_2_abt))
             ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1891
 SUB-EXPRESSION (ch_status_w_sel &amp;&amp; wdata[10])
                 -------1-------    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1891
 SUB-EXPRESSION ((((ch_abort_sel &amp; wdata[2]) &amp; ch_2_en)) ? 1'b1 : ch_2_abt)
                 -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1892
 EXPRESSION ((ch_status_w_sel &amp;&amp; wdata[2]) ? 1'b0 : ((dma0_ch_2_err_wen || dma1_ch_2_err_wen) ? 1'b1 : ch_2_err))
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1892
 SUB-EXPRESSION (ch_status_w_sel &amp;&amp; wdata[2])
                 -------1-------    ----2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1892
 SUB-EXPRESSION ((dma0_ch_2_err_wen || dma1_ch_2_err_wen) ? 1'b1 : ch_2_err)
                 --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1892
 SUB-EXPRESSION (dma0_ch_2_err_wen || dma1_ch_2_err_wen)
                 --------1--------    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1897
 EXPRESSION ((((!ch_2_tc_nxt)) &amp;&amp; ((!ch_2_abt_nxt)) &amp;&amp; ((!ch_2_err_nxt))) ? 1'b0 : ((dma0_ch_2_int_wen || dma1_ch_2_int_wen) ? 1'b1 : ch_2_int))
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1897
 SUB-EXPRESSION (((!ch_2_tc_nxt)) &amp;&amp; ((!ch_2_abt_nxt)) &amp;&amp; ((!ch_2_err_nxt)))
                 --------1-------    --------2--------    --------3--------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1897
 SUB-EXPRESSION ((dma0_ch_2_int_wen || dma1_ch_2_int_wen) ? 1'b1 : ch_2_int)
                 --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1897
 SUB-EXPRESSION (dma0_ch_2_int_wen || dma1_ch_2_int_wen)
                 --------1--------    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1919
 EXPRESSION ((ch_status_w_sel &amp;&amp; wdata[19]) ? 1'b0 : ((dma0_ch_3_tc_wen || dma1_ch_3_tc_wen) ? 1'b1 : ch_3_tc))
             ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1919
 SUB-EXPRESSION (ch_status_w_sel &amp;&amp; wdata[19])
                 -------1-------    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1919
 SUB-EXPRESSION ((dma0_ch_3_tc_wen || dma1_ch_3_tc_wen) ? 1'b1 : ch_3_tc)
                 -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1919
 SUB-EXPRESSION (dma0_ch_3_tc_wen || dma1_ch_3_tc_wen)
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1924
 EXPRESSION ((ch_status_w_sel &amp;&amp; wdata[11]) ? 1'b0 : ((((ch_abort_sel &amp; wdata[3]) &amp; ch_3_en)) ? 1'b1 : ch_3_abt))
             ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1924
 SUB-EXPRESSION (ch_status_w_sel &amp;&amp; wdata[11])
                 -------1-------    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1924
 SUB-EXPRESSION ((((ch_abort_sel &amp; wdata[3]) &amp; ch_3_en)) ? 1'b1 : ch_3_abt)
                 -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1925
 EXPRESSION ((ch_status_w_sel &amp;&amp; wdata[3]) ? 1'b0 : ((dma0_ch_3_err_wen || dma1_ch_3_err_wen) ? 1'b1 : ch_3_err))
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1925
 SUB-EXPRESSION (ch_status_w_sel &amp;&amp; wdata[3])
                 -------1-------    ----2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1925
 SUB-EXPRESSION ((dma0_ch_3_err_wen || dma1_ch_3_err_wen) ? 1'b1 : ch_3_err)
                 --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1925
 SUB-EXPRESSION (dma0_ch_3_err_wen || dma1_ch_3_err_wen)
                 --------1--------    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1930
 EXPRESSION ((((!ch_3_tc_nxt)) &amp;&amp; ((!ch_3_abt_nxt)) &amp;&amp; ((!ch_3_err_nxt))) ? 1'b0 : ((dma0_ch_3_int_wen || dma1_ch_3_int_wen) ? 1'b1 : ch_3_int))
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1930
 SUB-EXPRESSION (((!ch_3_tc_nxt)) &amp;&amp; ((!ch_3_abt_nxt)) &amp;&amp; ((!ch_3_err_nxt)))
                 --------1-------    --------2--------    --------3--------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1930
 SUB-EXPRESSION ((dma0_ch_3_int_wen || dma1_ch_3_int_wen) ? 1'b1 : ch_3_int)
                 --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1930
 SUB-EXPRESSION (dma0_ch_3_int_wen || dma1_ch_3_int_wen)
                 --------1--------    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1952
 EXPRESSION ((ch_status_w_sel &amp;&amp; wdata[20]) ? 1'b0 : ((dma0_ch_4_tc_wen || dma1_ch_4_tc_wen) ? 1'b1 : ch_4_tc))
             ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1952
 SUB-EXPRESSION (ch_status_w_sel &amp;&amp; wdata[20])
                 -------1-------    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1952
 SUB-EXPRESSION ((dma0_ch_4_tc_wen || dma1_ch_4_tc_wen) ? 1'b1 : ch_4_tc)
                 -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1952
 SUB-EXPRESSION (dma0_ch_4_tc_wen || dma1_ch_4_tc_wen)
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1957
 EXPRESSION ((ch_status_w_sel &amp;&amp; wdata[12]) ? 1'b0 : ((((ch_abort_sel &amp; wdata[4]) &amp; ch_4_en)) ? 1'b1 : ch_4_abt))
             ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1957
 SUB-EXPRESSION (ch_status_w_sel &amp;&amp; wdata[12])
                 -------1-------    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1957
 SUB-EXPRESSION ((((ch_abort_sel &amp; wdata[4]) &amp; ch_4_en)) ? 1'b1 : ch_4_abt)
                 -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1958
 EXPRESSION ((ch_status_w_sel &amp;&amp; wdata[4]) ? 1'b0 : ((dma0_ch_4_err_wen || dma1_ch_4_err_wen) ? 1'b1 : ch_4_err))
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1958
 SUB-EXPRESSION (ch_status_w_sel &amp;&amp; wdata[4])
                 -------1-------    ----2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1958
 SUB-EXPRESSION ((dma0_ch_4_err_wen || dma1_ch_4_err_wen) ? 1'b1 : ch_4_err)
                 --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1958
 SUB-EXPRESSION (dma0_ch_4_err_wen || dma1_ch_4_err_wen)
                 --------1--------    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1963
 EXPRESSION ((((!ch_4_tc_nxt)) &amp;&amp; ((!ch_4_abt_nxt)) &amp;&amp; ((!ch_4_err_nxt))) ? 1'b0 : ((dma0_ch_4_int_wen || dma1_ch_4_int_wen) ? 1'b1 : ch_4_int))
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1963
 SUB-EXPRESSION (((!ch_4_tc_nxt)) &amp;&amp; ((!ch_4_abt_nxt)) &amp;&amp; ((!ch_4_err_nxt)))
                 --------1-------    --------2--------    --------3--------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1963
 SUB-EXPRESSION ((dma0_ch_4_int_wen || dma1_ch_4_int_wen) ? 1'b1 : ch_4_int)
                 --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1963
 SUB-EXPRESSION (dma0_ch_4_int_wen || dma1_ch_4_int_wen)
                 --------1--------    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1985
 EXPRESSION ((ch_status_w_sel &amp;&amp; wdata[21]) ? 1'b0 : ((dma0_ch_5_tc_wen || dma1_ch_5_tc_wen) ? 1'b1 : ch_5_tc))
             ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1985
 SUB-EXPRESSION (ch_status_w_sel &amp;&amp; wdata[21])
                 -------1-------    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1985
 SUB-EXPRESSION ((dma0_ch_5_tc_wen || dma1_ch_5_tc_wen) ? 1'b1 : ch_5_tc)
                 -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1985
 SUB-EXPRESSION (dma0_ch_5_tc_wen || dma1_ch_5_tc_wen)
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1990
 EXPRESSION ((ch_status_w_sel &amp;&amp; wdata[13]) ? 1'b0 : ((((ch_abort_sel &amp; wdata[5]) &amp; ch_5_en)) ? 1'b1 : ch_5_abt))
             ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1990
 SUB-EXPRESSION (ch_status_w_sel &amp;&amp; wdata[13])
                 -------1-------    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1990
 SUB-EXPRESSION ((((ch_abort_sel &amp; wdata[5]) &amp; ch_5_en)) ? 1'b1 : ch_5_abt)
                 -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1991
 EXPRESSION ((ch_status_w_sel &amp;&amp; wdata[5]) ? 1'b0 : ((dma0_ch_5_err_wen || dma1_ch_5_err_wen) ? 1'b1 : ch_5_err))
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1991
 SUB-EXPRESSION (ch_status_w_sel &amp;&amp; wdata[5])
                 -------1-------    ----2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1991
 SUB-EXPRESSION ((dma0_ch_5_err_wen || dma1_ch_5_err_wen) ? 1'b1 : ch_5_err)
                 --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1991
 SUB-EXPRESSION (dma0_ch_5_err_wen || dma1_ch_5_err_wen)
                 --------1--------    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1996
 EXPRESSION ((((!ch_5_tc_nxt)) &amp;&amp; ((!ch_5_abt_nxt)) &amp;&amp; ((!ch_5_err_nxt))) ? 1'b0 : ((dma0_ch_5_int_wen || dma1_ch_5_int_wen) ? 1'b1 : ch_5_int))
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1996
 SUB-EXPRESSION (((!ch_5_tc_nxt)) &amp;&amp; ((!ch_5_abt_nxt)) &amp;&amp; ((!ch_5_err_nxt)))
                 --------1-------    --------2--------    --------3--------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1996
 SUB-EXPRESSION ((dma0_ch_5_int_wen || dma1_ch_5_int_wen) ? 1'b1 : ch_5_int)
                 --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1996
 SUB-EXPRESSION (dma0_ch_5_int_wen || dma1_ch_5_int_wen)
                 --------1--------    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2018
 EXPRESSION ((ch_status_w_sel &amp;&amp; wdata[22]) ? 1'b0 : ((dma0_ch_6_tc_wen || dma1_ch_6_tc_wen) ? 1'b1 : ch_6_tc))
             ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2018
 SUB-EXPRESSION (ch_status_w_sel &amp;&amp; wdata[22])
                 -------1-------    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2018
 SUB-EXPRESSION ((dma0_ch_6_tc_wen || dma1_ch_6_tc_wen) ? 1'b1 : ch_6_tc)
                 -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2018
 SUB-EXPRESSION (dma0_ch_6_tc_wen || dma1_ch_6_tc_wen)
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2023
 EXPRESSION ((ch_status_w_sel &amp;&amp; wdata[14]) ? 1'b0 : ((((ch_abort_sel &amp; wdata[6]) &amp; ch_6_en)) ? 1'b1 : ch_6_abt))
             ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2023
 SUB-EXPRESSION (ch_status_w_sel &amp;&amp; wdata[14])
                 -------1-------    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2023
 SUB-EXPRESSION ((((ch_abort_sel &amp; wdata[6]) &amp; ch_6_en)) ? 1'b1 : ch_6_abt)
                 -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2024
 EXPRESSION ((ch_status_w_sel &amp;&amp; wdata[6]) ? 1'b0 : ((dma0_ch_6_err_wen || dma1_ch_6_err_wen) ? 1'b1 : ch_6_err))
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2024
 SUB-EXPRESSION (ch_status_w_sel &amp;&amp; wdata[6])
                 -------1-------    ----2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2024
 SUB-EXPRESSION ((dma0_ch_6_err_wen || dma1_ch_6_err_wen) ? 1'b1 : ch_6_err)
                 --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2024
 SUB-EXPRESSION (dma0_ch_6_err_wen || dma1_ch_6_err_wen)
                 --------1--------    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2029
 EXPRESSION ((((!ch_6_tc_nxt)) &amp;&amp; ((!ch_6_abt_nxt)) &amp;&amp; ((!ch_6_err_nxt))) ? 1'b0 : ((dma0_ch_6_int_wen || dma1_ch_6_int_wen) ? 1'b1 : ch_6_int))
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2029
 SUB-EXPRESSION (((!ch_6_tc_nxt)) &amp;&amp; ((!ch_6_abt_nxt)) &amp;&amp; ((!ch_6_err_nxt)))
                 --------1-------    --------2--------    --------3--------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2029
 SUB-EXPRESSION ((dma0_ch_6_int_wen || dma1_ch_6_int_wen) ? 1'b1 : ch_6_int)
                 --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2029
 SUB-EXPRESSION (dma0_ch_6_int_wen || dma1_ch_6_int_wen)
                 --------1--------    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2051
 EXPRESSION ((ch_status_w_sel &amp;&amp; wdata[23]) ? 1'b0 : ((dma0_ch_7_tc_wen || dma1_ch_7_tc_wen) ? 1'b1 : ch_7_tc))
             ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2051
 SUB-EXPRESSION (ch_status_w_sel &amp;&amp; wdata[23])
                 -------1-------    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2051
 SUB-EXPRESSION ((dma0_ch_7_tc_wen || dma1_ch_7_tc_wen) ? 1'b1 : ch_7_tc)
                 -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2051
 SUB-EXPRESSION (dma0_ch_7_tc_wen || dma1_ch_7_tc_wen)
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2056
 EXPRESSION ((ch_status_w_sel &amp;&amp; wdata[15]) ? 1'b0 : ((((ch_abort_sel &amp; wdata[7]) &amp; ch_7_en)) ? 1'b1 : ch_7_abt))
             ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2056
 SUB-EXPRESSION (ch_status_w_sel &amp;&amp; wdata[15])
                 -------1-------    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2056
 SUB-EXPRESSION ((((ch_abort_sel &amp; wdata[7]) &amp; ch_7_en)) ? 1'b1 : ch_7_abt)
                 -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2057
 EXPRESSION ((ch_status_w_sel &amp;&amp; wdata[7]) ? 1'b0 : ((dma0_ch_7_err_wen || dma1_ch_7_err_wen) ? 1'b1 : ch_7_err))
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2057
 SUB-EXPRESSION (ch_status_w_sel &amp;&amp; wdata[7])
                 -------1-------    ----2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2057
 SUB-EXPRESSION ((dma0_ch_7_err_wen || dma1_ch_7_err_wen) ? 1'b1 : ch_7_err)
                 --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2057
 SUB-EXPRESSION (dma0_ch_7_err_wen || dma1_ch_7_err_wen)
                 --------1--------    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2062
 EXPRESSION ((((!ch_7_tc_nxt)) &amp;&amp; ((!ch_7_abt_nxt)) &amp;&amp; ((!ch_7_err_nxt))) ? 1'b0 : ((dma0_ch_7_int_wen || dma1_ch_7_int_wen) ? 1'b1 : ch_7_int))
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2062
 SUB-EXPRESSION (((!ch_7_tc_nxt)) &amp;&amp; ((!ch_7_abt_nxt)) &amp;&amp; ((!ch_7_err_nxt)))
                 --------1-------    --------2--------    --------3--------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2062
 SUB-EXPRESSION ((dma0_ch_7_int_wen || dma1_ch_7_int_wen) ? 1'b1 : ch_7_int)
                 --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2062
 SUB-EXPRESSION (dma0_ch_7_int_wen || dma1_ch_7_int_wen)
                 --------1--------    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1474.html" >atcdmac300_register</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">348</td>
<td class="rt">287</td>
<td class="rt">82.47 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">3604</td>
<td class="rt">3482</td>
<td class="rt">96.61 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1802</td>
<td class="rt">1741</td>
<td class="rt">96.61 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1802</td>
<td class="rt">1741</td>
<td class="rt">96.61 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">348</td>
<td class="rt">287</td>
<td class="rt">82.47 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">3604</td>
<td class="rt">3482</td>
<td class="rt">96.61 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">1802</td>
<td class="rt">1741</td>
<td class="rt">96.61 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">1802</td>
<td class="rt">1741</td>
<td class="rt">96.61 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aresetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>presetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmd_buff_wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmd_buff_wdata[39:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmd_buff_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata_buff_rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rdata_buff_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata_buff_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_soft_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_0_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_0_int_tc_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_0_int_err_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_0_int_abt_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_0_src_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_0_dst_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_0_src_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_0_dst_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_0_src_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_0_dst_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_0_src_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_0_dst_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_0_src_burst_size[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_0_priority</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_0_src_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_0_dst_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_0_src_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_0_dst_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_0_llp_reg[31:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_0_lld_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_0_tts[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_0_abt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_1_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_1_int_tc_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_1_int_err_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_1_int_abt_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_1_src_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_1_dst_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_1_src_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_1_dst_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_1_src_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_1_dst_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_1_src_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_1_dst_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_1_src_burst_size[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_1_priority</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_1_src_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_1_dst_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_1_src_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_1_dst_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_1_llp_reg[31:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_1_lld_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_1_tts[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_1_abt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_2_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_2_int_tc_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_2_int_err_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_2_int_abt_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_2_src_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_2_dst_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_2_src_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_2_dst_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_2_src_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_2_dst_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_2_src_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_2_dst_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_2_src_burst_size[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_2_priority</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_2_src_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_2_dst_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_2_src_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_2_dst_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_2_llp_reg[31:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_2_lld_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_2_tts[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_2_abt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_3_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_3_int_tc_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_3_int_err_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_3_int_abt_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_3_src_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_3_dst_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_3_src_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_3_dst_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_3_src_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_3_dst_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_3_src_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_3_dst_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_3_src_burst_size[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_3_priority</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_3_src_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_3_dst_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_3_src_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_3_dst_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_3_llp_reg[31:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_3_lld_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_3_tts[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_3_abt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_4_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_4_int_tc_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_4_int_err_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_4_int_abt_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_4_src_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_4_dst_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_4_src_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_4_dst_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_4_src_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_4_dst_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_4_src_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_4_dst_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_4_src_burst_size[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_4_priority</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_4_src_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_4_dst_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_4_src_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_4_dst_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_4_llp_reg[31:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_4_lld_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_4_tts[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_4_abt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_5_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_5_int_tc_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_5_int_err_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_5_int_abt_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_5_src_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_5_dst_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_5_src_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_5_dst_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_5_src_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_5_dst_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_5_src_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_5_dst_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_5_src_burst_size[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_5_priority</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_5_src_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_5_dst_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_5_src_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_5_dst_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_5_llp_reg[31:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_5_lld_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_5_tts[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_5_abt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_6_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_6_int_tc_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_6_int_err_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_6_int_abt_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_6_src_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_6_dst_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_6_src_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_6_dst_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_6_src_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_6_dst_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_6_src_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_6_dst_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_6_src_burst_size[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_6_priority</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_6_src_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_6_dst_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_6_src_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_6_dst_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_6_llp_reg[31:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_6_lld_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_6_tts[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_6_abt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_7_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_7_int_tc_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_7_int_err_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_7_int_abt_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_7_src_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_7_dst_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_7_src_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_7_dst_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_7_src_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_7_dst_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_7_src_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_7_dst_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_7_src_burst_size[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_7_priority</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_7_src_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_7_dst_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_7_src_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_7_dst_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_7_llp_reg[31:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_7_lld_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_7_tts[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_7_abt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_0_ctl_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_0_en_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_0_src_addr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_0_dst_addr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_0_llp_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_0_tts_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_0_tc_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_0_err_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_0_int_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_1_ctl_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_1_en_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_1_src_addr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_1_dst_addr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_1_llp_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_1_tts_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_1_tc_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_1_err_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_1_int_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_2_ctl_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_2_en_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_2_src_addr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_2_dst_addr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_2_llp_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_2_tts_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_2_tc_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_2_err_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_2_int_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_3_ctl_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_3_en_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_3_src_addr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_3_dst_addr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_3_llp_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_3_tts_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_3_tc_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_3_err_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_3_int_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_4_ctl_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_4_en_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_4_src_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_4_dst_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_4_llp_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_4_tts_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_4_tc_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_4_err_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_4_int_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_5_ctl_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_5_en_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_5_src_addr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_5_dst_addr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_5_llp_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_5_tts_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_5_tc_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_5_err_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_5_int_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_6_ctl_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_6_en_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_6_src_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_6_dst_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_6_llp_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_6_tts_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_6_tc_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_6_err_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_6_int_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_7_ctl_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_7_en_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_7_src_addr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_7_dst_addr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_7_llp_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_7_tts_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_7_tc_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_7_err_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_7_int_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_llp_wdata[31:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_llp_wdata_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_ctl_wdata[27:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_ctl_wdata_pri</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_ctl_wdata_idx[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_tts_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_src_addr_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_dst_addr_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_0_ctl_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_0_en_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_0_src_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_0_dst_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_0_llp_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_0_tts_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_0_tc_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_0_err_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_0_int_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_1_ctl_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_1_en_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_1_src_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_1_dst_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_1_llp_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_1_tts_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_1_tc_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_1_err_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_1_int_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_2_ctl_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_2_en_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_2_src_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_2_dst_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_2_llp_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_2_tts_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_2_tc_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_2_err_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_2_int_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_3_ctl_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_3_en_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_3_src_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_3_dst_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_3_llp_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_3_tts_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_3_tc_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_3_err_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_3_int_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_4_ctl_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_4_en_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_4_src_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_4_dst_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_4_llp_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_4_tts_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_4_tc_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_4_err_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_4_int_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_5_ctl_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_5_en_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_5_src_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_5_dst_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_5_llp_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_5_tts_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_5_tc_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_5_err_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_5_int_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_6_ctl_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_6_en_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_6_src_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_6_dst_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_6_llp_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_6_tts_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_6_tc_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_6_err_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_6_int_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_7_ctl_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_7_en_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_7_src_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_7_dst_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_7_llp_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_7_tts_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_7_tc_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_7_err_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_7_int_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_llp_wdata[31:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_llp_wdata_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_ctl_wdata[27:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_ctl_wdata_pri</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_ctl_wdata_idx[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_tts_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_src_addr_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_dst_addr_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1474.html" >atcdmac300_register</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">354</td>
<td class="rt">314</td>
<td class="rt">88.70 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1820</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1825</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1826</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1831</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1853</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1858</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1859</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1864</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1886</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1891</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1892</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1897</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1919</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1924</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1925</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1930</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1952</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1957</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1958</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1963</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1985</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1990</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1991</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1996</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2018</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2023</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2024</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2029</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2051</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2056</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2057</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2062</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1636</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1837</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1870</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1903</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1936</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1969</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2002</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2035</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2068</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">2094</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">2174</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">2191</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">2216</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">2296</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">2313</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">2338</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">2418</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">2435</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">2460</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">2540</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">2557</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">2582</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2662</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2679</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">2704</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">2784</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">2801</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">2826</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2906</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2923</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">2948</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">3028</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">3045</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">4265</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">4282</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">4300</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">4342</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">4359</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">4377</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">4419</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">4436</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">4454</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">4496</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">4513</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">4531</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4573</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4590</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">4608</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">4650</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">4667</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">4685</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4727</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4744</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">4762</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">4804</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">4821</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">4839</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1820       assign ch_0_tc_nxt 	= (ch_status_w_sel && wdata[16]) ? 1'b0 : ((dma0_ch_0_tc_wen
                              	                                 <font color = "green">-1-</font>  
                              	                                 <font color = "green">==></font>  
1821       						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
           						                                       
1822                                                                        || dma1_ch_0_tc_wen
                                                                                               
1823       						`endif
           						      
1824                                                                                               ) ? 1'b1 : ch_0_tc);
                                                                                                     <font color = "green">-2-</font>  
                                                                                                     <font color = "green">==></font>  
                                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1825       assign ch_0_abt_nxt 	= (ch_status_w_sel && wdata[8]) ? 1'b0 : ((ch_abort_sel & wdata[0] & ch_0_en) ? 1'b1 : ch_0_abt);
                               	                                <font color = "green">-1-</font>                                           <font color = "green">-2-</font>   
                               	                                <font color = "green">==></font>                                           <font color = "green">==></font>   
                               	                                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1826       assign ch_0_err_nxt 	= (ch_status_w_sel && wdata[0]) ? 1'b0 : ((dma0_ch_0_err_wen
                               	                                <font color = "green">-1-</font>  
                               	                                <font color = "green">==></font>  
1827       						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
           						                                       
1828                                                                        || dma1_ch_0_err_wen
                                                                                                
1829       						`endif
           						      
1830                                                                                                ) ? 1'b1 : ch_0_err);
                                                                                                      <font color = "green">-2-</font>  
                                                                                                      <font color = "green">==></font>  
                                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1831       assign ch_0_int_nxt 	= ((!ch_0_tc_nxt) && (!ch_0_abt_nxt) && (!ch_0_err_nxt)) ? 1'b0 : ((dma0_ch_0_int_wen
                               	                                                         <font color = "green">-1-</font>  
                               	                                                         <font color = "green">==></font>  
1832       						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
           						                                       
1833                                                                                                || dma1_ch_0_int_wen
                                                                                                                        
1834       						`endif
           						      
1835                                                                                                ) ? 1'b1 : ch_0_int);
                                                                                                      <font color = "green">-2-</font>  
                                                                                                      <font color = "green">==></font>  
                                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1853       assign ch_1_tc_nxt 	= (ch_status_w_sel && wdata[17]) ? 1'b0 : ((dma0_ch_1_tc_wen
                              	                                 <font color = "green">-1-</font>  
                              	                                 <font color = "green">==></font>  
1854       						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
           						                                       
1855                                                                        || dma1_ch_1_tc_wen
                                                                                               
1856       						`endif
           						      
1857                                                                                               ) ? 1'b1 : ch_1_tc);
                                                                                                     <font color = "green">-2-</font>  
                                                                                                     <font color = "green">==></font>  
                                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1858       assign ch_1_abt_nxt 	= (ch_status_w_sel && wdata[9]) ? 1'b0 : ((ch_abort_sel & wdata[1] & ch_1_en) ? 1'b1 : ch_1_abt);
                               	                                <font color = "green">-1-</font>                                           <font color = "green">-2-</font>   
                               	                                <font color = "green">==></font>                                           <font color = "green">==></font>   
                               	                                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1859       assign ch_1_err_nxt 	= (ch_status_w_sel && wdata[1]) ? 1'b0 : ((dma0_ch_1_err_wen
                               	                                <font color = "green">-1-</font>  
                               	                                <font color = "green">==></font>  
1860       						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
           						                                       
1861                                                                        || dma1_ch_1_err_wen
                                                                                                
1862       						`endif
           						      
1863                                                                                                ) ? 1'b1 : ch_1_err);
                                                                                                      <font color = "green">-2-</font>  
                                                                                                      <font color = "green">==></font>  
                                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1864       assign ch_1_int_nxt 	= ((!ch_1_tc_nxt) && (!ch_1_abt_nxt) && (!ch_1_err_nxt)) ? 1'b0 : ((dma0_ch_1_int_wen
                               	                                                         <font color = "green">-1-</font>  
                               	                                                         <font color = "green">==></font>  
1865       						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
           						                                       
1866                                                                                                || dma1_ch_1_int_wen
                                                                                                                        
1867       						`endif
           						      
1868                                                                                                ) ? 1'b1 : ch_1_int);
                                                                                                      <font color = "green">-2-</font>  
                                                                                                      <font color = "green">==></font>  
                                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1886       assign ch_2_tc_nxt 	= (ch_status_w_sel && wdata[18]) ? 1'b0 : ((dma0_ch_2_tc_wen
                              	                                 <font color = "green">-1-</font>  
                              	                                 <font color = "green">==></font>  
1887       						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
           						                                       
1888                                                                        || dma1_ch_2_tc_wen
                                                                                               
1889       						`endif
           						      
1890                                                                                               ) ? 1'b1 : ch_2_tc);
                                                                                                     <font color = "green">-2-</font>  
                                                                                                     <font color = "green">==></font>  
                                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1891       assign ch_2_abt_nxt 	= (ch_status_w_sel && wdata[10]) ? 1'b0 : ((ch_abort_sel & wdata[2] & ch_2_en) ? 1'b1 : ch_2_abt);
                               	                                 <font color = "green">-1-</font>                                           <font color = "green">-2-</font>   
                               	                                 <font color = "green">==></font>                                           <font color = "green">==></font>   
                               	                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1892       assign ch_2_err_nxt 	= (ch_status_w_sel && wdata[2]) ? 1'b0 : ((dma0_ch_2_err_wen
                               	                                <font color = "green">-1-</font>  
                               	                                <font color = "green">==></font>  
1893       						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
           						                                       
1894                                                                        || dma1_ch_2_err_wen
                                                                                                
1895       						`endif
           						      
1896                                                                                                ) ? 1'b1 : ch_2_err);
                                                                                                      <font color = "green">-2-</font>  
                                                                                                      <font color = "green">==></font>  
                                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1897       assign ch_2_int_nxt 	= ((!ch_2_tc_nxt) && (!ch_2_abt_nxt) && (!ch_2_err_nxt)) ? 1'b0 : ((dma0_ch_2_int_wen
                               	                                                         <font color = "green">-1-</font>  
                               	                                                         <font color = "green">==></font>  
1898       						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
           						                                       
1899                                                                                                || dma1_ch_2_int_wen
                                                                                                                        
1900       						`endif
           						      
1901                                                                                                ) ? 1'b1 : ch_2_int);
                                                                                                      <font color = "green">-2-</font>  
                                                                                                      <font color = "green">==></font>  
                                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1919       assign ch_3_tc_nxt 	= (ch_status_w_sel && wdata[19]) ? 1'b0 : ((dma0_ch_3_tc_wen
                              	                                 <font color = "green">-1-</font>  
                              	                                 <font color = "green">==></font>  
1920       						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
           						                                       
1921                                                                        || dma1_ch_3_tc_wen
                                                                                               
1922       						`endif
           						      
1923                                                                                               ) ? 1'b1 : ch_3_tc);
                                                                                                     <font color = "green">-2-</font>  
                                                                                                     <font color = "green">==></font>  
                                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1924       assign ch_3_abt_nxt 	= (ch_status_w_sel && wdata[11]) ? 1'b0 : ((ch_abort_sel & wdata[3] & ch_3_en) ? 1'b1 : ch_3_abt);
                               	                                 <font color = "green">-1-</font>                                           <font color = "green">-2-</font>   
                               	                                 <font color = "green">==></font>                                           <font color = "green">==></font>   
                               	                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1925       assign ch_3_err_nxt 	= (ch_status_w_sel && wdata[3]) ? 1'b0 : ((dma0_ch_3_err_wen
                               	                                <font color = "green">-1-</font>  
                               	                                <font color = "green">==></font>  
1926       						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
           						                                       
1927                                                                        || dma1_ch_3_err_wen
                                                                                                
1928       						`endif
           						      
1929                                                                                                ) ? 1'b1 : ch_3_err);
                                                                                                      <font color = "green">-2-</font>  
                                                                                                      <font color = "green">==></font>  
                                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1930       assign ch_3_int_nxt 	= ((!ch_3_tc_nxt) && (!ch_3_abt_nxt) && (!ch_3_err_nxt)) ? 1'b0 : ((dma0_ch_3_int_wen
                               	                                                         <font color = "green">-1-</font>  
                               	                                                         <font color = "green">==></font>  
1931       						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
           						                                       
1932                                                                                                || dma1_ch_3_int_wen
                                                                                                                        
1933       						`endif
           						      
1934                                                                                                ) ? 1'b1 : ch_3_int);
                                                                                                      <font color = "green">-2-</font>  
                                                                                                      <font color = "green">==></font>  
                                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1952       assign ch_4_tc_nxt 	= (ch_status_w_sel && wdata[20]) ? 1'b0 : ((dma0_ch_4_tc_wen
                              	                                 <font color = "green">-1-</font>  
                              	                                 <font color = "green">==></font>  
1953       						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
           						                                       
1954                                                                        || dma1_ch_4_tc_wen
                                                                                               
1955       						`endif
           						      
1956                                                                                               ) ? 1'b1 : ch_4_tc);
                                                                                                     <font color = "green">-2-</font>  
                                                                                                     <font color = "green">==></font>  
                                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1957       assign ch_4_abt_nxt 	= (ch_status_w_sel && wdata[12]) ? 1'b0 : ((ch_abort_sel & wdata[4] & ch_4_en) ? 1'b1 : ch_4_abt);
                               	                                 <font color = "green">-1-</font>                                           <font color = "green">-2-</font>   
                               	                                 <font color = "green">==></font>                                           <font color = "green">==></font>   
                               	                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1958       assign ch_4_err_nxt 	= (ch_status_w_sel && wdata[4]) ? 1'b0 : ((dma0_ch_4_err_wen
                               	                                <font color = "green">-1-</font>  
                               	                                <font color = "green">==></font>  
1959       						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
           						                                       
1960                                                                        || dma1_ch_4_err_wen
                                                                                                
1961       						`endif
           						      
1962                                                                                                ) ? 1'b1 : ch_4_err);
                                                                                                      <font color = "green">-2-</font>  
                                                                                                      <font color = "green">==></font>  
                                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1963       assign ch_4_int_nxt 	= ((!ch_4_tc_nxt) && (!ch_4_abt_nxt) && (!ch_4_err_nxt)) ? 1'b0 : ((dma0_ch_4_int_wen
                               	                                                         <font color = "green">-1-</font>  
                               	                                                         <font color = "green">==></font>  
1964       						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
           						                                       
1965                                                                                                || dma1_ch_4_int_wen
                                                                                                                        
1966       						`endif
           						      
1967                                                                                                ) ? 1'b1 : ch_4_int);
                                                                                                      <font color = "green">-2-</font>  
                                                                                                      <font color = "green">==></font>  
                                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1985       assign ch_5_tc_nxt 	= (ch_status_w_sel && wdata[21]) ? 1'b0 : ((dma0_ch_5_tc_wen
                              	                                 <font color = "green">-1-</font>  
                              	                                 <font color = "green">==></font>  
1986       						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
           						                                       
1987                                                                        || dma1_ch_5_tc_wen
                                                                                               
1988       						`endif
           						      
1989                                                                                               ) ? 1'b1 : ch_5_tc);
                                                                                                     <font color = "green">-2-</font>  
                                                                                                     <font color = "green">==></font>  
                                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1990       assign ch_5_abt_nxt 	= (ch_status_w_sel && wdata[13]) ? 1'b0 : ((ch_abort_sel & wdata[5] & ch_5_en) ? 1'b1 : ch_5_abt);
                               	                                 <font color = "green">-1-</font>                                           <font color = "green">-2-</font>   
                               	                                 <font color = "green">==></font>                                           <font color = "green">==></font>   
                               	                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1991       assign ch_5_err_nxt 	= (ch_status_w_sel && wdata[5]) ? 1'b0 : ((dma0_ch_5_err_wen
                               	                                <font color = "green">-1-</font>  
                               	                                <font color = "green">==></font>  
1992       						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
           						                                       
1993                                                                        || dma1_ch_5_err_wen
                                                                                                
1994       						`endif
           						      
1995                                                                                                ) ? 1'b1 : ch_5_err);
                                                                                                      <font color = "green">-2-</font>  
                                                                                                      <font color = "green">==></font>  
                                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1996       assign ch_5_int_nxt 	= ((!ch_5_tc_nxt) && (!ch_5_abt_nxt) && (!ch_5_err_nxt)) ? 1'b0 : ((dma0_ch_5_int_wen
                               	                                                         <font color = "green">-1-</font>  
                               	                                                         <font color = "green">==></font>  
1997       						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
           						                                       
1998                                                                                                || dma1_ch_5_int_wen
                                                                                                                        
1999       						`endif
           						      
2000                                                                                                ) ? 1'b1 : ch_5_int);
                                                                                                      <font color = "green">-2-</font>  
                                                                                                      <font color = "green">==></font>  
                                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2018       assign ch_6_tc_nxt 	= (ch_status_w_sel && wdata[22]) ? 1'b0 : ((dma0_ch_6_tc_wen
                              	                                 <font color = "green">-1-</font>  
                              	                                 <font color = "green">==></font>  
2019       						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
           						                                       
2020                                                                        || dma1_ch_6_tc_wen
                                                                                               
2021       						`endif
           						      
2022                                                                                               ) ? 1'b1 : ch_6_tc);
                                                                                                     <font color = "green">-2-</font>  
                                                                                                     <font color = "green">==></font>  
                                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2023       assign ch_6_abt_nxt 	= (ch_status_w_sel && wdata[14]) ? 1'b0 : ((ch_abort_sel & wdata[6] & ch_6_en) ? 1'b1 : ch_6_abt);
                               	                                 <font color = "green">-1-</font>                                           <font color = "green">-2-</font>   
                               	                                 <font color = "green">==></font>                                           <font color = "green">==></font>   
                               	                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2024       assign ch_6_err_nxt 	= (ch_status_w_sel && wdata[6]) ? 1'b0 : ((dma0_ch_6_err_wen
                               	                                <font color = "green">-1-</font>  
                               	                                <font color = "green">==></font>  
2025       						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
           						                                       
2026                                                                        || dma1_ch_6_err_wen
                                                                                                
2027       						`endif
           						      
2028                                                                                                ) ? 1'b1 : ch_6_err);
                                                                                                      <font color = "green">-2-</font>  
                                                                                                      <font color = "green">==></font>  
                                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2029       assign ch_6_int_nxt 	= ((!ch_6_tc_nxt) && (!ch_6_abt_nxt) && (!ch_6_err_nxt)) ? 1'b0 : ((dma0_ch_6_int_wen
                               	                                                         <font color = "green">-1-</font>  
                               	                                                         <font color = "green">==></font>  
2030       						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
           						                                       
2031                                                                                                || dma1_ch_6_int_wen
                                                                                                                        
2032       						`endif
           						      
2033                                                                                                ) ? 1'b1 : ch_6_int);
                                                                                                      <font color = "green">-2-</font>  
                                                                                                      <font color = "green">==></font>  
                                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2051       assign ch_7_tc_nxt 	= (ch_status_w_sel && wdata[23]) ? 1'b0 : ((dma0_ch_7_tc_wen
                              	                                 <font color = "green">-1-</font>  
                              	                                 <font color = "green">==></font>  
2052       						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
           						                                       
2053                                                                        || dma1_ch_7_tc_wen
                                                                                               
2054       						`endif
           						      
2055                                                                                               ) ? 1'b1 : ch_7_tc);
                                                                                                     <font color = "green">-2-</font>  
                                                                                                     <font color = "green">==></font>  
                                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2056       assign ch_7_abt_nxt 	= (ch_status_w_sel && wdata[15]) ? 1'b0 : ((ch_abort_sel & wdata[7] & ch_7_en) ? 1'b1 : ch_7_abt);
                               	                                 <font color = "green">-1-</font>                                           <font color = "green">-2-</font>   
                               	                                 <font color = "green">==></font>                                           <font color = "green">==></font>   
                               	                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2057       assign ch_7_err_nxt 	= (ch_status_w_sel && wdata[7]) ? 1'b0 : ((dma0_ch_7_err_wen
                               	                                <font color = "green">-1-</font>  
                               	                                <font color = "green">==></font>  
2058       						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
           						                                       
2059                                                                        || dma1_ch_7_err_wen
                                                                                                
2060       						`endif
           						      
2061                                                                                                ) ? 1'b1 : ch_7_err);
                                                                                                      <font color = "green">-2-</font>  
                                                                                                      <font color = "green">==></font>  
                                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2062       assign ch_7_int_nxt 	= ((!ch_7_tc_nxt) && (!ch_7_abt_nxt) && (!ch_7_err_nxt)) ? 1'b0 : ((dma0_ch_7_int_wen
                               	                                                         <font color = "green">-1-</font>  
                               	                                                         <font color = "green">==></font>  
2063       						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
           						                                       
2064                                                                                                || dma1_ch_7_int_wen
                                                                                                                        
2065       						`endif
           						      
2066                                                                                                ) ? 1'b1 : ch_7_int);
                                                                                                      <font color = "green">-2-</font>  
                                                                                                      <font color = "green">==></font>  
                                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1636       	if (~aresetn) begin
           	<font color = "green">-1-</font>  
1637       		rd_cmd_valid_d1 <= 1'b0;
           <font color = "green">		==></font>
1638       	end
1639       	else begin
1640       		rd_cmd_valid_d1 <= rd_cmd_valid;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1837       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
1838       		ch_0_tc		<= 1'b0;
           <font color = "green">		==></font>
1839       		ch_0_abt	<= 1'b0;
1840       		ch_0_err	<= 1'b0;
1841       		ch_0_int	<= 1'b0;
1842       	end
1843       	else begin
1844       		ch_0_tc		<= ch_0_tc_nxt;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1870       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
1871       		ch_1_tc		<= 1'b0;
           <font color = "green">		==></font>
1872       		ch_1_abt	<= 1'b0;
1873       		ch_1_err	<= 1'b0;
1874       		ch_1_int	<= 1'b0;
1875       	end
1876       	else begin
1877       		ch_1_tc		<= ch_1_tc_nxt;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1903       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
1904       		ch_2_tc		<= 1'b0;
           <font color = "green">		==></font>
1905       		ch_2_abt	<= 1'b0;
1906       		ch_2_err	<= 1'b0;
1907       		ch_2_int	<= 1'b0;
1908       	end
1909       	else begin
1910       		ch_2_tc		<= ch_2_tc_nxt;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1936       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
1937       		ch_3_tc		<= 1'b0;
           <font color = "green">		==></font>
1938       		ch_3_abt	<= 1'b0;
1939       		ch_3_err	<= 1'b0;
1940       		ch_3_int	<= 1'b0;
1941       	end
1942       	else begin
1943       		ch_3_tc		<= ch_3_tc_nxt;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1969       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
1970       		ch_4_tc		<= 1'b0;
           <font color = "green">		==></font>
1971       		ch_4_abt	<= 1'b0;
1972       		ch_4_err	<= 1'b0;
1973       		ch_4_int	<= 1'b0;
1974       	end
1975       	else begin
1976       		ch_4_tc		<= ch_4_tc_nxt;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2002       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2003       		ch_5_tc		<= 1'b0;
           <font color = "green">		==></font>
2004       		ch_5_abt	<= 1'b0;
2005       		ch_5_err	<= 1'b0;
2006       		ch_5_int	<= 1'b0;
2007       	end
2008       	else begin
2009       		ch_5_tc		<= ch_5_tc_nxt;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2035       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2036       		ch_6_tc		<= 1'b0;
           <font color = "green">		==></font>
2037       		ch_6_abt	<= 1'b0;
2038       		ch_6_err	<= 1'b0;
2039       		ch_6_int	<= 1'b0;
2040       	end
2041       	else begin
2042       		ch_6_tc		<= ch_6_tc_nxt;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2068       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2069       		ch_7_tc		<= 1'b0;
           <font color = "green">		==></font>
2070       		ch_7_abt	<= 1'b0;
2071       		ch_7_err	<= 1'b0;
2072       		ch_7_int	<= 1'b0;
2073       	end
2074       	else begin
2075       		ch_7_tc		<= ch_7_tc_nxt;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2094       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2095       		ch_0_int_tc_mask	<= 1'b0;
           <font color = "green">		==></font>
2096       		ch_0_int_err_mask	<= 1'b0;
2097       		ch_0_int_abt_mask	<= 1'b0;
2098       		ch_0_dst_req_sel	<= 4'b0;
2099       		ch_0_src_req_sel	<= 4'b0;
2100       		ch_0_dst_addr_ctl	<= 2'b0;
2101       		ch_0_src_addr_ctl	<= 2'b0;
2102       		ch_0_dst_mode		<= 1'b0;
2103       		ch_0_src_mode		<= 1'b0;
2104       		ch_0_dst_width		<= 3'b0;
2105       		ch_0_src_width		<= 3'b0;
2106       		ch_0_src_burst_size	<= 4'b0;
2107       		ch_0_priority		<= 1'b0;
2108       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2109       		ch_0_dst_bus_inf_idx	<= 1'b0;
2110       		ch_0_src_bus_inf_idx	<= 1'b0;
2111       `endif
2112       	end
2113       	else if (ch_0_ctl_w_sel) begin
           	     <font color = "green">-2-</font>  
2114       		ch_0_int_tc_mask	<= wdata[1];
           <font color = "green">		==></font>
2115       		ch_0_int_err_mask	<= wdata[2];
2116       		ch_0_int_abt_mask	<= wdata[3];
2117       		ch_0_dst_req_sel	<= wdata[7:4];
2118       		ch_0_src_req_sel	<= wdata[11:8];
2119       		ch_0_dst_addr_ctl	<= wdata[13:12];
2120       		ch_0_src_addr_ctl	<= wdata[15:14];
2121       		ch_0_dst_mode		<= wdata[16];
2122       		ch_0_src_mode		<= wdata[17];
2123       		ch_0_dst_width		<= wdata[20:18];
2124       		ch_0_src_width		<= wdata[23:21];
2125       		ch_0_src_burst_size	<= wdata[27:24];
2126       		ch_0_priority		<= wdata[29];
2127       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2128       		ch_0_dst_bus_inf_idx	<= wdata[30];
2129       		ch_0_src_bus_inf_idx	<= wdata[31];
2130       `endif
2131       	end
2132       	else if (dma0_ch_0_ctl_wen) begin
           	     <font color = "green">-3-</font>  
2133       		ch_0_int_tc_mask	<= dma0_ch_ctl_wdata[1];
           <font color = "green">		==></font>
2134       		ch_0_int_err_mask	<= dma0_ch_ctl_wdata[2];
2135       		ch_0_int_abt_mask	<= dma0_ch_ctl_wdata[3];
2136       		ch_0_dst_req_sel	<= dma0_ch_ctl_wdata[7:4];
2137       		ch_0_src_req_sel	<= dma0_ch_ctl_wdata[11:8];
2138       		ch_0_dst_addr_ctl	<= dma0_ch_ctl_wdata[13:12];
2139       		ch_0_src_addr_ctl	<= dma0_ch_ctl_wdata[15:14];
2140       		ch_0_dst_mode		<= dma0_ch_ctl_wdata[16];
2141       		ch_0_src_mode		<= dma0_ch_ctl_wdata[17];
2142       		ch_0_dst_width		<= dma0_ch_ctl_wdata[20:18];
2143       		ch_0_src_width		<= dma0_ch_ctl_wdata[23:21];
2144       		ch_0_src_burst_size	<= dma0_ch_ctl_wdata[27:24];
2145       		ch_0_priority		<= dma0_ch_ctl_wdata_pri;
2146       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2147       		ch_0_dst_bus_inf_idx	<= dma0_ch_ctl_wdata_idx[0];
2148       		ch_0_src_bus_inf_idx	<= dma0_ch_ctl_wdata_idx[1];
2149       `endif
2150       	end
2151       `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2152       	else if (dma1_ch_0_ctl_wen) begin
           	     <font color = "red">-4-</font>  
2153       		ch_0_int_tc_mask	<= dma1_ch_ctl_wdata[1];
           <font color = "red">		==></font>
2154       		ch_0_int_err_mask	<= dma1_ch_ctl_wdata[2];
2155       		ch_0_int_abt_mask	<= dma1_ch_ctl_wdata[3];
2156       		ch_0_dst_req_sel	<= dma1_ch_ctl_wdata[7:4];
2157       		ch_0_src_req_sel	<= dma1_ch_ctl_wdata[11:8];
2158       		ch_0_dst_addr_ctl	<= dma1_ch_ctl_wdata[13:12];
2159       		ch_0_src_addr_ctl	<= dma1_ch_ctl_wdata[15:14];
2160       		ch_0_dst_mode		<= dma1_ch_ctl_wdata[16];
2161       		ch_0_src_mode		<= dma1_ch_ctl_wdata[17];
2162       		ch_0_dst_width		<= dma1_ch_ctl_wdata[20:18];
2163       		ch_0_src_width		<= dma1_ch_ctl_wdata[23:21];
2164       		ch_0_src_burst_size	<= dma1_ch_ctl_wdata[27:24];
2165       		ch_0_priority		<= dma1_ch_ctl_wdata_pri;
2166       	 `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2167       		ch_0_dst_bus_inf_idx	<= dma1_ch_ctl_wdata_idx[0];
2168       		ch_0_src_bus_inf_idx	<= dma1_ch_ctl_wdata_idx[1];
2169       	 `endif
2170       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2174       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2175       		ch_0_en			<= 1'b0;
           <font color = "green">		==></font>
2176       	end
2177       	else if (ch_0_ctl_w_sel) begin
           	     <font color = "green">-2-</font>  
2178       		ch_0_en			<= wdata[0];
           <font color = "green">		==></font>
2179       	end
2180       	else if (dma0_ch_0_en_wen | dma_soft_reset) begin
           	     <font color = "green">-3-</font>  
2181       		ch_0_en			<= 1'b0;
           <font color = "green">		==></font>
2182       	end
2183       `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2184       	else if (dma1_ch_0_en_wen) begin
           	     <font color = "red">-4-</font>  
2185       		ch_0_en			<= 1'b0;
           <font color = "red">		==></font>
2186       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2191       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2192       		ch_0_tts	<= {`ATCDMAC300_TTS_WIDTH{1'b0}};
           <font color = "green">		==></font>
2193       	end
2194       	else if (ch_0_tts_w_sel) begin
           	     <font color = "green">-2-</font>  
2195       		ch_0_tts 	<= wdata[(`ATCDMAC300_TTS_WIDTH-1):0];
           <font color = "green">		==></font>
2196       	end
2197       	else if (dma0_ch_0_tts_wen) begin
           	     <font color = "green">-3-</font>  
2198       		ch_0_tts 	<= dma0_ch_tts_wdata;
           <font color = "green">		==></font>
2199       	end
2200       `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2201       	else if (dma1_ch_0_tts_wen) begin
           	     <font color = "red">-4-</font>  
2202       		ch_0_tts 	<= dma1_ch_tts_wdata;
           <font color = "red">		==></font>
2203       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2216       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2217       		ch_1_int_tc_mask	<= 1'b0;
           <font color = "green">		==></font>
2218       		ch_1_int_err_mask	<= 1'b0;
2219       		ch_1_int_abt_mask	<= 1'b0;
2220       		ch_1_dst_req_sel	<= 4'b0;
2221       		ch_1_src_req_sel	<= 4'b0;
2222       		ch_1_dst_addr_ctl	<= 2'b0;
2223       		ch_1_src_addr_ctl	<= 2'b0;
2224       		ch_1_dst_mode		<= 1'b0;
2225       		ch_1_src_mode		<= 1'b0;
2226       		ch_1_dst_width		<= 3'b0;
2227       		ch_1_src_width		<= 3'b0;
2228       		ch_1_src_burst_size	<= 4'b0;
2229       		ch_1_priority		<= 1'b0;
2230       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2231       		ch_1_dst_bus_inf_idx	<= 1'b0;
2232       		ch_1_src_bus_inf_idx	<= 1'b0;
2233       `endif
2234       	end
2235       	else if (ch_1_ctl_w_sel) begin
           	     <font color = "green">-2-</font>  
2236       		ch_1_int_tc_mask	<= wdata[1];
           <font color = "green">		==></font>
2237       		ch_1_int_err_mask	<= wdata[2];
2238       		ch_1_int_abt_mask	<= wdata[3];
2239       		ch_1_dst_req_sel	<= wdata[7:4];
2240       		ch_1_src_req_sel	<= wdata[11:8];
2241       		ch_1_dst_addr_ctl	<= wdata[13:12];
2242       		ch_1_src_addr_ctl	<= wdata[15:14];
2243       		ch_1_dst_mode		<= wdata[16];
2244       		ch_1_src_mode		<= wdata[17];
2245       		ch_1_dst_width		<= wdata[20:18];
2246       		ch_1_src_width		<= wdata[23:21];
2247       		ch_1_src_burst_size	<= wdata[27:24];
2248       		ch_1_priority		<= wdata[29];
2249       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2250       		ch_1_dst_bus_inf_idx	<= wdata[30];
2251       		ch_1_src_bus_inf_idx	<= wdata[31];
2252       `endif
2253       	end
2254       	else if (dma0_ch_1_ctl_wen) begin
           	     <font color = "green">-3-</font>  
2255       		ch_1_int_tc_mask	<= dma0_ch_ctl_wdata[1];
           <font color = "green">		==></font>
2256       		ch_1_int_err_mask	<= dma0_ch_ctl_wdata[2];
2257       		ch_1_int_abt_mask	<= dma0_ch_ctl_wdata[3];
2258       		ch_1_dst_req_sel	<= dma0_ch_ctl_wdata[7:4];
2259       		ch_1_src_req_sel	<= dma0_ch_ctl_wdata[11:8];
2260       		ch_1_dst_addr_ctl	<= dma0_ch_ctl_wdata[13:12];
2261       		ch_1_src_addr_ctl	<= dma0_ch_ctl_wdata[15:14];
2262       		ch_1_dst_mode		<= dma0_ch_ctl_wdata[16];
2263       		ch_1_src_mode		<= dma0_ch_ctl_wdata[17];
2264       		ch_1_dst_width		<= dma0_ch_ctl_wdata[20:18];
2265       		ch_1_src_width		<= dma0_ch_ctl_wdata[23:21];
2266       		ch_1_src_burst_size	<= dma0_ch_ctl_wdata[27:24];
2267       		ch_1_priority		<= dma0_ch_ctl_wdata_pri;
2268       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2269       		ch_1_dst_bus_inf_idx	<= dma0_ch_ctl_wdata_idx[0];
2270       		ch_1_src_bus_inf_idx	<= dma0_ch_ctl_wdata_idx[1];
2271       `endif
2272       	end
2273       `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2274       	else if (dma1_ch_1_ctl_wen) begin
           	     <font color = "red">-4-</font>  
2275       		ch_1_int_tc_mask	<= dma1_ch_ctl_wdata[1];
           <font color = "red">		==></font>
2276       		ch_1_int_err_mask	<= dma1_ch_ctl_wdata[2];
2277       		ch_1_int_abt_mask	<= dma1_ch_ctl_wdata[3];
2278       		ch_1_dst_req_sel	<= dma1_ch_ctl_wdata[7:4];
2279       		ch_1_src_req_sel	<= dma1_ch_ctl_wdata[11:8];
2280       		ch_1_dst_addr_ctl	<= dma1_ch_ctl_wdata[13:12];
2281       		ch_1_src_addr_ctl	<= dma1_ch_ctl_wdata[15:14];
2282       		ch_1_dst_mode		<= dma1_ch_ctl_wdata[16];
2283       		ch_1_src_mode		<= dma1_ch_ctl_wdata[17];
2284       		ch_1_dst_width		<= dma1_ch_ctl_wdata[20:18];
2285       		ch_1_src_width		<= dma1_ch_ctl_wdata[23:21];
2286       		ch_1_src_burst_size	<= dma1_ch_ctl_wdata[27:24];
2287       		ch_1_priority		<= dma1_ch_ctl_wdata_pri;
2288       	 `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2289       		ch_1_dst_bus_inf_idx	<= dma1_ch_ctl_wdata_idx[0];
2290       		ch_1_src_bus_inf_idx	<= dma1_ch_ctl_wdata_idx[1];
2291       	 `endif
2292       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2296       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2297       		ch_1_en			<= 1'b0;
           <font color = "green">		==></font>
2298       	end
2299       	else if (ch_1_ctl_w_sel) begin
           	     <font color = "green">-2-</font>  
2300       		ch_1_en			<= wdata[0];
           <font color = "green">		==></font>
2301       	end
2302       	else if (dma0_ch_1_en_wen | dma_soft_reset) begin
           	     <font color = "green">-3-</font>  
2303       		ch_1_en			<= 1'b0;
           <font color = "green">		==></font>
2304       	end
2305       `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2306       	else if (dma1_ch_1_en_wen) begin
           	     <font color = "red">-4-</font>  
2307       		ch_1_en			<= 1'b0;
           <font color = "red">		==></font>
2308       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2313       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2314       		ch_1_tts	<= {`ATCDMAC300_TTS_WIDTH{1'b0}};
           <font color = "green">		==></font>
2315       	end
2316       	else if (ch_1_tts_w_sel) begin
           	     <font color = "green">-2-</font>  
2317       		ch_1_tts 	<= wdata[(`ATCDMAC300_TTS_WIDTH-1):0];
           <font color = "green">		==></font>
2318       	end
2319       	else if (dma0_ch_1_tts_wen) begin
           	     <font color = "green">-3-</font>  
2320       		ch_1_tts 	<= dma0_ch_tts_wdata;
           <font color = "green">		==></font>
2321       	end
2322       `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2323       	else if (dma1_ch_1_tts_wen) begin
           	     <font color = "red">-4-</font>  
2324       		ch_1_tts 	<= dma1_ch_tts_wdata;
           <font color = "red">		==></font>
2325       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2338       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2339       		ch_2_int_tc_mask	<= 1'b0;
           <font color = "green">		==></font>
2340       		ch_2_int_err_mask	<= 1'b0;
2341       		ch_2_int_abt_mask	<= 1'b0;
2342       		ch_2_dst_req_sel	<= 4'b0;
2343       		ch_2_src_req_sel	<= 4'b0;
2344       		ch_2_dst_addr_ctl	<= 2'b0;
2345       		ch_2_src_addr_ctl	<= 2'b0;
2346       		ch_2_dst_mode		<= 1'b0;
2347       		ch_2_src_mode		<= 1'b0;
2348       		ch_2_dst_width		<= 3'b0;
2349       		ch_2_src_width		<= 3'b0;
2350       		ch_2_src_burst_size	<= 4'b0;
2351       		ch_2_priority		<= 1'b0;
2352       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2353       		ch_2_dst_bus_inf_idx	<= 1'b0;
2354       		ch_2_src_bus_inf_idx	<= 1'b0;
2355       `endif
2356       	end
2357       	else if (ch_2_ctl_w_sel) begin
           	     <font color = "green">-2-</font>  
2358       		ch_2_int_tc_mask	<= wdata[1];
           <font color = "green">		==></font>
2359       		ch_2_int_err_mask	<= wdata[2];
2360       		ch_2_int_abt_mask	<= wdata[3];
2361       		ch_2_dst_req_sel	<= wdata[7:4];
2362       		ch_2_src_req_sel	<= wdata[11:8];
2363       		ch_2_dst_addr_ctl	<= wdata[13:12];
2364       		ch_2_src_addr_ctl	<= wdata[15:14];
2365       		ch_2_dst_mode		<= wdata[16];
2366       		ch_2_src_mode		<= wdata[17];
2367       		ch_2_dst_width		<= wdata[20:18];
2368       		ch_2_src_width		<= wdata[23:21];
2369       		ch_2_src_burst_size	<= wdata[27:24];
2370       		ch_2_priority		<= wdata[29];
2371       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2372       		ch_2_dst_bus_inf_idx	<= wdata[30];
2373       		ch_2_src_bus_inf_idx	<= wdata[31];
2374       `endif
2375       	end
2376       	else if (dma0_ch_2_ctl_wen) begin
           	     <font color = "green">-3-</font>  
2377       		ch_2_int_tc_mask	<= dma0_ch_ctl_wdata[1];
           <font color = "green">		==></font>
2378       		ch_2_int_err_mask	<= dma0_ch_ctl_wdata[2];
2379       		ch_2_int_abt_mask	<= dma0_ch_ctl_wdata[3];
2380       		ch_2_dst_req_sel	<= dma0_ch_ctl_wdata[7:4];
2381       		ch_2_src_req_sel	<= dma0_ch_ctl_wdata[11:8];
2382       		ch_2_dst_addr_ctl	<= dma0_ch_ctl_wdata[13:12];
2383       		ch_2_src_addr_ctl	<= dma0_ch_ctl_wdata[15:14];
2384       		ch_2_dst_mode		<= dma0_ch_ctl_wdata[16];
2385       		ch_2_src_mode		<= dma0_ch_ctl_wdata[17];
2386       		ch_2_dst_width		<= dma0_ch_ctl_wdata[20:18];
2387       		ch_2_src_width		<= dma0_ch_ctl_wdata[23:21];
2388       		ch_2_src_burst_size	<= dma0_ch_ctl_wdata[27:24];
2389       		ch_2_priority		<= dma0_ch_ctl_wdata_pri;
2390       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2391       		ch_2_dst_bus_inf_idx	<= dma0_ch_ctl_wdata_idx[0];
2392       		ch_2_src_bus_inf_idx	<= dma0_ch_ctl_wdata_idx[1];
2393       `endif
2394       	end
2395       `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2396       	else if (dma1_ch_2_ctl_wen) begin
           	     <font color = "red">-4-</font>  
2397       		ch_2_int_tc_mask	<= dma1_ch_ctl_wdata[1];
           <font color = "red">		==></font>
2398       		ch_2_int_err_mask	<= dma1_ch_ctl_wdata[2];
2399       		ch_2_int_abt_mask	<= dma1_ch_ctl_wdata[3];
2400       		ch_2_dst_req_sel	<= dma1_ch_ctl_wdata[7:4];
2401       		ch_2_src_req_sel	<= dma1_ch_ctl_wdata[11:8];
2402       		ch_2_dst_addr_ctl	<= dma1_ch_ctl_wdata[13:12];
2403       		ch_2_src_addr_ctl	<= dma1_ch_ctl_wdata[15:14];
2404       		ch_2_dst_mode		<= dma1_ch_ctl_wdata[16];
2405       		ch_2_src_mode		<= dma1_ch_ctl_wdata[17];
2406       		ch_2_dst_width		<= dma1_ch_ctl_wdata[20:18];
2407       		ch_2_src_width		<= dma1_ch_ctl_wdata[23:21];
2408       		ch_2_src_burst_size	<= dma1_ch_ctl_wdata[27:24];
2409       		ch_2_priority		<= dma1_ch_ctl_wdata_pri;
2410       	 `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2411       		ch_2_dst_bus_inf_idx	<= dma1_ch_ctl_wdata_idx[0];
2412       		ch_2_src_bus_inf_idx	<= dma1_ch_ctl_wdata_idx[1];
2413       	 `endif
2414       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2418       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2419       		ch_2_en			<= 1'b0;
           <font color = "green">		==></font>
2420       	end
2421       	else if (ch_2_ctl_w_sel) begin
           	     <font color = "green">-2-</font>  
2422       		ch_2_en			<= wdata[0];
           <font color = "green">		==></font>
2423       	end
2424       	else if (dma0_ch_2_en_wen | dma_soft_reset) begin
           	     <font color = "green">-3-</font>  
2425       		ch_2_en			<= 1'b0;
           <font color = "green">		==></font>
2426       	end
2427       `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2428       	else if (dma1_ch_2_en_wen) begin
           	     <font color = "red">-4-</font>  
2429       		ch_2_en			<= 1'b0;
           <font color = "red">		==></font>
2430       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2435       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2436       		ch_2_tts	<= {`ATCDMAC300_TTS_WIDTH{1'b0}};
           <font color = "green">		==></font>
2437       	end
2438       	else if (ch_2_tts_w_sel) begin
           	     <font color = "green">-2-</font>  
2439       		ch_2_tts 	<= wdata[(`ATCDMAC300_TTS_WIDTH-1):0];
           <font color = "green">		==></font>
2440       	end
2441       	else if (dma0_ch_2_tts_wen) begin
           	     <font color = "green">-3-</font>  
2442       		ch_2_tts 	<= dma0_ch_tts_wdata;
           <font color = "green">		==></font>
2443       	end
2444       `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2445       	else if (dma1_ch_2_tts_wen) begin
           	     <font color = "red">-4-</font>  
2446       		ch_2_tts 	<= dma1_ch_tts_wdata;
           <font color = "red">		==></font>
2447       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2460       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2461       		ch_3_int_tc_mask	<= 1'b0;
           <font color = "green">		==></font>
2462       		ch_3_int_err_mask	<= 1'b0;
2463       		ch_3_int_abt_mask	<= 1'b0;
2464       		ch_3_dst_req_sel	<= 4'b0;
2465       		ch_3_src_req_sel	<= 4'b0;
2466       		ch_3_dst_addr_ctl	<= 2'b0;
2467       		ch_3_src_addr_ctl	<= 2'b0;
2468       		ch_3_dst_mode		<= 1'b0;
2469       		ch_3_src_mode		<= 1'b0;
2470       		ch_3_dst_width		<= 3'b0;
2471       		ch_3_src_width		<= 3'b0;
2472       		ch_3_src_burst_size	<= 4'b0;
2473       		ch_3_priority		<= 1'b0;
2474       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2475       		ch_3_dst_bus_inf_idx	<= 1'b0;
2476       		ch_3_src_bus_inf_idx	<= 1'b0;
2477       `endif
2478       	end
2479       	else if (ch_3_ctl_w_sel) begin
           	     <font color = "green">-2-</font>  
2480       		ch_3_int_tc_mask	<= wdata[1];
           <font color = "green">		==></font>
2481       		ch_3_int_err_mask	<= wdata[2];
2482       		ch_3_int_abt_mask	<= wdata[3];
2483       		ch_3_dst_req_sel	<= wdata[7:4];
2484       		ch_3_src_req_sel	<= wdata[11:8];
2485       		ch_3_dst_addr_ctl	<= wdata[13:12];
2486       		ch_3_src_addr_ctl	<= wdata[15:14];
2487       		ch_3_dst_mode		<= wdata[16];
2488       		ch_3_src_mode		<= wdata[17];
2489       		ch_3_dst_width		<= wdata[20:18];
2490       		ch_3_src_width		<= wdata[23:21];
2491       		ch_3_src_burst_size	<= wdata[27:24];
2492       		ch_3_priority		<= wdata[29];
2493       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2494       		ch_3_dst_bus_inf_idx	<= wdata[30];
2495       		ch_3_src_bus_inf_idx	<= wdata[31];
2496       `endif
2497       	end
2498       	else if (dma0_ch_3_ctl_wen) begin
           	     <font color = "green">-3-</font>  
2499       		ch_3_int_tc_mask	<= dma0_ch_ctl_wdata[1];
           <font color = "green">		==></font>
2500       		ch_3_int_err_mask	<= dma0_ch_ctl_wdata[2];
2501       		ch_3_int_abt_mask	<= dma0_ch_ctl_wdata[3];
2502       		ch_3_dst_req_sel	<= dma0_ch_ctl_wdata[7:4];
2503       		ch_3_src_req_sel	<= dma0_ch_ctl_wdata[11:8];
2504       		ch_3_dst_addr_ctl	<= dma0_ch_ctl_wdata[13:12];
2505       		ch_3_src_addr_ctl	<= dma0_ch_ctl_wdata[15:14];
2506       		ch_3_dst_mode		<= dma0_ch_ctl_wdata[16];
2507       		ch_3_src_mode		<= dma0_ch_ctl_wdata[17];
2508       		ch_3_dst_width		<= dma0_ch_ctl_wdata[20:18];
2509       		ch_3_src_width		<= dma0_ch_ctl_wdata[23:21];
2510       		ch_3_src_burst_size	<= dma0_ch_ctl_wdata[27:24];
2511       		ch_3_priority		<= dma0_ch_ctl_wdata_pri;
2512       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2513       		ch_3_dst_bus_inf_idx	<= dma0_ch_ctl_wdata_idx[0];
2514       		ch_3_src_bus_inf_idx	<= dma0_ch_ctl_wdata_idx[1];
2515       `endif
2516       	end
2517       `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2518       	else if (dma1_ch_3_ctl_wen) begin
           	     <font color = "red">-4-</font>  
2519       		ch_3_int_tc_mask	<= dma1_ch_ctl_wdata[1];
           <font color = "red">		==></font>
2520       		ch_3_int_err_mask	<= dma1_ch_ctl_wdata[2];
2521       		ch_3_int_abt_mask	<= dma1_ch_ctl_wdata[3];
2522       		ch_3_dst_req_sel	<= dma1_ch_ctl_wdata[7:4];
2523       		ch_3_src_req_sel	<= dma1_ch_ctl_wdata[11:8];
2524       		ch_3_dst_addr_ctl	<= dma1_ch_ctl_wdata[13:12];
2525       		ch_3_src_addr_ctl	<= dma1_ch_ctl_wdata[15:14];
2526       		ch_3_dst_mode		<= dma1_ch_ctl_wdata[16];
2527       		ch_3_src_mode		<= dma1_ch_ctl_wdata[17];
2528       		ch_3_dst_width		<= dma1_ch_ctl_wdata[20:18];
2529       		ch_3_src_width		<= dma1_ch_ctl_wdata[23:21];
2530       		ch_3_src_burst_size	<= dma1_ch_ctl_wdata[27:24];
2531       		ch_3_priority		<= dma1_ch_ctl_wdata_pri;
2532       	 `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2533       		ch_3_dst_bus_inf_idx	<= dma1_ch_ctl_wdata_idx[0];
2534       		ch_3_src_bus_inf_idx	<= dma1_ch_ctl_wdata_idx[1];
2535       	 `endif
2536       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2540       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2541       		ch_3_en			<= 1'b0;
           <font color = "green">		==></font>
2542       	end
2543       	else if (ch_3_ctl_w_sel) begin
           	     <font color = "green">-2-</font>  
2544       		ch_3_en			<= wdata[0];
           <font color = "green">		==></font>
2545       	end
2546       	else if (dma0_ch_3_en_wen | dma_soft_reset) begin
           	     <font color = "green">-3-</font>  
2547       		ch_3_en			<= 1'b0;
           <font color = "green">		==></font>
2548       	end
2549       `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2550       	else if (dma1_ch_3_en_wen) begin
           	     <font color = "red">-4-</font>  
2551       		ch_3_en			<= 1'b0;
           <font color = "red">		==></font>
2552       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2557       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2558       		ch_3_tts	<= {`ATCDMAC300_TTS_WIDTH{1'b0}};
           <font color = "green">		==></font>
2559       	end
2560       	else if (ch_3_tts_w_sel) begin
           	     <font color = "green">-2-</font>  
2561       		ch_3_tts 	<= wdata[(`ATCDMAC300_TTS_WIDTH-1):0];
           <font color = "green">		==></font>
2562       	end
2563       	else if (dma0_ch_3_tts_wen) begin
           	     <font color = "green">-3-</font>  
2564       		ch_3_tts 	<= dma0_ch_tts_wdata;
           <font color = "green">		==></font>
2565       	end
2566       `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2567       	else if (dma1_ch_3_tts_wen) begin
           	     <font color = "red">-4-</font>  
2568       		ch_3_tts 	<= dma1_ch_tts_wdata;
           <font color = "red">		==></font>
2569       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2582       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2583       		ch_4_int_tc_mask	<= 1'b0;
           <font color = "green">		==></font>
2584       		ch_4_int_err_mask	<= 1'b0;
2585       		ch_4_int_abt_mask	<= 1'b0;
2586       		ch_4_dst_req_sel	<= 4'b0;
2587       		ch_4_src_req_sel	<= 4'b0;
2588       		ch_4_dst_addr_ctl	<= 2'b0;
2589       		ch_4_src_addr_ctl	<= 2'b0;
2590       		ch_4_dst_mode		<= 1'b0;
2591       		ch_4_src_mode		<= 1'b0;
2592       		ch_4_dst_width		<= 3'b0;
2593       		ch_4_src_width		<= 3'b0;
2594       		ch_4_src_burst_size	<= 4'b0;
2595       		ch_4_priority		<= 1'b0;
2596       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2597       		ch_4_dst_bus_inf_idx	<= 1'b0;
2598       		ch_4_src_bus_inf_idx	<= 1'b0;
2599       `endif
2600       	end
2601       	else if (ch_4_ctl_w_sel) begin
           	     <font color = "green">-2-</font>  
2602       		ch_4_int_tc_mask	<= wdata[1];
           <font color = "green">		==></font>
2603       		ch_4_int_err_mask	<= wdata[2];
2604       		ch_4_int_abt_mask	<= wdata[3];
2605       		ch_4_dst_req_sel	<= wdata[7:4];
2606       		ch_4_src_req_sel	<= wdata[11:8];
2607       		ch_4_dst_addr_ctl	<= wdata[13:12];
2608       		ch_4_src_addr_ctl	<= wdata[15:14];
2609       		ch_4_dst_mode		<= wdata[16];
2610       		ch_4_src_mode		<= wdata[17];
2611       		ch_4_dst_width		<= wdata[20:18];
2612       		ch_4_src_width		<= wdata[23:21];
2613       		ch_4_src_burst_size	<= wdata[27:24];
2614       		ch_4_priority		<= wdata[29];
2615       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2616       		ch_4_dst_bus_inf_idx	<= wdata[30];
2617       		ch_4_src_bus_inf_idx	<= wdata[31];
2618       `endif
2619       	end
2620       	else if (dma0_ch_4_ctl_wen) begin
           	     <font color = "green">-3-</font>  
2621       		ch_4_int_tc_mask	<= dma0_ch_ctl_wdata[1];
           <font color = "green">		==></font>
2622       		ch_4_int_err_mask	<= dma0_ch_ctl_wdata[2];
2623       		ch_4_int_abt_mask	<= dma0_ch_ctl_wdata[3];
2624       		ch_4_dst_req_sel	<= dma0_ch_ctl_wdata[7:4];
2625       		ch_4_src_req_sel	<= dma0_ch_ctl_wdata[11:8];
2626       		ch_4_dst_addr_ctl	<= dma0_ch_ctl_wdata[13:12];
2627       		ch_4_src_addr_ctl	<= dma0_ch_ctl_wdata[15:14];
2628       		ch_4_dst_mode		<= dma0_ch_ctl_wdata[16];
2629       		ch_4_src_mode		<= dma0_ch_ctl_wdata[17];
2630       		ch_4_dst_width		<= dma0_ch_ctl_wdata[20:18];
2631       		ch_4_src_width		<= dma0_ch_ctl_wdata[23:21];
2632       		ch_4_src_burst_size	<= dma0_ch_ctl_wdata[27:24];
2633       		ch_4_priority		<= dma0_ch_ctl_wdata_pri;
2634       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2635       		ch_4_dst_bus_inf_idx	<= dma0_ch_ctl_wdata_idx[0];
2636       		ch_4_src_bus_inf_idx	<= dma0_ch_ctl_wdata_idx[1];
2637       `endif
2638       	end
2639       `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2640       	else if (dma1_ch_4_ctl_wen) begin
           	     <font color = "red">-4-</font>  
2641       		ch_4_int_tc_mask	<= dma1_ch_ctl_wdata[1];
           <font color = "red">		==></font>
2642       		ch_4_int_err_mask	<= dma1_ch_ctl_wdata[2];
2643       		ch_4_int_abt_mask	<= dma1_ch_ctl_wdata[3];
2644       		ch_4_dst_req_sel	<= dma1_ch_ctl_wdata[7:4];
2645       		ch_4_src_req_sel	<= dma1_ch_ctl_wdata[11:8];
2646       		ch_4_dst_addr_ctl	<= dma1_ch_ctl_wdata[13:12];
2647       		ch_4_src_addr_ctl	<= dma1_ch_ctl_wdata[15:14];
2648       		ch_4_dst_mode		<= dma1_ch_ctl_wdata[16];
2649       		ch_4_src_mode		<= dma1_ch_ctl_wdata[17];
2650       		ch_4_dst_width		<= dma1_ch_ctl_wdata[20:18];
2651       		ch_4_src_width		<= dma1_ch_ctl_wdata[23:21];
2652       		ch_4_src_burst_size	<= dma1_ch_ctl_wdata[27:24];
2653       		ch_4_priority		<= dma1_ch_ctl_wdata_pri;
2654       	 `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2655       		ch_4_dst_bus_inf_idx	<= dma1_ch_ctl_wdata_idx[0];
2656       		ch_4_src_bus_inf_idx	<= dma1_ch_ctl_wdata_idx[1];
2657       	 `endif
2658       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2662       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2663       		ch_4_en			<= 1'b0;
           <font color = "green">		==></font>
2664       	end
2665       	else if (ch_4_ctl_w_sel) begin
           	     <font color = "green">-2-</font>  
2666       		ch_4_en			<= wdata[0];
           <font color = "green">		==></font>
2667       	end
2668       	else if (dma0_ch_4_en_wen | dma_soft_reset) begin
           	     <font color = "green">-3-</font>  
2669       		ch_4_en			<= 1'b0;
           <font color = "green">		==></font>
2670       	end
2671       `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2672       	else if (dma1_ch_4_en_wen) begin
           	     <font color = "green">-4-</font>  
2673       		ch_4_en			<= 1'b0;
           <font color = "green">		==></font>
2674       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2679       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2680       		ch_4_tts	<= {`ATCDMAC300_TTS_WIDTH{1'b0}};
           <font color = "green">		==></font>
2681       	end
2682       	else if (ch_4_tts_w_sel) begin
           	     <font color = "green">-2-</font>  
2683       		ch_4_tts 	<= wdata[(`ATCDMAC300_TTS_WIDTH-1):0];
           <font color = "green">		==></font>
2684       	end
2685       	else if (dma0_ch_4_tts_wen) begin
           	     <font color = "green">-3-</font>  
2686       		ch_4_tts 	<= dma0_ch_tts_wdata;
           <font color = "green">		==></font>
2687       	end
2688       `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2689       	else if (dma1_ch_4_tts_wen) begin
           	     <font color = "green">-4-</font>  
2690       		ch_4_tts 	<= dma1_ch_tts_wdata;
           <font color = "green">		==></font>
2691       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2704       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2705       		ch_5_int_tc_mask	<= 1'b0;
           <font color = "green">		==></font>
2706       		ch_5_int_err_mask	<= 1'b0;
2707       		ch_5_int_abt_mask	<= 1'b0;
2708       		ch_5_dst_req_sel	<= 4'b0;
2709       		ch_5_src_req_sel	<= 4'b0;
2710       		ch_5_dst_addr_ctl	<= 2'b0;
2711       		ch_5_src_addr_ctl	<= 2'b0;
2712       		ch_5_dst_mode		<= 1'b0;
2713       		ch_5_src_mode		<= 1'b0;
2714       		ch_5_dst_width		<= 3'b0;
2715       		ch_5_src_width		<= 3'b0;
2716       		ch_5_src_burst_size	<= 4'b0;
2717       		ch_5_priority		<= 1'b0;
2718       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2719       		ch_5_dst_bus_inf_idx	<= 1'b0;
2720       		ch_5_src_bus_inf_idx	<= 1'b0;
2721       `endif
2722       	end
2723       	else if (ch_5_ctl_w_sel) begin
           	     <font color = "green">-2-</font>  
2724       		ch_5_int_tc_mask	<= wdata[1];
           <font color = "green">		==></font>
2725       		ch_5_int_err_mask	<= wdata[2];
2726       		ch_5_int_abt_mask	<= wdata[3];
2727       		ch_5_dst_req_sel	<= wdata[7:4];
2728       		ch_5_src_req_sel	<= wdata[11:8];
2729       		ch_5_dst_addr_ctl	<= wdata[13:12];
2730       		ch_5_src_addr_ctl	<= wdata[15:14];
2731       		ch_5_dst_mode		<= wdata[16];
2732       		ch_5_src_mode		<= wdata[17];
2733       		ch_5_dst_width		<= wdata[20:18];
2734       		ch_5_src_width		<= wdata[23:21];
2735       		ch_5_src_burst_size	<= wdata[27:24];
2736       		ch_5_priority		<= wdata[29];
2737       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2738       		ch_5_dst_bus_inf_idx	<= wdata[30];
2739       		ch_5_src_bus_inf_idx	<= wdata[31];
2740       `endif
2741       	end
2742       	else if (dma0_ch_5_ctl_wen) begin
           	     <font color = "green">-3-</font>  
2743       		ch_5_int_tc_mask	<= dma0_ch_ctl_wdata[1];
           <font color = "green">		==></font>
2744       		ch_5_int_err_mask	<= dma0_ch_ctl_wdata[2];
2745       		ch_5_int_abt_mask	<= dma0_ch_ctl_wdata[3];
2746       		ch_5_dst_req_sel	<= dma0_ch_ctl_wdata[7:4];
2747       		ch_5_src_req_sel	<= dma0_ch_ctl_wdata[11:8];
2748       		ch_5_dst_addr_ctl	<= dma0_ch_ctl_wdata[13:12];
2749       		ch_5_src_addr_ctl	<= dma0_ch_ctl_wdata[15:14];
2750       		ch_5_dst_mode		<= dma0_ch_ctl_wdata[16];
2751       		ch_5_src_mode		<= dma0_ch_ctl_wdata[17];
2752       		ch_5_dst_width		<= dma0_ch_ctl_wdata[20:18];
2753       		ch_5_src_width		<= dma0_ch_ctl_wdata[23:21];
2754       		ch_5_src_burst_size	<= dma0_ch_ctl_wdata[27:24];
2755       		ch_5_priority		<= dma0_ch_ctl_wdata_pri;
2756       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2757       		ch_5_dst_bus_inf_idx	<= dma0_ch_ctl_wdata_idx[0];
2758       		ch_5_src_bus_inf_idx	<= dma0_ch_ctl_wdata_idx[1];
2759       `endif
2760       	end
2761       `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2762       	else if (dma1_ch_5_ctl_wen) begin
           	     <font color = "red">-4-</font>  
2763       		ch_5_int_tc_mask	<= dma1_ch_ctl_wdata[1];
           <font color = "red">		==></font>
2764       		ch_5_int_err_mask	<= dma1_ch_ctl_wdata[2];
2765       		ch_5_int_abt_mask	<= dma1_ch_ctl_wdata[3];
2766       		ch_5_dst_req_sel	<= dma1_ch_ctl_wdata[7:4];
2767       		ch_5_src_req_sel	<= dma1_ch_ctl_wdata[11:8];
2768       		ch_5_dst_addr_ctl	<= dma1_ch_ctl_wdata[13:12];
2769       		ch_5_src_addr_ctl	<= dma1_ch_ctl_wdata[15:14];
2770       		ch_5_dst_mode		<= dma1_ch_ctl_wdata[16];
2771       		ch_5_src_mode		<= dma1_ch_ctl_wdata[17];
2772       		ch_5_dst_width		<= dma1_ch_ctl_wdata[20:18];
2773       		ch_5_src_width		<= dma1_ch_ctl_wdata[23:21];
2774       		ch_5_src_burst_size	<= dma1_ch_ctl_wdata[27:24];
2775       		ch_5_priority		<= dma1_ch_ctl_wdata_pri;
2776       	 `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2777       		ch_5_dst_bus_inf_idx	<= dma1_ch_ctl_wdata_idx[0];
2778       		ch_5_src_bus_inf_idx	<= dma1_ch_ctl_wdata_idx[1];
2779       	 `endif
2780       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2784       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2785       		ch_5_en			<= 1'b0;
           <font color = "green">		==></font>
2786       	end
2787       	else if (ch_5_ctl_w_sel) begin
           	     <font color = "green">-2-</font>  
2788       		ch_5_en			<= wdata[0];
           <font color = "green">		==></font>
2789       	end
2790       	else if (dma0_ch_5_en_wen | dma_soft_reset) begin
           	     <font color = "green">-3-</font>  
2791       		ch_5_en			<= 1'b0;
           <font color = "green">		==></font>
2792       	end
2793       `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2794       	else if (dma1_ch_5_en_wen) begin
           	     <font color = "red">-4-</font>  
2795       		ch_5_en			<= 1'b0;
           <font color = "red">		==></font>
2796       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2801       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2802       		ch_5_tts	<= {`ATCDMAC300_TTS_WIDTH{1'b0}};
           <font color = "green">		==></font>
2803       	end
2804       	else if (ch_5_tts_w_sel) begin
           	     <font color = "green">-2-</font>  
2805       		ch_5_tts 	<= wdata[(`ATCDMAC300_TTS_WIDTH-1):0];
           <font color = "green">		==></font>
2806       	end
2807       	else if (dma0_ch_5_tts_wen) begin
           	     <font color = "green">-3-</font>  
2808       		ch_5_tts 	<= dma0_ch_tts_wdata;
           <font color = "green">		==></font>
2809       	end
2810       `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2811       	else if (dma1_ch_5_tts_wen) begin
           	     <font color = "red">-4-</font>  
2812       		ch_5_tts 	<= dma1_ch_tts_wdata;
           <font color = "red">		==></font>
2813       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2826       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2827       		ch_6_int_tc_mask	<= 1'b0;
           <font color = "green">		==></font>
2828       		ch_6_int_err_mask	<= 1'b0;
2829       		ch_6_int_abt_mask	<= 1'b0;
2830       		ch_6_dst_req_sel	<= 4'b0;
2831       		ch_6_src_req_sel	<= 4'b0;
2832       		ch_6_dst_addr_ctl	<= 2'b0;
2833       		ch_6_src_addr_ctl	<= 2'b0;
2834       		ch_6_dst_mode		<= 1'b0;
2835       		ch_6_src_mode		<= 1'b0;
2836       		ch_6_dst_width		<= 3'b0;
2837       		ch_6_src_width		<= 3'b0;
2838       		ch_6_src_burst_size	<= 4'b0;
2839       		ch_6_priority		<= 1'b0;
2840       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2841       		ch_6_dst_bus_inf_idx	<= 1'b0;
2842       		ch_6_src_bus_inf_idx	<= 1'b0;
2843       `endif
2844       	end
2845       	else if (ch_6_ctl_w_sel) begin
           	     <font color = "green">-2-</font>  
2846       		ch_6_int_tc_mask	<= wdata[1];
           <font color = "green">		==></font>
2847       		ch_6_int_err_mask	<= wdata[2];
2848       		ch_6_int_abt_mask	<= wdata[3];
2849       		ch_6_dst_req_sel	<= wdata[7:4];
2850       		ch_6_src_req_sel	<= wdata[11:8];
2851       		ch_6_dst_addr_ctl	<= wdata[13:12];
2852       		ch_6_src_addr_ctl	<= wdata[15:14];
2853       		ch_6_dst_mode		<= wdata[16];
2854       		ch_6_src_mode		<= wdata[17];
2855       		ch_6_dst_width		<= wdata[20:18];
2856       		ch_6_src_width		<= wdata[23:21];
2857       		ch_6_src_burst_size	<= wdata[27:24];
2858       		ch_6_priority		<= wdata[29];
2859       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2860       		ch_6_dst_bus_inf_idx	<= wdata[30];
2861       		ch_6_src_bus_inf_idx	<= wdata[31];
2862       `endif
2863       	end
2864       	else if (dma0_ch_6_ctl_wen) begin
           	     <font color = "green">-3-</font>  
2865       		ch_6_int_tc_mask	<= dma0_ch_ctl_wdata[1];
           <font color = "green">		==></font>
2866       		ch_6_int_err_mask	<= dma0_ch_ctl_wdata[2];
2867       		ch_6_int_abt_mask	<= dma0_ch_ctl_wdata[3];
2868       		ch_6_dst_req_sel	<= dma0_ch_ctl_wdata[7:4];
2869       		ch_6_src_req_sel	<= dma0_ch_ctl_wdata[11:8];
2870       		ch_6_dst_addr_ctl	<= dma0_ch_ctl_wdata[13:12];
2871       		ch_6_src_addr_ctl	<= dma0_ch_ctl_wdata[15:14];
2872       		ch_6_dst_mode		<= dma0_ch_ctl_wdata[16];
2873       		ch_6_src_mode		<= dma0_ch_ctl_wdata[17];
2874       		ch_6_dst_width		<= dma0_ch_ctl_wdata[20:18];
2875       		ch_6_src_width		<= dma0_ch_ctl_wdata[23:21];
2876       		ch_6_src_burst_size	<= dma0_ch_ctl_wdata[27:24];
2877       		ch_6_priority		<= dma0_ch_ctl_wdata_pri;
2878       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2879       		ch_6_dst_bus_inf_idx	<= dma0_ch_ctl_wdata_idx[0];
2880       		ch_6_src_bus_inf_idx	<= dma0_ch_ctl_wdata_idx[1];
2881       `endif
2882       	end
2883       `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2884       	else if (dma1_ch_6_ctl_wen) begin
           	     <font color = "red">-4-</font>  
2885       		ch_6_int_tc_mask	<= dma1_ch_ctl_wdata[1];
           <font color = "red">		==></font>
2886       		ch_6_int_err_mask	<= dma1_ch_ctl_wdata[2];
2887       		ch_6_int_abt_mask	<= dma1_ch_ctl_wdata[3];
2888       		ch_6_dst_req_sel	<= dma1_ch_ctl_wdata[7:4];
2889       		ch_6_src_req_sel	<= dma1_ch_ctl_wdata[11:8];
2890       		ch_6_dst_addr_ctl	<= dma1_ch_ctl_wdata[13:12];
2891       		ch_6_src_addr_ctl	<= dma1_ch_ctl_wdata[15:14];
2892       		ch_6_dst_mode		<= dma1_ch_ctl_wdata[16];
2893       		ch_6_src_mode		<= dma1_ch_ctl_wdata[17];
2894       		ch_6_dst_width		<= dma1_ch_ctl_wdata[20:18];
2895       		ch_6_src_width		<= dma1_ch_ctl_wdata[23:21];
2896       		ch_6_src_burst_size	<= dma1_ch_ctl_wdata[27:24];
2897       		ch_6_priority		<= dma1_ch_ctl_wdata_pri;
2898       	 `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2899       		ch_6_dst_bus_inf_idx	<= dma1_ch_ctl_wdata_idx[0];
2900       		ch_6_src_bus_inf_idx	<= dma1_ch_ctl_wdata_idx[1];
2901       	 `endif
2902       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2906       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2907       		ch_6_en			<= 1'b0;
           <font color = "green">		==></font>
2908       	end
2909       	else if (ch_6_ctl_w_sel) begin
           	     <font color = "green">-2-</font>  
2910       		ch_6_en			<= wdata[0];
           <font color = "green">		==></font>
2911       	end
2912       	else if (dma0_ch_6_en_wen | dma_soft_reset) begin
           	     <font color = "green">-3-</font>  
2913       		ch_6_en			<= 1'b0;
           <font color = "green">		==></font>
2914       	end
2915       `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2916       	else if (dma1_ch_6_en_wen) begin
           	     <font color = "green">-4-</font>  
2917       		ch_6_en			<= 1'b0;
           <font color = "green">		==></font>
2918       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2923       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2924       		ch_6_tts	<= {`ATCDMAC300_TTS_WIDTH{1'b0}};
           <font color = "green">		==></font>
2925       	end
2926       	else if (ch_6_tts_w_sel) begin
           	     <font color = "green">-2-</font>  
2927       		ch_6_tts 	<= wdata[(`ATCDMAC300_TTS_WIDTH-1):0];
           <font color = "green">		==></font>
2928       	end
2929       	else if (dma0_ch_6_tts_wen) begin
           	     <font color = "green">-3-</font>  
2930       		ch_6_tts 	<= dma0_ch_tts_wdata;
           <font color = "green">		==></font>
2931       	end
2932       `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2933       	else if (dma1_ch_6_tts_wen) begin
           	     <font color = "green">-4-</font>  
2934       		ch_6_tts 	<= dma1_ch_tts_wdata;
           <font color = "green">		==></font>
2935       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2948       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2949       		ch_7_int_tc_mask	<= 1'b0;
           <font color = "green">		==></font>
2950       		ch_7_int_err_mask	<= 1'b0;
2951       		ch_7_int_abt_mask	<= 1'b0;
2952       		ch_7_dst_req_sel	<= 4'b0;
2953       		ch_7_src_req_sel	<= 4'b0;
2954       		ch_7_dst_addr_ctl	<= 2'b0;
2955       		ch_7_src_addr_ctl	<= 2'b0;
2956       		ch_7_dst_mode		<= 1'b0;
2957       		ch_7_src_mode		<= 1'b0;
2958       		ch_7_dst_width		<= 3'b0;
2959       		ch_7_src_width		<= 3'b0;
2960       		ch_7_src_burst_size	<= 4'b0;
2961       		ch_7_priority		<= 1'b0;
2962       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2963       		ch_7_dst_bus_inf_idx	<= 1'b0;
2964       		ch_7_src_bus_inf_idx	<= 1'b0;
2965       `endif
2966       	end
2967       	else if (ch_7_ctl_w_sel) begin
           	     <font color = "green">-2-</font>  
2968       		ch_7_int_tc_mask	<= wdata[1];
           <font color = "green">		==></font>
2969       		ch_7_int_err_mask	<= wdata[2];
2970       		ch_7_int_abt_mask	<= wdata[3];
2971       		ch_7_dst_req_sel	<= wdata[7:4];
2972       		ch_7_src_req_sel	<= wdata[11:8];
2973       		ch_7_dst_addr_ctl	<= wdata[13:12];
2974       		ch_7_src_addr_ctl	<= wdata[15:14];
2975       		ch_7_dst_mode		<= wdata[16];
2976       		ch_7_src_mode		<= wdata[17];
2977       		ch_7_dst_width		<= wdata[20:18];
2978       		ch_7_src_width		<= wdata[23:21];
2979       		ch_7_src_burst_size	<= wdata[27:24];
2980       		ch_7_priority		<= wdata[29];
2981       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2982       		ch_7_dst_bus_inf_idx	<= wdata[30];
2983       		ch_7_src_bus_inf_idx	<= wdata[31];
2984       `endif
2985       	end
2986       	else if (dma0_ch_7_ctl_wen) begin
           	     <font color = "green">-3-</font>  
2987       		ch_7_int_tc_mask	<= dma0_ch_ctl_wdata[1];
           <font color = "green">		==></font>
2988       		ch_7_int_err_mask	<= dma0_ch_ctl_wdata[2];
2989       		ch_7_int_abt_mask	<= dma0_ch_ctl_wdata[3];
2990       		ch_7_dst_req_sel	<= dma0_ch_ctl_wdata[7:4];
2991       		ch_7_src_req_sel	<= dma0_ch_ctl_wdata[11:8];
2992       		ch_7_dst_addr_ctl	<= dma0_ch_ctl_wdata[13:12];
2993       		ch_7_src_addr_ctl	<= dma0_ch_ctl_wdata[15:14];
2994       		ch_7_dst_mode		<= dma0_ch_ctl_wdata[16];
2995       		ch_7_src_mode		<= dma0_ch_ctl_wdata[17];
2996       		ch_7_dst_width		<= dma0_ch_ctl_wdata[20:18];
2997       		ch_7_src_width		<= dma0_ch_ctl_wdata[23:21];
2998       		ch_7_src_burst_size	<= dma0_ch_ctl_wdata[27:24];
2999       		ch_7_priority		<= dma0_ch_ctl_wdata_pri;
3000       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3001       		ch_7_dst_bus_inf_idx	<= dma0_ch_ctl_wdata_idx[0];
3002       		ch_7_src_bus_inf_idx	<= dma0_ch_ctl_wdata_idx[1];
3003       `endif
3004       	end
3005       `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3006       	else if (dma1_ch_7_ctl_wen) begin
           	     <font color = "red">-4-</font>  
3007       		ch_7_int_tc_mask	<= dma1_ch_ctl_wdata[1];
           <font color = "red">		==></font>
3008       		ch_7_int_err_mask	<= dma1_ch_ctl_wdata[2];
3009       		ch_7_int_abt_mask	<= dma1_ch_ctl_wdata[3];
3010       		ch_7_dst_req_sel	<= dma1_ch_ctl_wdata[7:4];
3011       		ch_7_src_req_sel	<= dma1_ch_ctl_wdata[11:8];
3012       		ch_7_dst_addr_ctl	<= dma1_ch_ctl_wdata[13:12];
3013       		ch_7_src_addr_ctl	<= dma1_ch_ctl_wdata[15:14];
3014       		ch_7_dst_mode		<= dma1_ch_ctl_wdata[16];
3015       		ch_7_src_mode		<= dma1_ch_ctl_wdata[17];
3016       		ch_7_dst_width		<= dma1_ch_ctl_wdata[20:18];
3017       		ch_7_src_width		<= dma1_ch_ctl_wdata[23:21];
3018       		ch_7_src_burst_size	<= dma1_ch_ctl_wdata[27:24];
3019       		ch_7_priority		<= dma1_ch_ctl_wdata_pri;
3020       	 `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3021       		ch_7_dst_bus_inf_idx	<= dma1_ch_ctl_wdata_idx[0];
3022       		ch_7_src_bus_inf_idx	<= dma1_ch_ctl_wdata_idx[1];
3023       	 `endif
3024       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3028       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
3029       		ch_7_en			<= 1'b0;
           <font color = "green">		==></font>
3030       	end
3031       	else if (ch_7_ctl_w_sel) begin
           	     <font color = "green">-2-</font>  
3032       		ch_7_en			<= wdata[0];
           <font color = "green">		==></font>
3033       	end
3034       	else if (dma0_ch_7_en_wen | dma_soft_reset) begin
           	     <font color = "green">-3-</font>  
3035       		ch_7_en			<= 1'b0;
           <font color = "green">		==></font>
3036       	end
3037       `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3038       	else if (dma1_ch_7_en_wen) begin
           	     <font color = "red">-4-</font>  
3039       		ch_7_en			<= 1'b0;
           <font color = "red">		==></font>
3040       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3045       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
3046       		ch_7_tts	<= {`ATCDMAC300_TTS_WIDTH{1'b0}};
           <font color = "green">		==></font>
3047       	end
3048       	else if (ch_7_tts_w_sel) begin
           	     <font color = "green">-2-</font>  
3049       		ch_7_tts 	<= wdata[(`ATCDMAC300_TTS_WIDTH-1):0];
           <font color = "green">		==></font>
3050       	end
3051       	else if (dma0_ch_7_tts_wen) begin
           	     <font color = "green">-3-</font>  
3052       		ch_7_tts 	<= dma0_ch_tts_wdata;
           <font color = "green">		==></font>
3053       	end
3054       `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3055       	else if (dma1_ch_7_tts_wen) begin
           	     <font color = "red">-4-</font>  
3056       		ch_7_tts 	<= dma1_ch_tts_wdata;
           <font color = "red">		==></font>
3057       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4265       		if (!aresetn) begin
           		<font color = "green">-1-</font>  
4266       			ch_0_src_addr_l	<= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
           <font color = "green">			==></font>
4267       		end
4268       		else if (ch_0_src_addr_w_sel) begin
           		     <font color = "green">-2-</font>  
4269       	 		ch_0_src_addr_l 	<= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
           <font color = "green">	 		==></font>
4270       		end
4271       		else if (dma0_ch_0_src_addr_wen) begin
           		     <font color = "green">-3-</font>  
4272       	 		ch_0_src_addr_l 	<= dma0_ch_src_addr_wdata;
           <font color = "green">	 		==></font>
4273       		end
4274       	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4275       		else if (dma1_ch_0_src_addr_wen) begin
           		     <font color = "red">-4-</font>  
4276       	 		ch_0_src_addr_l 	<= dma1_ch_src_addr_wdata;
           <font color = "red">	 		==></font>
4277       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4282       		if (!aresetn) begin
           		<font color = "green">-1-</font>  
4283       			ch_0_dst_addr_l	<= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
           <font color = "green">			==></font>
4284       		end
4285       		else if (ch_0_dst_addr_w_sel) begin
           		     <font color = "green">-2-</font>  
4286       	 		ch_0_dst_addr_l 	<= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
           <font color = "green">	 		==></font>
4287       		end
4288       		else if (dma0_ch_0_dst_addr_wen) begin
           		     <font color = "green">-3-</font>  
4289       	 		ch_0_dst_addr_l 	<= dma0_ch_dst_addr_wdata;
           <font color = "green">	 		==></font>
4290       		end
4291       	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4292       		else if (dma1_ch_0_dst_addr_wen) begin
           		     <font color = "red">-4-</font>  
4293       	 		ch_0_dst_addr_l 	<= dma1_ch_dst_addr_wdata;
           <font color = "red">	 		==></font>
4294       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4300       		if (!aresetn) begin
           		<font color = "green">-1-</font>  
4301       			ch_0_llp_reg_l		<= {(`ATCDMAC300_ADDR_WIDTH-3){1'b0}};
           <font color = "green">			==></font>
4302       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4303       			ch_0_lld_bus_inf_idx <= 1'b0;
4304       		`endif
4305       		end
4306       		else if (ch_0_llp_w_sel) begin
           		     <font color = "green">-2-</font>  
4307       	 		ch_0_llp_reg_l		<= wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
           <font color = "green">	 		==></font>
4308       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4309       			ch_0_lld_bus_inf_idx <= wdata[0];
4310       		`endif
4311       		end
4312       		else if (dma0_ch_0_llp_wen) begin
           		     <font color = "green">-3-</font>  
4313       	 		ch_0_llp_reg_l		<= dma0_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
           <font color = "green">	 		==></font>
4314       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4315       			ch_0_lld_bus_inf_idx <= dma0_ch_llp_wdata_idx;
4316       		`endif
4317       		end
4318       		`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4319       		else if (dma1_ch_0_llp_wen) begin
           		     <font color = "red">-4-</font>  
4320       	 		ch_0_llp_reg_l		<= dma1_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
           <font color = "red">	 		==></font>
4321       			`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4322       			ch_0_lld_bus_inf_idx <= dma1_ch_llp_wdata_idx;
4323       			`endif
4324       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4342       		if (!aresetn) begin
           		<font color = "green">-1-</font>  
4343       			ch_1_src_addr_l	<= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
           <font color = "green">			==></font>
4344       		end
4345       		else if (ch_1_src_addr_w_sel) begin
           		     <font color = "green">-2-</font>  
4346       	 		ch_1_src_addr_l 	<= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
           <font color = "green">	 		==></font>
4347       		end
4348       		else if (dma0_ch_1_src_addr_wen) begin
           		     <font color = "green">-3-</font>  
4349       	 		ch_1_src_addr_l 	<= dma0_ch_src_addr_wdata;
           <font color = "green">	 		==></font>
4350       		end
4351       	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4352       		else if (dma1_ch_1_src_addr_wen) begin
           		     <font color = "red">-4-</font>  
4353       	 		ch_1_src_addr_l 	<= dma1_ch_src_addr_wdata;
           <font color = "red">	 		==></font>
4354       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4359       		if (!aresetn) begin
           		<font color = "green">-1-</font>  
4360       			ch_1_dst_addr_l	<= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
           <font color = "green">			==></font>
4361       		end
4362       		else if (ch_1_dst_addr_w_sel) begin
           		     <font color = "green">-2-</font>  
4363       	 		ch_1_dst_addr_l 	<= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
           <font color = "green">	 		==></font>
4364       		end
4365       		else if (dma0_ch_1_dst_addr_wen) begin
           		     <font color = "green">-3-</font>  
4366       	 		ch_1_dst_addr_l 	<= dma0_ch_dst_addr_wdata;
           <font color = "green">	 		==></font>
4367       		end
4368       	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4369       		else if (dma1_ch_1_dst_addr_wen) begin
           		     <font color = "red">-4-</font>  
4370       	 		ch_1_dst_addr_l 	<= dma1_ch_dst_addr_wdata;
           <font color = "red">	 		==></font>
4371       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4377       		if (!aresetn) begin
           		<font color = "green">-1-</font>  
4378       			ch_1_llp_reg_l		<= {(`ATCDMAC300_ADDR_WIDTH-3){1'b0}};
           <font color = "green">			==></font>
4379       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4380       			ch_1_lld_bus_inf_idx <= 1'b0;
4381       		`endif
4382       		end
4383       		else if (ch_1_llp_w_sel) begin
           		     <font color = "green">-2-</font>  
4384       	 		ch_1_llp_reg_l		<= wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
           <font color = "green">	 		==></font>
4385       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4386       			ch_1_lld_bus_inf_idx <= wdata[0];
4387       		`endif
4388       		end
4389       		else if (dma0_ch_1_llp_wen) begin
           		     <font color = "green">-3-</font>  
4390       	 		ch_1_llp_reg_l		<= dma0_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
           <font color = "green">	 		==></font>
4391       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4392       			ch_1_lld_bus_inf_idx <= dma0_ch_llp_wdata_idx;
4393       		`endif
4394       		end
4395       		`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4396       		else if (dma1_ch_1_llp_wen) begin
           		     <font color = "red">-4-</font>  
4397       	 		ch_1_llp_reg_l		<= dma1_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
           <font color = "red">	 		==></font>
4398       			`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4399       			ch_1_lld_bus_inf_idx <= dma1_ch_llp_wdata_idx;
4400       			`endif
4401       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4419       		if (!aresetn) begin
           		<font color = "green">-1-</font>  
4420       			ch_2_src_addr_l	<= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
           <font color = "green">			==></font>
4421       		end
4422       		else if (ch_2_src_addr_w_sel) begin
           		     <font color = "green">-2-</font>  
4423       	 		ch_2_src_addr_l 	<= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
           <font color = "green">	 		==></font>
4424       		end
4425       		else if (dma0_ch_2_src_addr_wen) begin
           		     <font color = "green">-3-</font>  
4426       	 		ch_2_src_addr_l 	<= dma0_ch_src_addr_wdata;
           <font color = "green">	 		==></font>
4427       		end
4428       	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4429       		else if (dma1_ch_2_src_addr_wen) begin
           		     <font color = "red">-4-</font>  
4430       	 		ch_2_src_addr_l 	<= dma1_ch_src_addr_wdata;
           <font color = "red">	 		==></font>
4431       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4436       		if (!aresetn) begin
           		<font color = "green">-1-</font>  
4437       			ch_2_dst_addr_l	<= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
           <font color = "green">			==></font>
4438       		end
4439       		else if (ch_2_dst_addr_w_sel) begin
           		     <font color = "green">-2-</font>  
4440       	 		ch_2_dst_addr_l 	<= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
           <font color = "green">	 		==></font>
4441       		end
4442       		else if (dma0_ch_2_dst_addr_wen) begin
           		     <font color = "green">-3-</font>  
4443       	 		ch_2_dst_addr_l 	<= dma0_ch_dst_addr_wdata;
           <font color = "green">	 		==></font>
4444       		end
4445       	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4446       		else if (dma1_ch_2_dst_addr_wen) begin
           		     <font color = "red">-4-</font>  
4447       	 		ch_2_dst_addr_l 	<= dma1_ch_dst_addr_wdata;
           <font color = "red">	 		==></font>
4448       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4454       		if (!aresetn) begin
           		<font color = "green">-1-</font>  
4455       			ch_2_llp_reg_l		<= {(`ATCDMAC300_ADDR_WIDTH-3){1'b0}};
           <font color = "green">			==></font>
4456       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4457       			ch_2_lld_bus_inf_idx <= 1'b0;
4458       		`endif
4459       		end
4460       		else if (ch_2_llp_w_sel) begin
           		     <font color = "green">-2-</font>  
4461       	 		ch_2_llp_reg_l		<= wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
           <font color = "green">	 		==></font>
4462       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4463       			ch_2_lld_bus_inf_idx <= wdata[0];
4464       		`endif
4465       		end
4466       		else if (dma0_ch_2_llp_wen) begin
           		     <font color = "green">-3-</font>  
4467       	 		ch_2_llp_reg_l		<= dma0_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
           <font color = "green">	 		==></font>
4468       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4469       			ch_2_lld_bus_inf_idx <= dma0_ch_llp_wdata_idx;
4470       		`endif
4471       		end
4472       		`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4473       		else if (dma1_ch_2_llp_wen) begin
           		     <font color = "red">-4-</font>  
4474       	 		ch_2_llp_reg_l		<= dma1_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
           <font color = "red">	 		==></font>
4475       			`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4476       			ch_2_lld_bus_inf_idx <= dma1_ch_llp_wdata_idx;
4477       			`endif
4478       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4496       		if (!aresetn) begin
           		<font color = "green">-1-</font>  
4497       			ch_3_src_addr_l	<= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
           <font color = "green">			==></font>
4498       		end
4499       		else if (ch_3_src_addr_w_sel) begin
           		     <font color = "green">-2-</font>  
4500       	 		ch_3_src_addr_l 	<= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
           <font color = "green">	 		==></font>
4501       		end
4502       		else if (dma0_ch_3_src_addr_wen) begin
           		     <font color = "green">-3-</font>  
4503       	 		ch_3_src_addr_l 	<= dma0_ch_src_addr_wdata;
           <font color = "green">	 		==></font>
4504       		end
4505       	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4506       		else if (dma1_ch_3_src_addr_wen) begin
           		     <font color = "red">-4-</font>  
4507       	 		ch_3_src_addr_l 	<= dma1_ch_src_addr_wdata;
           <font color = "red">	 		==></font>
4508       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4513       		if (!aresetn) begin
           		<font color = "green">-1-</font>  
4514       			ch_3_dst_addr_l	<= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
           <font color = "green">			==></font>
4515       		end
4516       		else if (ch_3_dst_addr_w_sel) begin
           		     <font color = "green">-2-</font>  
4517       	 		ch_3_dst_addr_l 	<= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
           <font color = "green">	 		==></font>
4518       		end
4519       		else if (dma0_ch_3_dst_addr_wen) begin
           		     <font color = "green">-3-</font>  
4520       	 		ch_3_dst_addr_l 	<= dma0_ch_dst_addr_wdata;
           <font color = "green">	 		==></font>
4521       		end
4522       	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4523       		else if (dma1_ch_3_dst_addr_wen) begin
           		     <font color = "red">-4-</font>  
4524       	 		ch_3_dst_addr_l 	<= dma1_ch_dst_addr_wdata;
           <font color = "red">	 		==></font>
4525       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4531       		if (!aresetn) begin
           		<font color = "green">-1-</font>  
4532       			ch_3_llp_reg_l		<= {(`ATCDMAC300_ADDR_WIDTH-3){1'b0}};
           <font color = "green">			==></font>
4533       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4534       			ch_3_lld_bus_inf_idx <= 1'b0;
4535       		`endif
4536       		end
4537       		else if (ch_3_llp_w_sel) begin
           		     <font color = "green">-2-</font>  
4538       	 		ch_3_llp_reg_l		<= wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
           <font color = "green">	 		==></font>
4539       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4540       			ch_3_lld_bus_inf_idx <= wdata[0];
4541       		`endif
4542       		end
4543       		else if (dma0_ch_3_llp_wen) begin
           		     <font color = "green">-3-</font>  
4544       	 		ch_3_llp_reg_l		<= dma0_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
           <font color = "green">	 		==></font>
4545       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4546       			ch_3_lld_bus_inf_idx <= dma0_ch_llp_wdata_idx;
4547       		`endif
4548       		end
4549       		`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4550       		else if (dma1_ch_3_llp_wen) begin
           		     <font color = "red">-4-</font>  
4551       	 		ch_3_llp_reg_l		<= dma1_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
           <font color = "red">	 		==></font>
4552       			`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4553       			ch_3_lld_bus_inf_idx <= dma1_ch_llp_wdata_idx;
4554       			`endif
4555       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4573       		if (!aresetn) begin
           		<font color = "green">-1-</font>  
4574       			ch_4_src_addr_l	<= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
           <font color = "green">			==></font>
4575       		end
4576       		else if (ch_4_src_addr_w_sel) begin
           		     <font color = "green">-2-</font>  
4577       	 		ch_4_src_addr_l 	<= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
           <font color = "green">	 		==></font>
4578       		end
4579       		else if (dma0_ch_4_src_addr_wen) begin
           		     <font color = "green">-3-</font>  
4580       	 		ch_4_src_addr_l 	<= dma0_ch_src_addr_wdata;
           <font color = "green">	 		==></font>
4581       		end
4582       	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4583       		else if (dma1_ch_4_src_addr_wen) begin
           		     <font color = "green">-4-</font>  
4584       	 		ch_4_src_addr_l 	<= dma1_ch_src_addr_wdata;
           <font color = "green">	 		==></font>
4585       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4590       		if (!aresetn) begin
           		<font color = "green">-1-</font>  
4591       			ch_4_dst_addr_l	<= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
           <font color = "green">			==></font>
4592       		end
4593       		else if (ch_4_dst_addr_w_sel) begin
           		     <font color = "green">-2-</font>  
4594       	 		ch_4_dst_addr_l 	<= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
           <font color = "green">	 		==></font>
4595       		end
4596       		else if (dma0_ch_4_dst_addr_wen) begin
           		     <font color = "green">-3-</font>  
4597       	 		ch_4_dst_addr_l 	<= dma0_ch_dst_addr_wdata;
           <font color = "green">	 		==></font>
4598       		end
4599       	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4600       		else if (dma1_ch_4_dst_addr_wen) begin
           		     <font color = "green">-4-</font>  
4601       	 		ch_4_dst_addr_l 	<= dma1_ch_dst_addr_wdata;
           <font color = "green">	 		==></font>
4602       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4608       		if (!aresetn) begin
           		<font color = "green">-1-</font>  
4609       			ch_4_llp_reg_l		<= {(`ATCDMAC300_ADDR_WIDTH-3){1'b0}};
           <font color = "green">			==></font>
4610       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4611       			ch_4_lld_bus_inf_idx <= 1'b0;
4612       		`endif
4613       		end
4614       		else if (ch_4_llp_w_sel) begin
           		     <font color = "green">-2-</font>  
4615       	 		ch_4_llp_reg_l		<= wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
           <font color = "green">	 		==></font>
4616       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4617       			ch_4_lld_bus_inf_idx <= wdata[0];
4618       		`endif
4619       		end
4620       		else if (dma0_ch_4_llp_wen) begin
           		     <font color = "green">-3-</font>  
4621       	 		ch_4_llp_reg_l		<= dma0_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
           <font color = "green">	 		==></font>
4622       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4623       			ch_4_lld_bus_inf_idx <= dma0_ch_llp_wdata_idx;
4624       		`endif
4625       		end
4626       		`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4627       		else if (dma1_ch_4_llp_wen) begin
           		     <font color = "red">-4-</font>  
4628       	 		ch_4_llp_reg_l		<= dma1_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
           <font color = "red">	 		==></font>
4629       			`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4630       			ch_4_lld_bus_inf_idx <= dma1_ch_llp_wdata_idx;
4631       			`endif
4632       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4650       		if (!aresetn) begin
           		<font color = "green">-1-</font>  
4651       			ch_5_src_addr_l	<= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
           <font color = "green">			==></font>
4652       		end
4653       		else if (ch_5_src_addr_w_sel) begin
           		     <font color = "green">-2-</font>  
4654       	 		ch_5_src_addr_l 	<= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
           <font color = "green">	 		==></font>
4655       		end
4656       		else if (dma0_ch_5_src_addr_wen) begin
           		     <font color = "green">-3-</font>  
4657       	 		ch_5_src_addr_l 	<= dma0_ch_src_addr_wdata;
           <font color = "green">	 		==></font>
4658       		end
4659       	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4660       		else if (dma1_ch_5_src_addr_wen) begin
           		     <font color = "red">-4-</font>  
4661       	 		ch_5_src_addr_l 	<= dma1_ch_src_addr_wdata;
           <font color = "red">	 		==></font>
4662       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4667       		if (!aresetn) begin
           		<font color = "green">-1-</font>  
4668       			ch_5_dst_addr_l	<= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
           <font color = "green">			==></font>
4669       		end
4670       		else if (ch_5_dst_addr_w_sel) begin
           		     <font color = "green">-2-</font>  
4671       	 		ch_5_dst_addr_l 	<= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
           <font color = "green">	 		==></font>
4672       		end
4673       		else if (dma0_ch_5_dst_addr_wen) begin
           		     <font color = "green">-3-</font>  
4674       	 		ch_5_dst_addr_l 	<= dma0_ch_dst_addr_wdata;
           <font color = "green">	 		==></font>
4675       		end
4676       	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4677       		else if (dma1_ch_5_dst_addr_wen) begin
           		     <font color = "red">-4-</font>  
4678       	 		ch_5_dst_addr_l 	<= dma1_ch_dst_addr_wdata;
           <font color = "red">	 		==></font>
4679       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4685       		if (!aresetn) begin
           		<font color = "green">-1-</font>  
4686       			ch_5_llp_reg_l		<= {(`ATCDMAC300_ADDR_WIDTH-3){1'b0}};
           <font color = "green">			==></font>
4687       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4688       			ch_5_lld_bus_inf_idx <= 1'b0;
4689       		`endif
4690       		end
4691       		else if (ch_5_llp_w_sel) begin
           		     <font color = "green">-2-</font>  
4692       	 		ch_5_llp_reg_l		<= wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
           <font color = "green">	 		==></font>
4693       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4694       			ch_5_lld_bus_inf_idx <= wdata[0];
4695       		`endif
4696       		end
4697       		else if (dma0_ch_5_llp_wen) begin
           		     <font color = "green">-3-</font>  
4698       	 		ch_5_llp_reg_l		<= dma0_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
           <font color = "green">	 		==></font>
4699       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4700       			ch_5_lld_bus_inf_idx <= dma0_ch_llp_wdata_idx;
4701       		`endif
4702       		end
4703       		`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4704       		else if (dma1_ch_5_llp_wen) begin
           		     <font color = "red">-4-</font>  
4705       	 		ch_5_llp_reg_l		<= dma1_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
           <font color = "red">	 		==></font>
4706       			`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4707       			ch_5_lld_bus_inf_idx <= dma1_ch_llp_wdata_idx;
4708       			`endif
4709       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4727       		if (!aresetn) begin
           		<font color = "green">-1-</font>  
4728       			ch_6_src_addr_l	<= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
           <font color = "green">			==></font>
4729       		end
4730       		else if (ch_6_src_addr_w_sel) begin
           		     <font color = "green">-2-</font>  
4731       	 		ch_6_src_addr_l 	<= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
           <font color = "green">	 		==></font>
4732       		end
4733       		else if (dma0_ch_6_src_addr_wen) begin
           		     <font color = "green">-3-</font>  
4734       	 		ch_6_src_addr_l 	<= dma0_ch_src_addr_wdata;
           <font color = "green">	 		==></font>
4735       		end
4736       	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4737       		else if (dma1_ch_6_src_addr_wen) begin
           		     <font color = "green">-4-</font>  
4738       	 		ch_6_src_addr_l 	<= dma1_ch_src_addr_wdata;
           <font color = "green">	 		==></font>
4739       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4744       		if (!aresetn) begin
           		<font color = "green">-1-</font>  
4745       			ch_6_dst_addr_l	<= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
           <font color = "green">			==></font>
4746       		end
4747       		else if (ch_6_dst_addr_w_sel) begin
           		     <font color = "green">-2-</font>  
4748       	 		ch_6_dst_addr_l 	<= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
           <font color = "green">	 		==></font>
4749       		end
4750       		else if (dma0_ch_6_dst_addr_wen) begin
           		     <font color = "green">-3-</font>  
4751       	 		ch_6_dst_addr_l 	<= dma0_ch_dst_addr_wdata;
           <font color = "green">	 		==></font>
4752       		end
4753       	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4754       		else if (dma1_ch_6_dst_addr_wen) begin
           		     <font color = "green">-4-</font>  
4755       	 		ch_6_dst_addr_l 	<= dma1_ch_dst_addr_wdata;
           <font color = "green">	 		==></font>
4756       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4762       		if (!aresetn) begin
           		<font color = "green">-1-</font>  
4763       			ch_6_llp_reg_l		<= {(`ATCDMAC300_ADDR_WIDTH-3){1'b0}};
           <font color = "green">			==></font>
4764       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4765       			ch_6_lld_bus_inf_idx <= 1'b0;
4766       		`endif
4767       		end
4768       		else if (ch_6_llp_w_sel) begin
           		     <font color = "green">-2-</font>  
4769       	 		ch_6_llp_reg_l		<= wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
           <font color = "green">	 		==></font>
4770       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4771       			ch_6_lld_bus_inf_idx <= wdata[0];
4772       		`endif
4773       		end
4774       		else if (dma0_ch_6_llp_wen) begin
           		     <font color = "green">-3-</font>  
4775       	 		ch_6_llp_reg_l		<= dma0_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
           <font color = "green">	 		==></font>
4776       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4777       			ch_6_lld_bus_inf_idx <= dma0_ch_llp_wdata_idx;
4778       		`endif
4779       		end
4780       		`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4781       		else if (dma1_ch_6_llp_wen) begin
           		     <font color = "red">-4-</font>  
4782       	 		ch_6_llp_reg_l		<= dma1_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
           <font color = "red">	 		==></font>
4783       			`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4784       			ch_6_lld_bus_inf_idx <= dma1_ch_llp_wdata_idx;
4785       			`endif
4786       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4804       		if (!aresetn) begin
           		<font color = "green">-1-</font>  
4805       			ch_7_src_addr_l	<= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
           <font color = "green">			==></font>
4806       		end
4807       		else if (ch_7_src_addr_w_sel) begin
           		     <font color = "green">-2-</font>  
4808       	 		ch_7_src_addr_l 	<= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
           <font color = "green">	 		==></font>
4809       		end
4810       		else if (dma0_ch_7_src_addr_wen) begin
           		     <font color = "green">-3-</font>  
4811       	 		ch_7_src_addr_l 	<= dma0_ch_src_addr_wdata;
           <font color = "green">	 		==></font>
4812       		end
4813       	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4814       		else if (dma1_ch_7_src_addr_wen) begin
           		     <font color = "red">-4-</font>  
4815       	 		ch_7_src_addr_l 	<= dma1_ch_src_addr_wdata;
           <font color = "red">	 		==></font>
4816       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4821       		if (!aresetn) begin
           		<font color = "green">-1-</font>  
4822       			ch_7_dst_addr_l	<= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
           <font color = "green">			==></font>
4823       		end
4824       		else if (ch_7_dst_addr_w_sel) begin
           		     <font color = "green">-2-</font>  
4825       	 		ch_7_dst_addr_l 	<= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
           <font color = "green">	 		==></font>
4826       		end
4827       		else if (dma0_ch_7_dst_addr_wen) begin
           		     <font color = "green">-3-</font>  
4828       	 		ch_7_dst_addr_l 	<= dma0_ch_dst_addr_wdata;
           <font color = "green">	 		==></font>
4829       		end
4830       	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4831       		else if (dma1_ch_7_dst_addr_wen) begin
           		     <font color = "red">-4-</font>  
4832       	 		ch_7_dst_addr_l 	<= dma1_ch_dst_addr_wdata;
           <font color = "red">	 		==></font>
4833       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4839       		if (!aresetn) begin
           		<font color = "green">-1-</font>  
4840       			ch_7_llp_reg_l		<= {(`ATCDMAC300_ADDR_WIDTH-3){1'b0}};
           <font color = "green">			==></font>
4841       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4842       			ch_7_lld_bus_inf_idx <= 1'b0;
4843       		`endif
4844       		end
4845       		else if (ch_7_llp_w_sel) begin
           		     <font color = "green">-2-</font>  
4846       	 		ch_7_llp_reg_l		<= wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
           <font color = "green">	 		==></font>
4847       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4848       			ch_7_lld_bus_inf_idx <= wdata[0];
4849       		`endif
4850       		end
4851       		else if (dma0_ch_7_llp_wen) begin
           		     <font color = "green">-3-</font>  
4852       	 		ch_7_llp_reg_l		<= dma0_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
           <font color = "green">	 		==></font>
4853       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4854       			ch_7_lld_bus_inf_idx <= dma0_ch_llp_wdata_idx;
4855       		`endif
4856       		end
4857       		`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4858       		else if (dma1_ch_7_llp_wen) begin
           		     <font color = "red">-4-</font>  
4859       	 		ch_7_llp_reg_l		<= dma1_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
           <font color = "red">	 		==></font>
4860       			`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4861       			ch_7_lld_bus_inf_idx <= dma1_ch_llp_wdata_idx;
4862       			`endif
4863       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_176820">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_atcdmac300_register">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
