Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec 27 19:17:44 2024
| Host         : DESKTOP-HM2P47S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   109 |
|    Minimum number of control sets                        |   109 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   313 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   109 |
| >= 0 to < 4        |    21 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     2 |
| >= 16              |    46 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             281 |          117 |
| No           | No                    | Yes                    |               6 |            5 |
| No           | Yes                   | No                     |             306 |          132 |
| Yes          | No                    | No                     |             406 |          124 |
| Yes          | No                    | Yes                    |               7 |            5 |
| Yes          | Yes                   | No                     |            1169 |          426 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                           Clock Signal                                           |                                                                      Enable Signal                                                                     |                                                                                     Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                     |                                                                                                                                                        |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_99_in                                                 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/register_read_cmd                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_99_in                                                 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.register_write_cmd_reg_0                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/lopt_3                                                | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/MUXCY_I/ex_bt_hit_hold                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/status[TSR]0                                                                          | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Use_Async_Reset.sync_reset_reg                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/lopt_3                                                | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                            |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Functional_Reset                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                 |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset31_out                                                                    |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_0                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Trigger.tdata1_all[0][dmode]                                                      | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dmactive_TClk_reg_0                     | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset                                                                          |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dmactive_TClk_reg_0                     | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_0                                                                   |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                     |                                                                                                                                                        | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Trigger.tdata1_all[0][dmode]1                                                     | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Counters.mcountinhibit_reg[CY]0                                                   | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[dcsr]_0[0]                                                           | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                 |                1 |              3 |         3.00 |
| ~design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         |                                                                                                                                                        |                                                                                                                                                                                          |                3 |              3 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_99_in                                                 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/do_new_dbg_instr                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg_0                                                                  |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                   |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[3].MEM_EX_Result_Inst/ex_Sel_CSR_i_reg[mcause][0] | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                         |                3 |              5 |         1.67 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_94_in                                                 |                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_i_1_n_0                                                                        |                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir[4]_i_1_n_0                                                                          |                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                     |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                        | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                     |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                   | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                     |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                            |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/myip_mac_0/inst/myip_mac_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                  | design_1_i/myip_mac_0/inst/myip_mac_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/myip_mac_0/inst/myip_mac_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                   | design_1_i/myip_mac_0/inst/myip_mac_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/myip_mac_0/inst/myip_mac_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                  | design_1_i/myip_mac_0/inst/myip_mac_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/myip_mac_0/inst/myip_mac_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                  | design_1_i/myip_mac_0/inst/myip_mac_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                     | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                     | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2[0]                                                                                               |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/myip_mac_0/inst/myip_mac_slave_lite_v1_0_S00_AXI_inst/p_1_in[31]                                                                            | design_1_i/myip_mac_0/inst/myip_mac_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/myip_mac_0/inst/myip_mac_slave_lite_v1_0_S00_AXI_inst/p_1_in[15]                                                                            | design_1_i/myip_mac_0/inst/myip_mac_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/myip_mac_0/inst/myip_mac_slave_lite_v1_0_S00_AXI_inst/p_1_in[23]                                                                            | design_1_i/myip_mac_0/inst/myip_mac_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/myip_mac_0/inst/myip_mac_slave_lite_v1_0_S00_AXI_inst/p_1_in[7]                                                                             | design_1_i/myip_mac_0/inst/myip_mac_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/myip_mac_0/inst/myip_mac_slave_lite_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                  | design_1_i/myip_mac_0/inst/myip_mac_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                      |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/myip_mac_0/inst/myip_mac_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                   | design_1_i/myip_mac_0/inst/myip_mac_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/myip_mac_0/inst/myip_mac_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                  | design_1_i/myip_mac_0/inst/myip_mac_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/myip_mac_0/inst/myip_mac_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                  | design_1_i/myip_mac_0/inst/myip_mac_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                          | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/s_axi_wvalid_0[0]                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/s_axi_aresetn_0                                                                       |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                              |                                                                                                                                                                                          |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |                5 |             11 |         2.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        | design_1_i/myip_mac_0/inst/myip_mac_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                     |                                                                                                                                                        |                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                      |                                                                                                                                                                                          |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld49_out                                            |                                                                                                                                                                                          |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        | design_1_i/microblaze_riscv_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                      |                6 |             13 |         2.17 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat15_out                                                                                           |                                                                                                                                                                                          |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                      |                                                                                                                                                                                          |                8 |             15 |         1.88 |
|  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         |                                                                                                                                                        |                                                                                                                                                                                          |                4 |             17 |         4.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                           | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                 |                8 |             17 |         2.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_1                                         | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/SR[0]                                                                                 |                9 |             20 |         2.22 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                        |                                                                                                                                                                                          |               10 |             20 |         2.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                     |                                                                                                                                                        | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.id_flag_reg                                                                                                                            |                5 |             21 |         4.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[12].OF_Piperun_Stage/MUXCY_I/ex_cmul_op_i                                                                     |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                               |                9 |             26 |         2.89 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                   | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                               |                8 |             28 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               18 |             30 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mtvec]_0[0]                                                          | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                 |               13 |             30 |         2.31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[3].MEM_EX_Result_Inst/ex_Sel_CSR_i_reg[mepc][0]   | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                 |               12 |             30 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                               | design_1_i/microblaze_riscv_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                      |                9 |             30 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MB_MUXCY_EX_Jump2/Using_FPGA.Native_I2_1[0]                             | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                 |                7 |             31 |         4.43 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_1[0]                                  | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                   |                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/MUXCY_I/E[0]                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                          | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                           | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_Logic_I/WB_MEM_Result0                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_1                                          |                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_4                                         | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                 |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_1                                         |                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/wb_dlmb_valid_read_data0                                                                                                         |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[minstret]_1[0]                                                       | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mcycleh]_1[1]                                                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                 |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[minstret]_1[1]                                                       | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                 |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mscratch]_0[0]                                                       | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[tdata2]_0[0]                                                         | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mcycleh]_1[0]                                                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                 |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[3].MEM_EX_Result_Inst/ex_Sel_CSR_i_reg[mtval][0]  | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                 |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[dpc]_0[0]                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                 |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/register_read_cmd                                       | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                 |               16 |             32 |         2.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data0_write_reg0                                        |                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/progbuf0_reg0                                           |                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                     |                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_2                                                                                        |                                                                                                                                                                                          |                6 |             35 |         5.83 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg_0                                                                      |                                                                                                                                                                                          |               12 |             42 |         3.50 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_3                                                                               |                                                                                                                                                                                          |               10 |             46 |         4.60 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   |                                                                                                                                                        |                                                                                                                                                                                          |               19 |             59 |         3.11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/s2b                                                     |                                                                                                                                                                                          |                8 |             63 |         7.88 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                 |               47 |            116 |         2.47 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_1                                          | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                 |               43 |            120 |         2.79 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Serial_Dbg_Intf.register_write_cmd_reg                                                |                                                                                                                                                                                          |               16 |            128 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_1                                         | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                 |               66 |            177 |         2.68 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        |                                                                                                                                                                                          |               78 |            178 |         2.28 |
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


