

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Tue Oct 15 19:56:51 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matrixmul
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.638 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       24|       24|  0.240 us|  0.240 us|   18|   18|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       22|       22|         7|          2|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    144|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     41|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    159|    -|
|Register         |        -|    -|     126|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     126|    376|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U1  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U3  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U2   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln37_1_fu_281_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln37_fu_185_p2     |         +|   0|  0|  10|           2|           1|
    |add_ln43_2_fu_265_p2   |         +|   0|  0|  11|           3|           2|
    |add_ln43_3_fu_211_p2   |         +|   0|  0|  13|           4|           3|
    |add_ln43_4_fu_327_p2   |         +|   0|  0|  13|           4|           4|
    |empty_4_fu_309_p2      |         +|   0|  0|  13|           4|           1|
    |empty_5_fu_251_p2      |         +|   0|  0|  13|           4|           2|
    |j_fu_276_p2            |         +|   0|  0|  10|           2|           1|
    |empty_fu_240_p2        |         -|   0|  0|  13|           4|           4|
    |ap_condition_188       |       and|   0|  0|   2|           1|           1|
    |ap_condition_394       |       and|   0|  0|   2|           1|           1|
    |ap_condition_399       |       and|   0|  0|   2|           1|           1|
    |icmp_ln37_fu_293_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln39_fu_287_p2    |      icmp|   0|  0|  10|           2|           2|
    |i_fu_199_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln37_fu_191_p3  |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 144|          43|          34|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |a_address0_local                     |  14|          3|    4|         12|
    |ap_NS_fsm                            |  14|          3|    1|          3|
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3              |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg     |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln394_phi_fu_152_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i2_load             |   9|          2|    2|          4|
    |ap_sig_allocacmp_j3_load             |   9|          2|    2|          4|
    |b_address0_local                     |  14|          3|    4|         12|
    |i2_fu_62                             |   9|          2|    2|          4|
    |indvar_flatten1_fu_58                |   9|          2|    4|          8|
    |j3_fu_66                             |   9|          2|    2|          4|
    |reg_159                              |   9|          2|    8|         16|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 159|         35|   36|         81|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_load_reg_455                    |   8|   0|    8|          0|
    |add_ln43_4_reg_470                |   4|   0|    4|          0|
    |add_ln43_4_reg_470_pp0_iter2_reg  |   4|   0|    4|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |b_load_reg_485                    |   8|   0|    8|          0|
    |empty_reg_420                     |   4|   0|    4|          0|
    |i2_fu_62                          |   2|   0|    2|          0|
    |i_reg_404                         |   2|   0|    2|          0|
    |icmp_ln37_reg_446                 |   1|   0|    1|          0|
    |icmp_ln39_reg_441                 |   1|   0|    1|          0|
    |indvar_flatten1_fu_58             |   4|   0|    4|          0|
    |j3_fu_66                          |   2|   0|    2|          0|
    |reg_159                           |   8|   0|    8|          0|
    |select_ln37_reg_397               |   2|   0|    2|          0|
    |zext_ln43_reg_410                 |   2|   0|    4|          2|
    |icmp_ln37_reg_446                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 126|  32|   65|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_address0    |  out|    4|   ap_memory|             a|         array|
|a_ce0         |  out|    1|   ap_memory|             a|         array|
|a_q0          |   in|    8|   ap_memory|             a|         array|
|a_address1    |  out|    4|   ap_memory|             a|         array|
|a_ce1         |  out|    1|   ap_memory|             a|         array|
|a_q1          |   in|    8|   ap_memory|             a|         array|
|b_address0    |  out|    4|   ap_memory|             b|         array|
|b_ce0         |  out|    1|   ap_memory|             b|         array|
|b_q0          |   in|    8|   ap_memory|             b|         array|
|b_address1    |  out|    4|   ap_memory|             b|         array|
|b_ce1         |  out|    1|   ap_memory|             b|         array|
|b_q1          |   in|    8|   ap_memory|             b|         array|
|res_address0  |  out|    4|   ap_memory|           res|         array|
|res_ce0       |  out|    1|   ap_memory|           res|         array|
|res_we0       |  out|    1|   ap_memory|           res|         array|
|res_d0        |  out|   16|   ap_memory|           res|         array|
+--------------+-----+-----+------------+--------------+--------------+

