<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Jun 14 01:59:36 2021" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="zynq" BOARD="xilinx.com:zc706:part0:1.2" DEVICE="7z045" NAME="system" PACKAGE="ffg900" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="O" NAME="spi0_csn_2_o" SIGIS="undef" SIGNAME="sys_ps7_SPI0_SS2_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="SPI0_SS2_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi0_csn_1_o" SIGIS="undef" SIGNAME="sys_ps7_SPI0_SS1_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="SPI0_SS1_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi0_csn_0_o" SIGIS="undef" SIGNAME="sys_ps7_SPI0_SS_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="SPI0_SS_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="spi0_csn_i" SIGIS="undef" SIGNAME="External_Ports_spi0_csn_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="SPI0_SS_I"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="spi0_clk_i" SIGIS="undef" SIGNAME="External_Ports_spi0_clk_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="SPI0_SCLK_I"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi0_clk_o" SIGIS="undef" SIGNAME="sys_ps7_SPI0_SCLK_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="SPI0_SCLK_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="spi0_sdo_i" SIGIS="undef" SIGNAME="External_Ports_spi0_sdo_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="SPI0_MOSI_I"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi0_sdo_o" SIGIS="undef" SIGNAME="sys_ps7_SPI0_MOSI_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="SPI0_MOSI_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="spi0_sdi_i" SIGIS="undef" SIGNAME="External_Ports_spi0_sdi_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="SPI0_MISO_I"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi1_csn_2_o" SIGIS="undef" SIGNAME="sys_ps7_SPI1_SS2_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="SPI1_SS2_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi1_csn_1_o" SIGIS="undef" SIGNAME="sys_ps7_SPI1_SS1_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="SPI1_SS1_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi1_csn_0_o" SIGIS="undef" SIGNAME="sys_ps7_SPI1_SS_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="SPI1_SS_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="spi1_csn_i" SIGIS="undef" SIGNAME="External_Ports_spi1_csn_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="SPI1_SS_I"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="spi1_clk_i" SIGIS="undef" SIGNAME="External_Ports_spi1_clk_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="SPI1_SCLK_I"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi1_clk_o" SIGIS="undef" SIGNAME="sys_ps7_SPI1_SCLK_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="SPI1_SCLK_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="spi1_sdo_i" SIGIS="undef" SIGNAME="External_Ports_spi1_sdo_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="SPI1_MOSI_I"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi1_sdo_o" SIGIS="undef" SIGNAME="sys_ps7_SPI1_MOSI_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="SPI1_MOSI_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="spi1_sdi_i" SIGIS="undef" SIGNAME="External_Ports_spi1_sdi_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="SPI1_MISO_I"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="gpio_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpio_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="GPIO_I"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="gpio_o" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps7_GPIO_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="GPIO_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="gpio_t" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps7_GPIO_T">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="GPIO_T"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="tx_ref_clk_0" SIGIS="undef" SIGNAME="External_Ports_tx_ref_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_daq2_xcvr" PORT="qpll_ref_clk_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_ref_clk_0" SIGIS="undef" SIGNAME="External_Ports_rx_ref_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_daq2_xcvr" PORT="cpll_ref_clk_0"/>
        <CONNECTION INSTANCE="util_daq2_xcvr" PORT="cpll_ref_clk_1"/>
        <CONNECTION INSTANCE="util_daq2_xcvr" PORT="cpll_ref_clk_2"/>
        <CONNECTION INSTANCE="util_daq2_xcvr" PORT="cpll_ref_clk_3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="tx_sysref_0" SIGIS="undef" SIGNAME="External_Ports_tx_sysref_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="sysref"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="tx_sync_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_tx_sync_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="sync"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_data_0_p" SIGIS="undef" SIGNAME="util_daq2_xcvr_tx_0_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_0_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_data_0_n" SIGIS="undef" SIGNAME="util_daq2_xcvr_tx_0_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_0_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_data_1_p" SIGIS="undef" SIGNAME="util_daq2_xcvr_tx_1_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_1_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_data_1_n" SIGIS="undef" SIGNAME="util_daq2_xcvr_tx_1_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_1_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_data_2_p" SIGIS="undef" SIGNAME="util_daq2_xcvr_tx_2_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_2_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_data_2_n" SIGIS="undef" SIGNAME="util_daq2_xcvr_tx_2_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_2_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_data_3_p" SIGIS="undef" SIGNAME="util_daq2_xcvr_tx_3_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_3_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_data_3_n" SIGIS="undef" SIGNAME="util_daq2_xcvr_tx_3_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_3_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_sysref_0" SIGIS="undef" SIGNAME="External_Ports_rx_sysref_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="sysref"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="rx_sync_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_sync">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="sync"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_0_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_0_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_0_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_0_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_0_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_0_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_1_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_1_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_1_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_1_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_1_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_1_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_2_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_2_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_2_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_2_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_2_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_2_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_3_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_3_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_3_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_3_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_3_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_3_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="ddr_cas_n" SIGIS="undef" SIGNAME="sys_ps7_DDR_CAS_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="DDR_CAS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="ddr_cke" SIGIS="undef" SIGNAME="sys_ps7_DDR_CKE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="DDR_CKE"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="IO" NAME="ddr_ck_n" SIGIS="clk" SIGNAME="sys_ps7_DDR_Clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="DDR_Clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="IO" NAME="ddr_ck_p" SIGIS="clk" SIGNAME="sys_ps7_DDR_Clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="DDR_Clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="ddr_cs_n" SIGIS="undef" SIGNAME="sys_ps7_DDR_CS_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="DDR_CS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="ddr_reset_n" SIGIS="rst" SIGNAME="sys_ps7_DDR_DRSTB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="DDR_DRSTB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="ddr_odt" SIGIS="undef" SIGNAME="sys_ps7_DDR_ODT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="DDR_ODT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="ddr_ras_n" SIGIS="undef" SIGNAME="sys_ps7_DDR_RAS_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="DDR_RAS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="ddr_we_n" SIGIS="undef" SIGNAME="sys_ps7_DDR_WEB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="DDR_WEB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="2" NAME="ddr_ba" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps7_DDR_BankAddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="DDR_BankAddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="14" NAME="ddr_addr" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps7_DDR_Addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="DDR_Addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="3" NAME="ddr_dm" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps7_DDR_DM">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="DDR_DM"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="31" NAME="ddr_dq" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps7_DDR_DQ">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="DDR_DQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="3" NAME="ddr_dqs_n" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps7_DDR_DQS_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="DDR_DQS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="3" NAME="ddr_dqs_p" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps7_DDR_DQS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="DDR_DQS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="53" NAME="fixed_io_mio" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps7_MIO">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="MIO"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="fixed_io_ddr_vrn" SIGIS="undef" SIGNAME="sys_ps7_DDR_VRN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="DDR_VRN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="fixed_io_ddr_vrp" SIGIS="undef" SIGNAME="sys_ps7_DDR_VRP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="DDR_VRP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="fixed_io_ps_srstb" SIGIS="undef" SIGNAME="sys_ps7_PS_SRSTB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="PS_SRSTB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="fixed_io_ps_clk" SIGIS="undef" SIGNAME="sys_ps7_PS_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="PS_CLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="fixed_io_ps_porb" SIGIS="undef" SIGNAME="sys_ps7_PS_PORB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps7" PORT="PS_PORB"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="sys_ps7_DDR" DATAWIDTH="8" NAME="ddr" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CAS_N" PHYSICAL="ddr_cas_n"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="ddr_cke"/>
        <PORTMAP LOGICAL="CK_N" PHYSICAL="ddr_ck_n"/>
        <PORTMAP LOGICAL="CK_P" PHYSICAL="ddr_ck_p"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="ddr_cs_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="ddr_reset_n"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="ddr_odt"/>
        <PORTMAP LOGICAL="RAS_N" PHYSICAL="ddr_ras_n"/>
        <PORTMAP LOGICAL="WE_N" PHYSICAL="ddr_we_n"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="ddr_ba"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="ddr_addr"/>
        <PORTMAP LOGICAL="DM" PHYSICAL="ddr_dm"/>
        <PORTMAP LOGICAL="DQ" PHYSICAL="ddr_dq"/>
        <PORTMAP LOGICAL="DQS_N" PHYSICAL="ddr_dqs_n"/>
        <PORTMAP LOGICAL="DQS_P" PHYSICAL="ddr_dqs_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="sys_ps7_FIXED_IO" NAME="fixed_io" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="MIO" PHYSICAL="fixed_io_mio"/>
        <PORTMAP LOGICAL="DDR_VRN" PHYSICAL="fixed_io_ddr_vrn"/>
        <PORTMAP LOGICAL="DDR_VRP" PHYSICAL="fixed_io_ddr_vrp"/>
        <PORTMAP LOGICAL="PS_SRSTB" PHYSICAL="fixed_io_ps_srstb"/>
        <PORTMAP LOGICAL="PS_CLK" PHYSICAL="fixed_io_ps_clk"/>
        <PORTMAP LOGICAL="PS_PORB" PHYSICAL="fixed_io_ps_porb"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="0" FULLNAME="/BRAM_CONTROLLER" HWVERSION="4.1" INSTANCE="BRAM_CONTROLLER" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_1;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Mem0" RANGE="4096" USAGE="memory">
          <REGISTERS>
            <REGISTER NAME="ECC_STATUS">
              <PROPERTY NAME="DESCRIPTION" VALUE="ECC Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x000"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="UE_STATUS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="If ‘1’ an uncorrectable error has occurred. Cleared when ‘1’ is written to this bit position&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CE_STATUS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="If ‘1’ a correctable error has occurred. Cleared when ‘1’ is written to this bit position&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ECC_EN_IRQ">
              <PROPERTY NAME="DESCRIPTION" VALUE="ECC Enable Interrupt Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x004"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="UE_EN_IRQ">
                  <PROPERTY NAME="DESCRIPTION" VALUE="1 - The value of the UE_STATUS bit of the ECC Status Register is propagated to the Interrupt signal.&#xA;0 - The value of the UE_STATUS bit of the ECC Status Register is not propagated to the Interrupt signal.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CE_EN_IRQ">
                  <PROPERTY NAME="DESCRIPTION" VALUE="1 - The value of the CE_STATUS bit of the ECC Status Register is propagated to the Interrupt signal.&#xA;0 - The value of the CE_STATUS bit of the ECC Status Register is not propagated to the Interrupt signal.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ECC_ON_OFF">
              <PROPERTY NAME="DESCRIPTION" VALUE="ECC On/Off Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x008"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="ECC_ON_OFF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="0 - ECC checking is disabled on read operations. (ECC generation is enabled on write operations when C_ECC = 1).&#xA;1 - ECC checking is enabled on read operations. All correctable and uncorrectable error conditions are captured and status updated.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CE_CNT">
              <PROPERTY NAME="DESCRIPTION" VALUE="Correctable Error Counter Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x00C"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CE_CNT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Registers holds number of correctable errors encountered&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CE_FFA0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Correctable Error First Failing Address Register, bits [31:0]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C0"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CE_FFA0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Address (bits [31:0]) of the first occurrence of a correctable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CE_FFA1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Correctable Error First Failing Address Register, bits [63:32]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C4"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CE_FFA1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Address (bits [63:32]) of the first occurrence of a correctable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UE_FFD1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Uncorrectable Error First Failing Data Register , bits [63:32]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x204"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UE_FFD">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data (bits [63:32) of the first occurrence of an uncorrectable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UE_FFD2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Uncorrectable Error First Failing Data Register , bits [95:64]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x208"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UE_FFD">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data (bits [95:64]) of the first occurrence of an uncorrectable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UE_FFD3">
              <PROPERTY NAME="DESCRIPTION" VALUE="Uncorrectable Error First Failing Data Register , bits [127:96]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x20C"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UE_FFD">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data (bits [127:96]) of the first occurrence of an uncorrectable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[31:0]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x300"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to ‘1’ toggle the corresponding bits [31:0] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[63:32]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x304"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to ‘1’ toggle the corresponding bits [63:32] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[95:64]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x308"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to ‘1’ toggle the corresponding bits [95:64] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D3">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[127:96]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x30C"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to ‘1’ toggle the corresponding bits [127:96] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_ECC">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject ECC Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x380"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_ECC">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to ‘1’ toggle the corresponding bit of the next ECC written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="Hamming"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_bram_ctrl_0_1"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x40000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x40001FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="rst"/>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="clk" SIGNAME="BRAM_CONTROLLER_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UserMemoryAccess_BRAM" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UserMemoryAccess_BRAM" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UserMemoryAccess_BRAM" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UserMemoryAccess_BRAM" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UserMemoryAccess_BRAM" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UserMemoryAccess_BRAM" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M08_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="13"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="BRAM_CONTROLLER_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="bram_addr_a"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="bram_clk_a"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="bram_wrdata_a"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="bram_rddata_a"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="bram_en_a"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="bram_rst_a"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Counter_XBits" HWVERSION="1.0" INSTANCE="Counter_XBits" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Counter_Xbits" VLNV="xilinx.com:module_ref:Counter_Xbits:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="bits" VALUE="12"/>
        <PARAMETER NAME="Component_Name" VALUE="system_Counter_Xbits_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="Reset" SIGIS="rst" SIGNAME="State_Machine_Reset_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="State_Machine" PORT="Reset_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Enable" SIGIS="undef" SIGNAME="State_Machine_Write_Enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="State_Machine" PORT="Write_Enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="Address" RIGHT="0" SIGIS="undef" SIGNAME="Counter_XBits_Address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UserMemoryAccess_BRAM" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wraparound" SIGIS="undef" SIGNAME="Counter_XBits_wraparound">
          <CONNECTIONS>
            <CONNECTION INSTANCE="State_Machine" PORT="wraparound"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="Clk" SIGIS="clk" SIGNAME="util_daq2_xcvr_rx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DFlipFlop_0" HWVERSION="1.0" INSTANCE="DFlipFlop_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DFlipFlop" VLNV="xilinx.com:module_ref:DFlipFlop:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="system_DFlipFlop_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="inSignal" SIGIS="undef" SIGNAME="Singleshot_0_single_shot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Singleshot_0" PORT="single_shot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outSignal" SIGIS="undef" SIGNAME="DFlipFlop_0_outSignal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="State_Machine" PORT="Capture"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ref_clk" SIGIS="clk" SIGNAME="util_daq2_xcvr_rx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/GND" HWVERSION="1.1" INSTANCE="GND" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_xlconstant_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="GND_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="State_Machine" PORT="Reset_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/GND_1" HWVERSION="1.1" INSTANCE="GND_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_GND_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In0"/>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In1"/>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In9"/>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In8"/>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In6"/>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In7"/>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In2"/>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In3"/>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In4"/>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In5"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/Mem_Buffer_0" HWVERSION="1.0" INSTANCE="Mem_Buffer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Mem_Buffer" VLNV="xilinx.com:user:Mem_Buffer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADDRESS_BITS" VALUE="128"/>
        <PARAMETER NAME="Data_size" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="system_Mem_Buffer_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="63" NAME="mem_out_0" RIGHT="0" SIGIS="undef" SIGNAME="Mem_Buffer_0_mem_out_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="dac_ddata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="mem_out_1" RIGHT="0" SIGIS="undef" SIGNAME="Mem_Buffer_0_mem_out_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="dac_ddata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable" SIGIS="undef" SIGNAME="axi_ad9144_core_dac_enable_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="dac_enable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="single_shot" SIGIS="undef" SIGNAME="Singleshot_0_single_shot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Singleshot_0" PORT="single_shot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="val_info" SIGIS="undef" SIGNAME="axi_ad9144_core_dac_valid_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="dac_valid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_in" SIGIS="undef" SIGNAME="util_daq2_xcvr_tx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/Singleshot_0" HWVERSION="1.0" INSTANCE="Singleshot_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Singleshot" VLNV="xilinx.com:user:Singleshot:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S00_AXI" NAME="S00_AXI_reg" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="system_Singleshot_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S00_AXI_BASEADDR" VALUE="0x43C00000"/>
        <PARAMETER NAME="C_S00_AXI_HIGHADDR" VALUE="0x43C00FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="single_shot" SIGIS="undef" SIGNAME="Singleshot_0_single_shot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mem_Buffer_0" PORT="single_shot"/>
            <CONNECTION INSTANCE="DFlipFlop_0" PORT="inSignal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M07_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="WIZ_NUM_REG" VALUE="4"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/State_Machine" HWVERSION="1.0" INSTANCE="State_Machine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StateMachine" VLNV="xilinx.com:module_ref:StateMachine:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="system_StateMachine_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="Capture" SIGIS="undef" SIGNAME="DFlipFlop_0_outSignal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DFlipFlop_0" PORT="outSignal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Ready" SIGIS="undef"/>
        <PORT DIR="I" NAME="val_info" SIGIS="undef" SIGNAME="axi_ad9680_cpack_adc_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_cpack" PORT="adc_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Reset_in" SIGIS="rst" SIGNAME="GND_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wraparound" SIGIS="undef" SIGNAME="Counter_XBits_wraparound">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Counter_XBits" PORT="wraparound"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Write_Enable" SIGIS="undef" SIGNAME="State_Machine_Write_Enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Counter_XBits" PORT="Enable"/>
            <CONNECTION INSTANCE="UserMemoryAccess_BRAM" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Reset_out" SIGIS="rst" SIGNAME="State_Machine_Reset_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Counter_XBits" PORT="Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="Clk" SIGIS="clk" SIGNAME="util_daq2_xcvr_rx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/UserMemoryAccess_BRAM" HWVERSION="8.4" INSTANCE="UserMemoryAccess_BRAM" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="READ_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="16384"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="16384"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="128"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="128"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="4096"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="4096"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="14"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     30.235272 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="system_blk_mem_gen_0_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="16384"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="READ_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="128"/>
        <PARAMETER NAME="Read_Width_B" VALUE="128"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="BRAM_CONTROLLER_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clkb" SIGIS="clk" SIGNAME="util_daq2_xcvr_rx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="State_Machine_Write_Enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="State_Machine" PORT="Write_Enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="Counter_XBits_Address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Counter_XBits" PORT="Address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_cpack_adc_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_cpack" PORT="adc_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="doutb" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="BRAM_CONTROLLER_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dinb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_ad9144_core" HWVERSION="1.0" INSTANCE="axi_ad9144_core" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_ad9144" VLNV="analog.com:user:axi_ad9144:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="QUAD_OR_DUAL_N" VALUE="0"/>
        <PARAMETER NAME="DAC_DDS_TYPE" VALUE="1"/>
        <PARAMETER NAME="DAC_DDS_CORDIC_DW" VALUE="20"/>
        <PARAMETER NAME="DAC_DDS_CORDIC_PHASE_DW" VALUE="18"/>
        <PARAMETER NAME="DAC_DATAPATH_DISABLE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ad9144_core_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="tx_clk" SIGIS="clk" SIGNAME="util_daq2_xcvr_tx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_valid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="tx_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="tx_ready" SIGIS="undef"/>
        <PORT DIR="O" NAME="dac_clk" SIGIS="undef"/>
        <PORT DIR="O" NAME="dac_valid_0" SIGIS="undef" SIGNAME="axi_ad9144_core_dac_valid_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_upack" PORT="dac_valid_0"/>
            <CONNECTION INSTANCE="Mem_Buffer_0" PORT="val_info"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_enable_0" SIGIS="undef" SIGNAME="axi_ad9144_core_dac_enable_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_upack" PORT="dac_enable_0"/>
            <CONNECTION INSTANCE="Mem_Buffer_0" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dac_ddata_0" RIGHT="0" SIGIS="undef" SIGNAME="Mem_Buffer_0_mem_out_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mem_Buffer_0" PORT="mem_out_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_valid_1" SIGIS="undef" SIGNAME="axi_ad9144_core_dac_valid_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_upack" PORT="dac_valid_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_enable_1" SIGIS="undef" SIGNAME="axi_ad9144_core_dac_enable_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_upack" PORT="dac_enable_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dac_ddata_1" RIGHT="0" SIGIS="undef" SIGNAME="Mem_Buffer_0_mem_out_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mem_Buffer_0" PORT="mem_out_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_dunf" SIGIS="undef" SIGNAME="axi_ad9144_fifo_dac_dunf">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_fifo" PORT="dac_dunf"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M01_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_ad9144_dma" HWVERSION="1.0" INSTANCE="axi_ad9144_dma" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_dmac" VLNV="analog.com:user:axi_dmac:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="4096" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="1"/>
        <PARAMETER NAME="DMA_DATA_WIDTH_SRC" VALUE="128"/>
        <PARAMETER NAME="DMA_DATA_WIDTH_DEST" VALUE="128"/>
        <PARAMETER NAME="DMA_LENGTH_WIDTH" VALUE="24"/>
        <PARAMETER NAME="DMA_2D_TRANSFER" VALUE="false"/>
        <PARAMETER NAME="ASYNC_CLK_REQ_SRC" VALUE="false"/>
        <PARAMETER NAME="ASYNC_CLK_SRC_DEST" VALUE="false"/>
        <PARAMETER NAME="ASYNC_CLK_DEST_REQ" VALUE="false"/>
        <PARAMETER NAME="AXI_SLICE_DEST" VALUE="false"/>
        <PARAMETER NAME="AXI_SLICE_SRC" VALUE="false"/>
        <PARAMETER NAME="SYNC_TRANSFER_START" VALUE="false"/>
        <PARAMETER NAME="CYCLIC" VALUE="false"/>
        <PARAMETER NAME="DMA_AXI_PROTOCOL_DEST" VALUE="1"/>
        <PARAMETER NAME="DMA_AXI_PROTOCOL_SRC" VALUE="1"/>
        <PARAMETER NAME="DMA_TYPE_DEST" VALUE="1"/>
        <PARAMETER NAME="DMA_TYPE_SRC" VALUE="0"/>
        <PARAMETER NAME="DMA_AXI_ADDR_WIDTH" VALUE="30"/>
        <PARAMETER NAME="MAX_BYTES_PER_BURST" VALUE="128"/>
        <PARAMETER NAME="FIFO_SIZE" VALUE="8"/>
        <PARAMETER NAME="AXI_ID_WIDTH_SRC" VALUE="1"/>
        <PARAMETER NAME="AXI_ID_WIDTH_DEST" VALUE="1"/>
        <PARAMETER NAME="DISABLE_DEBUG_REGISTERS" VALUE="false"/>
        <PARAMETER NAME="ENABLE_DIAGNOSTICS_IF" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ad9144_dma_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x7C420000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x7C420FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ad9144_dma_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In12"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_src_axi_aclk" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_src_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_src_axi_arready" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_src_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_src_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_src_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="29" NAME="m_src_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_src_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_src_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_src_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_src_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_src_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_src_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_src_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_src_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_src_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_src_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_src_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="m_src_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_src_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_src_axi_rready" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_src_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_src_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_src_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_src_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_src_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_src_axi_rlast" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_src_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axis_aclk" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_ready" SIGIS="undef" SIGNAME="axi_ad9144_fifo_dma_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_fifo" PORT="dma_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_valid" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_axis_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_fifo" PORT="dma_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_axis_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_fifo" PORT="dma_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_last" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_axis_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_fifo" PORT="dma_xfer_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_xfer_req" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_axis_xfer_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_fifo" PORT="dma_xfer_req"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M03_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_dma_m_src_axi" DATAWIDTH="128" NAME="m_src_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI3"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="30"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_src_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_src_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_src_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_src_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_src_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_src_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_src_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_src_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_src_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_src_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_src_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_src_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_src_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="m_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_ready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_valid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_last"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP1_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="sys_ps7" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_src_axi" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP1"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="sys_ps7"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_ad9144_fifo" HWVERSION="1.0" INSTANCE="axi_ad9144_fifo" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_dacfifo" VLNV="analog.com:user:util_dacfifo:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ad9144_fifo_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="dma_clk" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma_rst" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma_valid" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_axis_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="m_axis_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="dma_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_axis_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="m_axis_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma_ready" SIGIS="undef" SIGNAME="axi_ad9144_fifo_dma_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="m_axis_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma_xfer_req" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_axis_xfer_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="m_axis_xfer_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma_xfer_last" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_axis_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="m_axis_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="dac_clk" SIGIS="clk" SIGNAME="util_daq2_xcvr_tx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_rst" SIGIS="rst" SIGNAME="axi_ad9144_jesd_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_rstgen" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_valid" SIGIS="undef" SIGNAME="axi_ad9144_upack_dac_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_upack" PORT="dac_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="dac_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_fifo_dac_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_upack" PORT="dac_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_dunf" SIGIS="undef" SIGNAME="axi_ad9144_fifo_dac_dunf">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="dac_dunf"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_xfer_out" SIGIS="undef"/>
        <PORT DIR="I" NAME="bypass" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/axi_ad9144_jesd_rstgen" HWVERSION="5.0" INSTANCE="axi_ad9144_jesd_rstgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ad9144_jesd_rstgen_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="util_daq2_xcvr_tx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="axi_ad9144_jesd_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_fifo" PORT="dac_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_ad9144_jesd/tx" HWVERSION="1.0" INSTANCE="axi_ad9144_jesd_tx" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="jesd204_tx" VLNV="analog.com:user:jesd204_tx:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_LANES" VALUE="4"/>
        <PARAMETER NAME="NUM_LINKS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_tx_0"/>
        <PARAMETER NAME="SYSREF_IOB" VALUE="true"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="util_daq2_xcvr_tx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="axi_ad9144_jesd_tx_axi_core_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="core_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="phy_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_data_0"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_data_2"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_data_3"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="phy_charisk" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_charisk_0"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_charisk_2"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_charisk_3"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_charisk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysref" SIGIS="undef" SIGNAME="External_Ports_tx_sysref_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_sysref_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lmfc_edge" SIGIS="undef"/>
        <PORT DIR="O" NAME="lmfc_clk" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="sync" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_tx_sync_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_sync_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="tx_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_ready" SIGIS="undef"/>
        <PORT DIR="I" NAME="tx_valid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="cfg_lanes_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_cfg_lanes_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="core_cfg_lanes_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="cfg_links_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_cfg_links_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="core_cfg_links_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_beats_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_cfg_beats_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="core_cfg_beats_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_octets_per_frame" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_cfg_octets_per_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="core_cfg_octets_per_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_lmfc_offset" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_cfg_lmfc_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="core_cfg_lmfc_offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_sysref_oneshot" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_cfg_sysref_oneshot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="core_cfg_sysref_oneshot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_sysref_disable" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_cfg_sysref_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="core_cfg_sysref_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_continuous_cgs" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_cfg_continuous_cgs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="core_cfg_continuous_cgs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_continuous_ilas" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_cfg_continuous_ilas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="core_cfg_continuous_ilas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_skip_ilas" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_cfg_skip_ilas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="core_cfg_skip_ilas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_mframes_per_ilas" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_cfg_mframes_per_ilas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="core_cfg_mframes_per_ilas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_disable_char_replacement" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_cfg_disable_char_replacement">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="core_cfg_disable_char_replacement"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_disable_scrambler" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_cfg_disable_scrambler">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="core_cfg_disable_scrambler"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ilas_config_rd" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_ilas_config_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="core_ilas_config_rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ilas_config_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_ilas_config_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="core_ilas_config_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ilas_config_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_ilas_config_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="core_ilas_config_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl_manual_sync_request" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_ctrl_manual_sync_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="core_ctrl_manual_sync_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_sysref_edge" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_event_sysref_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="core_event_sysref_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_sysref_alignment_error" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_event_sysref_alignment_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="core_event_sysref_alignment_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="status_sync" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_status_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="core_status_sync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="status_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_status_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="core_status_state"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="tx_data" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_util_daq2_xcvr_0_tx_out_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="tx_valid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="tx_ready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="tx_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_jesd_tx_tx_phy0" NAME="tx_phy0" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="txcharisk" PHYSICAL="phy_charisk"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_jesd_tx_tx_phy1" NAME="tx_phy1" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="txcharisk" PHYSICAL="phy_charisk"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_jesd_tx_tx_phy2" NAME="tx_phy2" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="txcharisk" PHYSICAL="phy_charisk"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_jesd_tx_tx_phy3" NAME="tx_phy3" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="txcharisk" PHYSICAL="phy_charisk"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_jesd_tx_axi_tx_cfg" NAME="tx_cfg" TYPE="TARGET" VLNV="analog.com:interface:jesd204_tx_cfg:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="lanes_disable" PHYSICAL="cfg_lanes_disable"/>
            <PORTMAP LOGICAL="links_disable" PHYSICAL="cfg_links_disable"/>
            <PORTMAP LOGICAL="beats_per_multiframe" PHYSICAL="cfg_beats_per_multiframe"/>
            <PORTMAP LOGICAL="octets_per_frame" PHYSICAL="cfg_octets_per_frame"/>
            <PORTMAP LOGICAL="lmfc_offset" PHYSICAL="cfg_lmfc_offset"/>
            <PORTMAP LOGICAL="sysref_oneshot" PHYSICAL="cfg_sysref_oneshot"/>
            <PORTMAP LOGICAL="sysref_disable" PHYSICAL="cfg_sysref_disable"/>
            <PORTMAP LOGICAL="continuous_cgs" PHYSICAL="cfg_continuous_cgs"/>
            <PORTMAP LOGICAL="continuous_ilas" PHYSICAL="cfg_continuous_ilas"/>
            <PORTMAP LOGICAL="skip_ilas" PHYSICAL="cfg_skip_ilas"/>
            <PORTMAP LOGICAL="mframes_per_ilas" PHYSICAL="cfg_mframes_per_ilas"/>
            <PORTMAP LOGICAL="disable_char_replacement" PHYSICAL="cfg_disable_char_replacement"/>
            <PORTMAP LOGICAL="disable_scrambler" PHYSICAL="cfg_disable_scrambler"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_jesd_tx_tx_ilas_config" NAME="tx_ilas_config" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_tx_ilas_config:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rd" PHYSICAL="ilas_config_rd"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="ilas_config_addr"/>
            <PORTMAP LOGICAL="data" PHYSICAL="ilas_config_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_jesd_tx_tx_event" NAME="tx_event" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_tx_event:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sysref_alignment_error" PHYSICAL="event_sysref_alignment_error"/>
            <PORTMAP LOGICAL="sysref_edge" PHYSICAL="event_sysref_edge"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_jesd_tx_tx_status" NAME="tx_status" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_tx_status:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="state" PHYSICAL="status_state"/>
            <PORTMAP LOGICAL="sync" PHYSICAL="status_sync"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_jesd_tx_axi_tx_ctrl" NAME="tx_ctrl" TYPE="TARGET" VLNV="analog.com:interface:jesd204_tx_ctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="manual_sync_request" PHYSICAL="ctrl_manual_sync_request"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_ad9144_jesd/tx_axi" HWVERSION="1.0" INSTANCE="axi_ad9144_jesd_tx_axi" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_jesd204_tx" VLNV="analog.com:user:axi_jesd204_tx:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="16384" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="NUM_LANES" VALUE="4"/>
        <PARAMETER NAME="NUM_LINKS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_tx_axi_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A90000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A93FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ad9144_jesd_tx_axi_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In10"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="core_clk" SIGIS="clk" SIGNAME="util_daq2_xcvr_tx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_reset_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="core_reset" SIGIS="rst" SIGNAME="axi_ad9144_jesd_tx_axi_core_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="core_cfg_lanes_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_cfg_lanes_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="cfg_lanes_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="core_cfg_links_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_cfg_links_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="cfg_links_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_beats_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_cfg_beats_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="cfg_beats_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_octets_per_frame" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_cfg_octets_per_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="cfg_octets_per_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_lmfc_offset" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_cfg_lmfc_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="cfg_lmfc_offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_sysref_oneshot" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_cfg_sysref_oneshot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="cfg_sysref_oneshot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_sysref_disable" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_cfg_sysref_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="cfg_sysref_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_continuous_cgs" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_cfg_continuous_cgs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="cfg_continuous_cgs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_continuous_ilas" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_cfg_continuous_ilas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="cfg_continuous_ilas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_skip_ilas" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_cfg_skip_ilas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="cfg_skip_ilas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_mframes_per_ilas" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_cfg_mframes_per_ilas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="cfg_mframes_per_ilas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_disable_char_replacement" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_cfg_disable_char_replacement">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="cfg_disable_char_replacement"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_disable_scrambler" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_cfg_disable_scrambler">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="cfg_disable_scrambler"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_ilas_config_rd" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_ilas_config_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="ilas_config_rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="core_ilas_config_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_ilas_config_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="ilas_config_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="core_ilas_config_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_ilas_config_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="ilas_config_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_event_sysref_alignment_error" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_event_sysref_alignment_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="event_sysref_alignment_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_event_sysref_edge" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_event_sysref_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="event_sysref_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_ctrl_manual_sync_request" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_ctrl_manual_sync_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="ctrl_manual_sync_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="core_status_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_status_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="status_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="core_status_sync" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_status_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="status_sync"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M02_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="14"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_jesd_tx_axi_tx_cfg" NAME="tx_cfg" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_tx_cfg:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="lanes_disable" PHYSICAL="core_cfg_lanes_disable"/>
            <PORTMAP LOGICAL="links_disable" PHYSICAL="core_cfg_links_disable"/>
            <PORTMAP LOGICAL="beats_per_multiframe" PHYSICAL="core_cfg_beats_per_multiframe"/>
            <PORTMAP LOGICAL="octets_per_frame" PHYSICAL="core_cfg_octets_per_frame"/>
            <PORTMAP LOGICAL="lmfc_offset" PHYSICAL="core_cfg_lmfc_offset"/>
            <PORTMAP LOGICAL="sysref_oneshot" PHYSICAL="core_cfg_sysref_oneshot"/>
            <PORTMAP LOGICAL="sysref_disable" PHYSICAL="core_cfg_sysref_disable"/>
            <PORTMAP LOGICAL="continuous_cgs" PHYSICAL="core_cfg_continuous_cgs"/>
            <PORTMAP LOGICAL="continuous_ilas" PHYSICAL="core_cfg_continuous_ilas"/>
            <PORTMAP LOGICAL="skip_ilas" PHYSICAL="core_cfg_skip_ilas"/>
            <PORTMAP LOGICAL="mframes_per_ilas" PHYSICAL="core_cfg_mframes_per_ilas"/>
            <PORTMAP LOGICAL="disable_char_replacement" PHYSICAL="core_cfg_disable_char_replacement"/>
            <PORTMAP LOGICAL="disable_scrambler" PHYSICAL="core_cfg_disable_scrambler"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_jesd_tx_tx_ilas_config" NAME="tx_ilas_config" TYPE="TARGET" VLNV="analog.com:interface:jesd204_tx_ilas_config:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rd" PHYSICAL="core_ilas_config_rd"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="core_ilas_config_addr"/>
            <PORTMAP LOGICAL="data" PHYSICAL="core_ilas_config_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_jesd_tx_tx_event" NAME="tx_event" TYPE="TARGET" VLNV="analog.com:interface:jesd204_tx_event:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sysref_alignment_error" PHYSICAL="core_event_sysref_alignment_error"/>
            <PORTMAP LOGICAL="sysref_edge" PHYSICAL="core_event_sysref_edge"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_jesd_tx_tx_status" NAME="tx_status" TYPE="TARGET" VLNV="analog.com:interface:jesd204_tx_status:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="state" PHYSICAL="core_status_state"/>
            <PORTMAP LOGICAL="sync" PHYSICAL="core_status_sync"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_jesd_tx_axi_tx_ctrl" NAME="tx_ctrl" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_tx_ctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="manual_sync_request" PHYSICAL="core_ctrl_manual_sync_request"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_ad9144_upack" HWVERSION="1.0" INSTANCE="axi_ad9144_upack" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_upack" VLNV="analog.com:user:util_upack:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CHANNEL_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="NUM_OF_CHANNELS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ad9144_upack_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="dac_clk" SIGIS="clk" SIGNAME="util_daq2_xcvr_tx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_enable_0" SIGIS="undef" SIGNAME="axi_ad9144_core_dac_enable_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="dac_enable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_valid_0" SIGIS="undef" SIGNAME="axi_ad9144_core_dac_valid_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="dac_valid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_valid_out_0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="63" NAME="dac_data_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="dac_enable_1" SIGIS="undef" SIGNAME="axi_ad9144_core_dac_enable_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="dac_enable_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_valid_1" SIGIS="undef" SIGNAME="axi_ad9144_core_dac_valid_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="dac_valid_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_valid_out_1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="63" NAME="dac_data_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="dac_valid" SIGIS="undef" SIGNAME="axi_ad9144_upack_dac_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_fifo" PORT="dac_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_sync" SIGIS="undef"/>
        <PORT DIR="I" LEFT="127" NAME="dac_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_fifo_dac_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_fifo" PORT="dac_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_ad9144_xcvr" HWVERSION="1.0" INSTANCE="axi_ad9144_xcvr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_adxcvr" VLNV="analog.com:user:axi_adxcvr:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="NUM_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="XCVR_TYPE" VALUE="0"/>
        <PARAMETER NAME="TX_OR_RX_N" VALUE="1"/>
        <PARAMETER NAME="QPLL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="LPM_OR_DFE_N" VALUE="1"/>
        <PARAMETER NAME="RATE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="TX_DIFFCTRL" VALUE="&quot;1000&quot;"/>
        <PARAMETER NAME="TX_POSTCURSOR" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="TX_PRECURSOR" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="SYS_CLK_SEL" VALUE="&quot;11&quot;"/>
        <PARAMETER NAME="OUT_CLK_SEL" VALUE="&quot;100&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ad9144_xcvr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A60000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A6FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="up_cm_enb_0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_cm_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_cm_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_cm_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_cm_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_cm_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_cm_wr_0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_cm_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_cm_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_cm_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_cm_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_cm_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_cm_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_cm_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_cm_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_cm_ready_0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_cm_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_cm_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_pll_locked_0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_pll_locked_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_pll_locked_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_rst_0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_user_ready_0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_user_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_user_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_rst_done_0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rst_done_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_rst_done_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_lpm_dfe_n_0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_lpm_dfe_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_lpm_dfe_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_rate_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rate_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_rate_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="up_ch_sys_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_sys_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_sys_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_out_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_out_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_out_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="up_ch_tx_diffctrl_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_tx_diffctrl_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_diffctrl_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_postcursor_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_tx_postcursor_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_postcursor_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_precursor_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_tx_precursor_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_precursor_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_enb_0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_ch_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_wr_0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_ch_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_ch_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_ready_0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_pll_locked_1" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_pll_locked_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_pll_locked_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_rst_1" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rst_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_rst_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_user_ready_1" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_user_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_user_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_rst_done_1" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rst_done_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_rst_done_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_lpm_dfe_n_1" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_lpm_dfe_n_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_lpm_dfe_n_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_rate_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rate_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_rate_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="up_ch_sys_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_sys_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_sys_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_out_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_out_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_out_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="up_ch_tx_diffctrl_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_tx_diffctrl_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_diffctrl_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_postcursor_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_tx_postcursor_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_postcursor_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_precursor_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_tx_precursor_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_precursor_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_enb_1" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_enb_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_ch_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_addr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_wr_1" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_wr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_ch_wdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_wdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_ch_rdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_rdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_ready_1" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_pll_locked_2" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_pll_locked_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_pll_locked_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_rst_2" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rst_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_rst_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_user_ready_2" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_user_ready_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_user_ready_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_rst_done_2" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rst_done_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_rst_done_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_lpm_dfe_n_2" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_lpm_dfe_n_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_lpm_dfe_n_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_rate_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rate_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_rate_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="up_ch_sys_clk_sel_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_sys_clk_sel_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_sys_clk_sel_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_out_clk_sel_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_out_clk_sel_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_out_clk_sel_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="up_ch_tx_diffctrl_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_tx_diffctrl_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_diffctrl_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_postcursor_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_tx_postcursor_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_postcursor_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_precursor_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_tx_precursor_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_precursor_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_enb_2" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_enb_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_enb_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_ch_addr_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_addr_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_addr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_wr_2" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_wr_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_wr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_ch_wdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_wdata_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_wdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_ch_rdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rdata_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_rdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_ready_2" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_ready_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_ready_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_pll_locked_3" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_pll_locked_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_pll_locked_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_rst_3" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rst_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_rst_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_user_ready_3" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_user_ready_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_user_ready_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_rst_done_3" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rst_done_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_rst_done_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_lpm_dfe_n_3" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_lpm_dfe_n_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_lpm_dfe_n_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_rate_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rate_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_rate_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="up_ch_sys_clk_sel_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_sys_clk_sel_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_sys_clk_sel_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_out_clk_sel_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_out_clk_sel_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_out_clk_sel_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="up_ch_tx_diffctrl_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_tx_diffctrl_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_diffctrl_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_postcursor_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_tx_postcursor_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_postcursor_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_precursor_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_tx_precursor_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_precursor_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_enb_3" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_enb_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_enb_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_ch_addr_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_addr_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_addr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_wr_3" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_wr_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_wr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_ch_wdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_wdata_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_wdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_ch_rdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rdata_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_rdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_ready_3" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_ready_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_tx_ready_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_status" SIGIS="undef"/>
        <PORT DIR="O" NAME="up_pll_rst" SIGIS="rst" SIGNAME="axi_ad9144_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_qpll_rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M00_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_xcvr_up_cm_0" NAME="up_cm_0" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_cm_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_cm_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_cm_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_cm_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_cm_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_cm_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_xcvr_up_ch_0" NAME="up_ch_0" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_ch_pll_locked_0"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_ch_rst_0"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_ch_user_ready_0"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_ch_rst_done_0"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_ch_lpm_dfe_n_0"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_ch_rate_0"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_ch_sys_clk_sel_0"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_ch_out_clk_sel_0"/>
            <PORTMAP LOGICAL="tx_diffctrl" PHYSICAL="up_ch_tx_diffctrl_0"/>
            <PORTMAP LOGICAL="tx_postcursor" PHYSICAL="up_ch_tx_postcursor_0"/>
            <PORTMAP LOGICAL="tx_precursor" PHYSICAL="up_ch_tx_precursor_0"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_ch_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_ch_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_ch_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_ch_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_ch_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_ch_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_xcvr_up_ch_1" NAME="up_ch_1" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_ch_pll_locked_1"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_ch_rst_1"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_ch_user_ready_1"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_ch_rst_done_1"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_ch_lpm_dfe_n_1"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_ch_rate_1"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_ch_sys_clk_sel_1"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_ch_out_clk_sel_1"/>
            <PORTMAP LOGICAL="tx_diffctrl" PHYSICAL="up_ch_tx_diffctrl_1"/>
            <PORTMAP LOGICAL="tx_postcursor" PHYSICAL="up_ch_tx_postcursor_1"/>
            <PORTMAP LOGICAL="tx_precursor" PHYSICAL="up_ch_tx_precursor_1"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_ch_enb_1"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_ch_addr_1"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_ch_wr_1"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_ch_wdata_1"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_ch_rdata_1"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_ch_ready_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_xcvr_up_ch_2" NAME="up_ch_2" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_ch_pll_locked_2"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_ch_rst_2"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_ch_user_ready_2"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_ch_rst_done_2"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_ch_lpm_dfe_n_2"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_ch_rate_2"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_ch_sys_clk_sel_2"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_ch_out_clk_sel_2"/>
            <PORTMAP LOGICAL="tx_diffctrl" PHYSICAL="up_ch_tx_diffctrl_2"/>
            <PORTMAP LOGICAL="tx_postcursor" PHYSICAL="up_ch_tx_postcursor_2"/>
            <PORTMAP LOGICAL="tx_precursor" PHYSICAL="up_ch_tx_precursor_2"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_ch_enb_2"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_ch_addr_2"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_ch_wr_2"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_ch_wdata_2"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_ch_rdata_2"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_ch_ready_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_xcvr_up_ch_3" NAME="up_ch_3" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_ch_pll_locked_3"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_ch_rst_3"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_ch_user_ready_3"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_ch_rst_done_3"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_ch_lpm_dfe_n_3"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_ch_rate_3"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_ch_sys_clk_sel_3"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_ch_out_clk_sel_3"/>
            <PORTMAP LOGICAL="tx_diffctrl" PHYSICAL="up_ch_tx_diffctrl_3"/>
            <PORTMAP LOGICAL="tx_postcursor" PHYSICAL="up_ch_tx_postcursor_3"/>
            <PORTMAP LOGICAL="tx_precursor" PHYSICAL="up_ch_tx_precursor_3"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_ch_enb_3"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_ch_addr_3"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_ch_wr_3"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_ch_wdata_3"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_ch_rdata_3"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_ch_ready_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="util_daq2_xcvr"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_ad9680_core" HWVERSION="1.0" INSTANCE="axi_ad9680_core" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_ad9680" VLNV="analog.com:user:axi_ad9680:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ad9680_core_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A10000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A1FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="rx_clk" SIGIS="clk" SIGNAME="util_daq2_xcvr_rx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="rx_sof" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_rx_sof">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="rx_sof"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_valid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="127" NAME="rx_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_rx_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="rx_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_ready" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="adc_clk" SIGIS="clk"/>
        <PORT DIR="O" NAME="adc_enable_0" SIGIS="undef" SIGNAME="axi_ad9680_core_adc_enable_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_cpack" PORT="adc_enable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_valid_0" SIGIS="undef" SIGNAME="axi_ad9680_core_adc_valid_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_cpack" PORT="adc_valid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="adc_data_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_core_adc_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_cpack" PORT="adc_data_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_enable_1" SIGIS="undef" SIGNAME="axi_ad9680_core_adc_enable_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_cpack" PORT="adc_enable_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_valid_1" SIGIS="undef" SIGNAME="axi_ad9680_core_adc_valid_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_cpack" PORT="adc_valid_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="adc_data_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_core_adc_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_cpack" PORT="adc_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_dovf" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M05_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_ad9680_cpack" HWVERSION="1.0" INSTANCE="axi_ad9680_cpack" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_cpack" VLNV="analog.com:user:util_cpack:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CHANNEL_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="NUM_OF_CHANNELS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ad9680_cpack_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="adc_rst" SIGIS="rst" SIGNAME="axi_ad9680_jesd_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rstgen" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="adc_clk" SIGIS="clk" SIGNAME="util_daq2_xcvr_rx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_enable_0" SIGIS="undef" SIGNAME="axi_ad9680_core_adc_enable_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="adc_enable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_valid_0" SIGIS="undef" SIGNAME="axi_ad9680_core_adc_valid_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="adc_valid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="adc_data_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_core_adc_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="adc_data_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_enable_1" SIGIS="undef" SIGNAME="axi_ad9680_core_adc_enable_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="adc_enable_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_valid_1" SIGIS="undef" SIGNAME="axi_ad9680_core_adc_valid_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="adc_valid_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="adc_data_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_core_adc_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="adc_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_valid" SIGIS="undef" SIGNAME="axi_ad9680_cpack_adc_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="State_Machine" PORT="val_info"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_sync" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="adc_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_cpack_adc_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UserMemoryAccess_BRAM" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/axi_ad9680_jesd_rstgen" HWVERSION="5.0" INSTANCE="axi_ad9680_jesd_rstgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ad9680_jesd_rstgen_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="util_daq2_xcvr_rx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="axi_ad9680_jesd_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_cpack" PORT="adc_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_ad9680_jesd/rx" HWVERSION="1.0" INSTANCE="axi_ad9680_jesd_rx" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="jesd204_rx" VLNV="analog.com:user:jesd204_rx:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_LANES" VALUE="4"/>
        <PARAMETER NAME="NUM_LINKS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_rx_0"/>
        <PARAMETER NAME="SYSREF_IOB" VALUE="true"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="util_daq2_xcvr_rx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="axi_ad9680_jesd_rx_axi_core_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="core_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="phy_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_data_0"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_data_1"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_data_2"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_data_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="phy_charisk" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_charisk_0"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_charisk_1"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_charisk_2"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_charisk_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="phy_notintable" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_phy_notintable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_notintable_0"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_notintable_1"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_notintable_2"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_notintable_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="phy_disperr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_phy_disperr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_disperr_0"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_disperr_1"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_disperr_2"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_disperr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysref" SIGIS="undef" SIGNAME="External_Ports_rx_sysref_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_sysref_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lmfc_edge" SIGIS="undef"/>
        <PORT DIR="O" NAME="lmfc_clk" SIGIS="undef"/>
        <PORT DIR="O" NAME="event_sysref_alignment_error" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_event_sysref_alignment_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="core_event_sysref_alignment_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_sysref_edge" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_event_sysref_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="core_event_sysref_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="sync" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_sync_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="phy_en_char_align" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_phy_en_char_align">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_calign_0"/>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_calign_1"/>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_calign_2"/>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_calign_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="rx_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_rx_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="rx_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_valid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rx_eof" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rx_sof" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_rx_sof">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="rx_sof"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="cfg_lanes_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_cfg_lanes_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="core_cfg_lanes_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="cfg_links_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_cfg_links_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="core_cfg_links_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_beats_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_cfg_beats_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="core_cfg_beats_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_octets_per_frame" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_cfg_octets_per_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="core_cfg_octets_per_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_lmfc_offset" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_cfg_lmfc_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="core_cfg_lmfc_offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_sysref_disable" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_cfg_sysref_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="core_cfg_sysref_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_sysref_oneshot" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_cfg_sysref_oneshot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="core_cfg_sysref_oneshot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_buffer_early_release" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_cfg_buffer_early_release">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="core_cfg_buffer_early_release"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_buffer_delay" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_cfg_buffer_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="core_cfg_buffer_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_disable_char_replacement" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_cfg_disable_char_replacement">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="core_cfg_disable_char_replacement"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_disable_scrambler" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_cfg_disable_scrambler">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="core_cfg_disable_scrambler"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl_err_statistics_reset" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_ctrl_err_statistics_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="core_ctrl_err_statistics_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ctrl_err_statistics_mask" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_ctrl_err_statistics_mask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="core_ctrl_err_statistics_mask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="status_err_statistics_cnt" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_status_err_statistics_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="core_status_err_statistics_cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ilas_config_valid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_ilas_config_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="core_ilas_config_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ilas_config_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_ilas_config_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="core_ilas_config_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ilas_config_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_ilas_config_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="core_ilas_config_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="status_ctrl_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_status_ctrl_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="core_status_ctrl_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="status_lane_cgs_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_status_lane_cgs_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="core_status_lane_cgs_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="status_lane_ifs_ready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_status_lane_ifs_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="core_status_lane_ifs_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="55" NAME="status_lane_latency" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_status_lane_latency">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="core_status_lane_latency"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="util_daq2_xcvr_rx_0" NAME="rx_phy0" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="phy_charisk"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="phy_disperr"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="phy_notintable"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="util_daq2_xcvr_rx_1" NAME="rx_phy1" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="phy_charisk"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="phy_disperr"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="phy_notintable"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="util_daq2_xcvr_rx_2" NAME="rx_phy2" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="phy_charisk"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="phy_disperr"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="phy_notintable"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="util_daq2_xcvr_rx_3" NAME="rx_phy3" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="phy_charisk"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="phy_disperr"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="phy_notintable"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9680_jesd_rx_axi_rx_cfg" NAME="rx_cfg" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_cfg:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="lanes_disable" PHYSICAL="cfg_lanes_disable"/>
            <PORTMAP LOGICAL="links_disable" PHYSICAL="cfg_links_disable"/>
            <PORTMAP LOGICAL="beats_per_multiframe" PHYSICAL="cfg_beats_per_multiframe"/>
            <PORTMAP LOGICAL="octets_per_frame" PHYSICAL="cfg_octets_per_frame"/>
            <PORTMAP LOGICAL="lmfc_offset" PHYSICAL="cfg_lmfc_offset"/>
            <PORTMAP LOGICAL="sysref_oneshot" PHYSICAL="cfg_sysref_oneshot"/>
            <PORTMAP LOGICAL="sysref_disable" PHYSICAL="cfg_sysref_disable"/>
            <PORTMAP LOGICAL="buffer_delay" PHYSICAL="cfg_buffer_delay"/>
            <PORTMAP LOGICAL="buffer_early_release" PHYSICAL="cfg_buffer_early_release"/>
            <PORTMAP LOGICAL="disable_char_replacement" PHYSICAL="cfg_disable_char_replacement"/>
            <PORTMAP LOGICAL="err_statistics_reset" PHYSICAL="ctrl_err_statistics_reset"/>
            <PORTMAP LOGICAL="err_statistics_mask" PHYSICAL="ctrl_err_statistics_mask"/>
            <PORTMAP LOGICAL="disable_scrambler" PHYSICAL="cfg_disable_scrambler"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9680_jesd_rx_rx_status" NAME="rx_status" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_status:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ctrl_state" PHYSICAL="status_ctrl_state"/>
            <PORTMAP LOGICAL="lane_cgs_state" PHYSICAL="status_lane_cgs_state"/>
            <PORTMAP LOGICAL="err_statistics_cnt" PHYSICAL="status_err_statistics_cnt"/>
            <PORTMAP LOGICAL="lane_ifs_ready" PHYSICAL="status_lane_ifs_ready"/>
            <PORTMAP LOGICAL="lane_latency" PHYSICAL="status_lane_latency"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9680_jesd_rx_rx_ilas_config" NAME="rx_ilas_config" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_ilas_config:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="valid" PHYSICAL="ilas_config_valid"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="ilas_config_addr"/>
            <PORTMAP LOGICAL="data" PHYSICAL="ilas_config_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9680_jesd_rx_rx_event" NAME="rx_event" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_event:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sysref_alignment_error" PHYSICAL="event_sysref_alignment_error"/>
            <PORTMAP LOGICAL="sysref_edge" PHYSICAL="event_sysref_edge"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_ad9680_jesd/rx_axi" HWVERSION="1.0" INSTANCE="axi_ad9680_jesd_rx_axi" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_jesd204_rx" VLNV="analog.com:user:axi_jesd204_rx:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="16384" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="NUM_LANES" VALUE="4"/>
        <PARAMETER NAME="NUM_LINKS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_rx_axi_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44AA0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44AA3FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ad9680_jesd_rx_axi_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In11"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="core_clk" SIGIS="clk" SIGNAME="util_daq2_xcvr_rx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_reset_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="core_reset" SIGIS="rst" SIGNAME="axi_ad9680_jesd_rx_axi_core_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="core_cfg_lanes_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_cfg_lanes_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="cfg_lanes_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="core_cfg_links_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_cfg_links_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="cfg_links_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_beats_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_cfg_beats_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="cfg_beats_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_octets_per_frame" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_cfg_octets_per_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="cfg_octets_per_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_disable_scrambler" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_cfg_disable_scrambler">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="cfg_disable_scrambler"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_disable_char_replacement" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_cfg_disable_char_replacement">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="cfg_disable_char_replacement"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_lmfc_offset" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_cfg_lmfc_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="cfg_lmfc_offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_sysref_oneshot" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_cfg_sysref_oneshot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="cfg_sysref_oneshot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_sysref_disable" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_cfg_sysref_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="cfg_sysref_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_buffer_early_release" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_cfg_buffer_early_release">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="cfg_buffer_early_release"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_buffer_delay" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_cfg_buffer_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="cfg_buffer_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="core_ilas_config_valid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_ilas_config_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="ilas_config_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="core_ilas_config_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_ilas_config_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="ilas_config_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="core_ilas_config_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_ilas_config_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="ilas_config_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_event_sysref_alignment_error" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_event_sysref_alignment_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="event_sysref_alignment_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_event_sysref_edge" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_event_sysref_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="event_sysref_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="core_ctrl_err_statistics_mask" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_ctrl_err_statistics_mask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="ctrl_err_statistics_mask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_ctrl_err_statistics_reset" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_ctrl_err_statistics_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="ctrl_err_statistics_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="core_status_err_statistics_cnt" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_status_err_statistics_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="status_err_statistics_cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="core_status_ctrl_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_status_ctrl_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="status_ctrl_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="core_status_lane_cgs_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_status_lane_cgs_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="status_lane_cgs_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="core_status_lane_ifs_ready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_status_lane_ifs_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="status_lane_ifs_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="55" NAME="core_status_lane_latency" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_status_lane_latency">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="status_lane_latency"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M06_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="14"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9680_jesd_rx_axi_rx_cfg" NAME="rx_cfg" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_cfg:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="lanes_disable" PHYSICAL="core_cfg_lanes_disable"/>
            <PORTMAP LOGICAL="links_disable" PHYSICAL="core_cfg_links_disable"/>
            <PORTMAP LOGICAL="beats_per_multiframe" PHYSICAL="core_cfg_beats_per_multiframe"/>
            <PORTMAP LOGICAL="octets_per_frame" PHYSICAL="core_cfg_octets_per_frame"/>
            <PORTMAP LOGICAL="lmfc_offset" PHYSICAL="core_cfg_lmfc_offset"/>
            <PORTMAP LOGICAL="sysref_oneshot" PHYSICAL="core_cfg_sysref_oneshot"/>
            <PORTMAP LOGICAL="sysref_disable" PHYSICAL="core_cfg_sysref_disable"/>
            <PORTMAP LOGICAL="err_statistics_reset" PHYSICAL="core_ctrl_err_statistics_reset"/>
            <PORTMAP LOGICAL="err_statistics_mask" PHYSICAL="core_ctrl_err_statistics_mask"/>
            <PORTMAP LOGICAL="buffer_early_release" PHYSICAL="core_cfg_buffer_early_release"/>
            <PORTMAP LOGICAL="buffer_delay" PHYSICAL="core_cfg_buffer_delay"/>
            <PORTMAP LOGICAL="disable_char_replacement" PHYSICAL="core_cfg_disable_char_replacement"/>
            <PORTMAP LOGICAL="disable_scrambler" PHYSICAL="core_cfg_disable_scrambler"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9680_jesd_rx_rx_ilas_config" NAME="rx_ilas_config" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_ilas_config:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="valid" PHYSICAL="core_ilas_config_valid"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="core_ilas_config_addr"/>
            <PORTMAP LOGICAL="data" PHYSICAL="core_ilas_config_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9680_jesd_rx_rx_event" NAME="rx_event" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_event:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sysref_alignment_error" PHYSICAL="core_event_sysref_alignment_error"/>
            <PORTMAP LOGICAL="sysref_edge" PHYSICAL="core_event_sysref_edge"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9680_jesd_rx_rx_status" NAME="rx_status" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_status:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ctrl_state" PHYSICAL="core_status_ctrl_state"/>
            <PORTMAP LOGICAL="lane_cgs_state" PHYSICAL="core_status_lane_cgs_state"/>
            <PORTMAP LOGICAL="lane_ifs_ready" PHYSICAL="core_status_lane_ifs_ready"/>
            <PORTMAP LOGICAL="lane_latency" PHYSICAL="core_status_lane_latency"/>
            <PORTMAP LOGICAL="err_statistics_cnt" PHYSICAL="core_status_err_statistics_cnt"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_ad9680_xcvr" HWVERSION="1.0" INSTANCE="axi_ad9680_xcvr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_adxcvr" VLNV="analog.com:user:axi_adxcvr:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="NUM_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="XCVR_TYPE" VALUE="0"/>
        <PARAMETER NAME="TX_OR_RX_N" VALUE="0"/>
        <PARAMETER NAME="QPLL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="LPM_OR_DFE_N" VALUE="1"/>
        <PARAMETER NAME="RATE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="TX_DIFFCTRL" VALUE="&quot;1000&quot;"/>
        <PARAMETER NAME="TX_POSTCURSOR" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="TX_PRECURSOR" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="SYS_CLK_SEL" VALUE="&quot;11&quot;"/>
        <PARAMETER NAME="OUT_CLK_SEL" VALUE="&quot;100&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ad9680_xcvr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A50000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A5FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="up_es_enb_0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_es_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_wr_0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_reset_0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_ready_0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_pll_locked_0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_pll_locked_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_pll_locked_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_rst_0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_user_ready_0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_user_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_user_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_rst_done_0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rst_done_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_rst_done_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_lpm_dfe_n_0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_lpm_dfe_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_lpm_dfe_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_rate_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rate_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_rate_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="up_ch_sys_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_sys_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_sys_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_out_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_out_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_out_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="up_ch_tx_diffctrl_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_postcursor_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_precursor_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="up_ch_enb_0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_ch_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_wr_0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_ch_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_ch_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_ready_0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_enb_1" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_enb_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_es_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_addr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_wr_1" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_wr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_reset_1" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_reset_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_reset_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_wdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_wdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_rdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_rdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_ready_1" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_pll_locked_1" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_pll_locked_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_pll_locked_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_rst_1" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rst_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_rst_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_user_ready_1" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_user_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_user_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_rst_done_1" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rst_done_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_rst_done_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_lpm_dfe_n_1" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_lpm_dfe_n_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_lpm_dfe_n_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_rate_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rate_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_rate_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="up_ch_sys_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_sys_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_sys_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_out_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_out_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_out_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="up_ch_tx_diffctrl_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_postcursor_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_precursor_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="up_ch_enb_1" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_enb_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_ch_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_addr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_wr_1" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_wr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_ch_wdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_wdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_ch_rdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_rdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_ready_1" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_enb_2" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_enb_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_enb_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_es_addr_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_addr_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_addr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_wr_2" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_wr_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_wr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_reset_2" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_reset_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_reset_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_wdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_wdata_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_wdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_rdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_rdata_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_rdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_ready_2" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_ready_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_ready_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_pll_locked_2" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_pll_locked_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_pll_locked_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_rst_2" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rst_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_rst_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_user_ready_2" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_user_ready_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_user_ready_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_rst_done_2" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rst_done_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_rst_done_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_lpm_dfe_n_2" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_lpm_dfe_n_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_lpm_dfe_n_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_rate_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rate_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_rate_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="up_ch_sys_clk_sel_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_sys_clk_sel_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_sys_clk_sel_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_out_clk_sel_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_out_clk_sel_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_out_clk_sel_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="up_ch_tx_diffctrl_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_postcursor_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_precursor_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="up_ch_enb_2" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_enb_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_enb_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_ch_addr_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_addr_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_addr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_wr_2" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_wr_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_wr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_ch_wdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_wdata_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_wdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_ch_rdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rdata_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_rdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_ready_2" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_ready_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_ready_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_enb_3" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_enb_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_enb_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_es_addr_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_addr_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_addr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_wr_3" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_wr_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_wr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_reset_3" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_reset_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_reset_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_wdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_wdata_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_wdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_rdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_rdata_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_rdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_ready_3" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_ready_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_es_ready_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_pll_locked_3" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_pll_locked_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_pll_locked_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_rst_3" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rst_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_rst_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_user_ready_3" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_user_ready_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_user_ready_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_rst_done_3" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rst_done_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_rst_done_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_lpm_dfe_n_3" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_lpm_dfe_n_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_lpm_dfe_n_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_rate_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rate_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_rate_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="up_ch_sys_clk_sel_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_sys_clk_sel_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_sys_clk_sel_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_out_clk_sel_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_out_clk_sel_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_out_clk_sel_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="up_ch_tx_diffctrl_3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_postcursor_3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_precursor_3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="up_ch_enb_3" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_enb_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_enb_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_ch_addr_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_addr_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_addr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_wr_3" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_wr_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_wr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_ch_wdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_wdata_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_wdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_ch_rdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rdata_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_rdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_ready_3" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_ready_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rx_ready_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_status" SIGIS="undef"/>
        <PORT DIR="O" NAME="up_pll_rst" SIGIS="rst" SIGNAME="axi_ad9680_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_cpll_rst_0"/>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_cpll_rst_1"/>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_cpll_rst_2"/>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_cpll_rst_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M04_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9680_xcvr_m_axi" DATAWIDTH="32" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9680_xcvr_up_es_0" NAME="up_es_0" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_0"/>
            <PORTMAP LOGICAL="reset" PHYSICAL="up_es_reset_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9680_xcvr_up_ch_0" NAME="up_ch_0" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_ch_pll_locked_0"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_ch_rst_0"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_ch_user_ready_0"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_ch_rst_done_0"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_ch_lpm_dfe_n_0"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_ch_rate_0"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_ch_sys_clk_sel_0"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_ch_out_clk_sel_0"/>
            <PORTMAP LOGICAL="tx_diffctrl" PHYSICAL="up_ch_tx_diffctrl_0"/>
            <PORTMAP LOGICAL="tx_postcursor" PHYSICAL="up_ch_tx_postcursor_0"/>
            <PORTMAP LOGICAL="tx_precursor" PHYSICAL="up_ch_tx_precursor_0"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_ch_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_ch_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_ch_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_ch_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_ch_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_ch_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9680_xcvr_up_es_1" NAME="up_es_1" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_1"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_1"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_1"/>
            <PORTMAP LOGICAL="reset" PHYSICAL="up_es_reset_1"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_1"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_1"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9680_xcvr_up_ch_1" NAME="up_ch_1" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_ch_pll_locked_1"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_ch_rst_1"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_ch_user_ready_1"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_ch_rst_done_1"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_ch_lpm_dfe_n_1"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_ch_rate_1"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_ch_sys_clk_sel_1"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_ch_out_clk_sel_1"/>
            <PORTMAP LOGICAL="tx_diffctrl" PHYSICAL="up_ch_tx_diffctrl_1"/>
            <PORTMAP LOGICAL="tx_postcursor" PHYSICAL="up_ch_tx_postcursor_1"/>
            <PORTMAP LOGICAL="tx_precursor" PHYSICAL="up_ch_tx_precursor_1"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_ch_enb_1"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_ch_addr_1"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_ch_wr_1"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_ch_wdata_1"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_ch_rdata_1"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_ch_ready_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9680_xcvr_up_es_2" NAME="up_es_2" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_2"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_2"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_2"/>
            <PORTMAP LOGICAL="reset" PHYSICAL="up_es_reset_2"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_2"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_2"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9680_xcvr_up_ch_2" NAME="up_ch_2" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_ch_pll_locked_2"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_ch_rst_2"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_ch_user_ready_2"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_ch_rst_done_2"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_ch_lpm_dfe_n_2"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_ch_rate_2"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_ch_sys_clk_sel_2"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_ch_out_clk_sel_2"/>
            <PORTMAP LOGICAL="tx_diffctrl" PHYSICAL="up_ch_tx_diffctrl_2"/>
            <PORTMAP LOGICAL="tx_postcursor" PHYSICAL="up_ch_tx_postcursor_2"/>
            <PORTMAP LOGICAL="tx_precursor" PHYSICAL="up_ch_tx_precursor_2"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_ch_enb_2"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_ch_addr_2"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_ch_wr_2"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_ch_wdata_2"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_ch_rdata_2"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_ch_ready_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9680_xcvr_up_es_3" NAME="up_es_3" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_3"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_3"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_3"/>
            <PORTMAP LOGICAL="reset" PHYSICAL="up_es_reset_3"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_3"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_3"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9680_xcvr_up_ch_3" NAME="up_ch_3" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_ch_pll_locked_3"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_ch_rst_3"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_ch_user_ready_3"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_ch_rst_done_3"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_ch_lpm_dfe_n_3"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_ch_rate_3"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_ch_sys_clk_sel_3"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_ch_out_clk_sel_3"/>
            <PORTMAP LOGICAL="tx_diffctrl" PHYSICAL="up_ch_tx_diffctrl_3"/>
            <PORTMAP LOGICAL="tx_postcursor" PHYSICAL="up_ch_tx_postcursor_3"/>
            <PORTMAP LOGICAL="tx_precursor" PHYSICAL="up_ch_tx_precursor_3"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_ch_enb_3"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_ch_addr_3"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_ch_wr_3"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_ch_wdata_3"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_ch_rdata_3"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_ch_ready_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP3_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="sys_ps7" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP3"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="sys_ps7"/>
        <PERIPHERAL INSTANCE="util_daq2_xcvr"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/axi_cpu_interconnect" HWVERSION="2.1" INSTANCE="axi_cpu_interconnect" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="10"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_cpu_interconnect_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ACLK" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ACLK" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ACLK" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ACLK" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_ACLK" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Singleshot_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Singleshot_0" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awvalid" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Singleshot_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_awready" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Singleshot_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Singleshot_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Singleshot_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wvalid" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Singleshot_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_wready" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Singleshot_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Singleshot_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_bvalid" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Singleshot_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_bready" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Singleshot_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Singleshot_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Singleshot_0" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arvalid" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Singleshot_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_arready" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Singleshot_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Singleshot_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Singleshot_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rvalid" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Singleshot_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_rready" SIGIS="undef" SIGNAME="Singleshot_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Singleshot_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="axi_ad9144_core_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="axi_ad9144_dma_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="axi_ad9680_core_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M08_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M08_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_awlock" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M08_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awvalid" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_awready" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M08_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_wlast" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_wvalid" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_wready" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_bvalid" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_bready" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M08_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M08_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_arlock" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M08_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arvalid" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_arready" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M08_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_rlast" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_rvalid" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_rready" SIGIS="undef" SIGNAME="BRAM_CONTROLLER_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_awaddr" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M09_AXI_awready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_wdata" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M09_AXI_wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="M09_AXI_bresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M09_AXI_bvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_araddr" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M09_AXI_arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="M09_AXI_rdata" SIGIS="undef"/>
        <PORT DIR="I" NAME="M09_AXI_rresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M09_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M09_AXI_rvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_rready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="13" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sys_ps7_M_AXI_GP0" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S00_AXI_wid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M07_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M07_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M07_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M07_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M07_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M08_AXI" DATAWIDTH="32" NAME="M08_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M08_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M08_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M08_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M08_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M08_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M08_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M08_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M08_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M08_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M08_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M08_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M08_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M08_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M08_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M08_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M08_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M08_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M08_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M08_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M08_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M08_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M08_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M08_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M08_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M08_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M08_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M08_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M08_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M08_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M08_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M08_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M08_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M08_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M08_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M08_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M09_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M09_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M09_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M09_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M09_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M09_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M09_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M09_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M09_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M09_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M09_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M09_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M09_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M09_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M09_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M09_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M09_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M09_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M09_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M09_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M09_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M09_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M09_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M09_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M09_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M09_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M09_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M09_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M09_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M09_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M09_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M09_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M09_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M09_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M09_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M09_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/axi_hp1_interconnect" HWVERSION="2.1" INSTANCE="axi_hp1_interconnect" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_hp1_interconnect_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="29" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP1_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP1_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP1_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP1_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP1_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP1_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP1_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP1_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP1_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP1_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP1_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP1_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP1_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP1_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP1_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="29" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_src_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="m_src_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_src_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="m_src_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_src_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="m_src_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_src_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="m_src_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_src_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="m_src_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_src_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="m_src_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_src_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="m_src_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_src_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="m_src_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_src_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="m_src_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_src_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="m_src_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_src_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="m_src_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_src_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="m_src_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_ad9144_dma_m_src_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="m_src_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_ad9144_dma_m_src_axi" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_hp1_interconnect_M00_AXI" DATAWIDTH="64" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/axi_hp3_interconnect" HWVERSION="2.1" INSTANCE="axi_hp3_interconnect" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_hp3_interconnect_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_ad9680_xcvr_m_axi" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_hp3_interconnect_M00_AXI" DATAWIDTH="64" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sys_concat_intc" HWVERSION="2.1" INSTANCE="sys_concat_intc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="16"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_concat_intc_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_axi_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_axi_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_dma_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="sys_concat_intc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE CONFIGURABLE="TRUE" COREREVISION="6" FULLNAME="/sys_ps7" HWVERSION="5.5" INSTANCE="sys_ps7" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODTYPE="processing_system7" VLNV="xilinx.com:ip:processing_system7:5.5">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=processing_system7;v=v5_3;d=pg082-processing-system7.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_HP3" NAME="HP3_DDR_LOWOCM" RANGE="1073741824" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_EN_EMIO_PJTAG" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_ENET0" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_ENET1" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_BUFFER_FIFO_SIZE" VALUE="128"/>
        <PARAMETER NAME="USE_TRACE_DATA_EDGE_DETECTOR" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_TRACE_BUFFER_CLOCK_DELAY" VALUE="12"/>
        <PARAMETER NAME="C_EMIO_GPIO_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_INCLUDE_ACP_TRANS_CHECK" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_ACP_USER_VAL" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACP_ARUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="C_S_AXI_ACP_AWUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_GP0_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP0_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_GP1_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP1_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_GP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_GP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_ACP_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_HP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP0_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP1_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP2_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP2_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP3_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP3_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GP0_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP1_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_NUM_F2P_INTR_INPUTS" VALUE="16"/>
        <PARAMETER NAME="C_IRQ_F2P_MODE" VALUE="REVERSE"/>
        <PARAMETER NAME="C_DQ_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DQS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_DM_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MIO_PRIMITIVE" VALUE="54"/>
        <PARAMETER NAME="C_TRACE_INTERNAL_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_USE_AXI_NONSECURE" VALUE="0"/>
        <PARAMETER NAME="C_USE_M_AXI_GP0" VALUE="1"/>
        <PARAMETER NAME="C_USE_M_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_GP0" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP0" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP1" VALUE="1"/>
        <PARAMETER NAME="C_USE_S_AXI_HP2" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP3" VALUE="1"/>
        <PARAMETER NAME="C_USE_S_AXI_ACP" VALUE="0"/>
        <PARAMETER NAME="C_PS7_SI_REV" VALUE="PRODUCTION"/>
        <PARAMETER NAME="C_FCLK_CLK0_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="C_FCLK_CLK1_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_FCLK_CLK2_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_FCLK_CLK3_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_PACKAGE_NAME" VALUE="ffg900"/>
        <PARAMETER NAME="C_GP0_EN_MODIFIABLE_TXN" VALUE="1"/>
        <PARAMETER NAME="C_GP1_EN_MODIFIABLE_TXN" VALUE="1"/>
        <PARAMETER NAME="PCW_DDR_RAM_BASEADDR" VALUE="0x00100000"/>
        <PARAMETER NAME="PCW_DDR_RAM_HIGHADDR" VALUE="0x3FFFFFFF"/>
        <PARAMETER NAME="PCW_UART0_BASEADDR" VALUE="0xE0000000"/>
        <PARAMETER NAME="PCW_UART0_HIGHADDR" VALUE="0xE0000FFF"/>
        <PARAMETER NAME="PCW_UART1_BASEADDR" VALUE="0xE0001000"/>
        <PARAMETER NAME="PCW_UART1_HIGHADDR" VALUE="0xE0001FFF"/>
        <PARAMETER NAME="PCW_I2C0_BASEADDR" VALUE="0xE0004000"/>
        <PARAMETER NAME="PCW_I2C0_HIGHADDR" VALUE="0xE0004FFF"/>
        <PARAMETER NAME="PCW_I2C1_BASEADDR" VALUE="0xE0005000"/>
        <PARAMETER NAME="PCW_I2C1_HIGHADDR" VALUE="0xE0005FFF"/>
        <PARAMETER NAME="PCW_SPI0_BASEADDR" VALUE="0xE0006000"/>
        <PARAMETER NAME="PCW_SPI0_HIGHADDR" VALUE="0xE0006FFF"/>
        <PARAMETER NAME="PCW_SPI1_BASEADDR" VALUE="0xE0007000"/>
        <PARAMETER NAME="PCW_SPI1_HIGHADDR" VALUE="0xE0007FFF"/>
        <PARAMETER NAME="PCW_CAN0_BASEADDR" VALUE="0xE0008000"/>
        <PARAMETER NAME="PCW_CAN0_HIGHADDR" VALUE="0xE0008FFF"/>
        <PARAMETER NAME="PCW_CAN1_BASEADDR" VALUE="0xE0009000"/>
        <PARAMETER NAME="PCW_CAN1_HIGHADDR" VALUE="0xE0009FFF"/>
        <PARAMETER NAME="PCW_GPIO_BASEADDR" VALUE="0xE000A000"/>
        <PARAMETER NAME="PCW_GPIO_HIGHADDR" VALUE="0xE000AFFF"/>
        <PARAMETER NAME="PCW_ENET0_BASEADDR" VALUE="0xE000B000"/>
        <PARAMETER NAME="PCW_ENET0_HIGHADDR" VALUE="0xE000BFFF"/>
        <PARAMETER NAME="PCW_ENET1_BASEADDR" VALUE="0xE000C000"/>
        <PARAMETER NAME="PCW_ENET1_HIGHADDR" VALUE="0xE000CFFF"/>
        <PARAMETER NAME="PCW_SDIO0_BASEADDR" VALUE="0xE0100000"/>
        <PARAMETER NAME="PCW_SDIO0_HIGHADDR" VALUE="0xE0100FFF"/>
        <PARAMETER NAME="PCW_SDIO1_BASEADDR" VALUE="0xE0101000"/>
        <PARAMETER NAME="PCW_SDIO1_HIGHADDR" VALUE="0xE0101FFF"/>
        <PARAMETER NAME="PCW_USB0_BASEADDR" VALUE="0xE0102000"/>
        <PARAMETER NAME="PCW_USB0_HIGHADDR" VALUE="0xE0102fff"/>
        <PARAMETER NAME="PCW_USB1_BASEADDR" VALUE="0xE0103000"/>
        <PARAMETER NAME="PCW_USB1_HIGHADDR" VALUE="0xE0103fff"/>
        <PARAMETER NAME="PCW_TTC0_BASEADDR" VALUE="0xE0104000"/>
        <PARAMETER NAME="PCW_TTC0_HIGHADDR" VALUE="0xE0104fff"/>
        <PARAMETER NAME="PCW_TTC1_BASEADDR" VALUE="0xE0105000"/>
        <PARAMETER NAME="PCW_TTC1_HIGHADDR" VALUE="0xE0105fff"/>
        <PARAMETER NAME="PCW_FCLK_CLK0_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="PCW_FCLK_CLK1_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PCW_FCLK_CLK2_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PCW_FCLK_CLK3_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_FREQ_MHZ" VALUE="533.333313"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BANK_ADDR_COUNT" VALUE="3"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ROW_ADDR_COUNT" VALUE="15"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_COL_ADDR_COUNT" VALUE="10"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CL" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CWL" VALUE="6"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RCD" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RP" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RC" VALUE="49.5"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RAS_MIN" VALUE="36.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_FAW" VALUE="30.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_AL" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0" VALUE="0.226"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1" VALUE="0.278"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2" VALUE="0.184"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3" VALUE="0.309"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY0" VALUE="0.521"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY1" VALUE="0.636"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY2" VALUE="0.54"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY3" VALUE="0.621"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH" VALUE="108.9255"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH" VALUE="131.286"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH" VALUE="131.83"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH" VALUE="108.5285"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH" VALUE="107.643"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH" VALUE="132.917"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH" VALUE="129.6135"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH" VALUE="108.6395"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH" VALUE="92.3275"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH" VALUE="92.3275"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH" VALUE="92.3275"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH" VALUE="92.3275"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0" VALUE="-0.017"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1" VALUE="-0.039"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2" VALUE="-0.040"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3" VALUE="-0.016"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY0" VALUE="0.100"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY1" VALUE="0.113"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY2" VALUE="0.111"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY3" VALUE="0.100"/>
        <PARAMETER NAME="PCW_CPU_CPU_6X4X_MAX_RANGE" VALUE="800"/>
        <PARAMETER NAME="PCW_CRYSTAL_PERIPHERAL_FREQMHZ" VALUE="33.333333"/>
        <PARAMETER NAME="PCW_APU_PERIPHERAL_FREQMHZ" VALUE="667.000000"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_FREQMHZ" VALUE="10.159"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_USB0_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_USB1_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_FREQMHZ" VALUE="166.666666"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PCW_I2C_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_FPGA0_PERIPHERAL_FREQMHZ" VALUE="100.0"/>
        <PARAMETER NAME="PCW_FPGA1_PERIPHERAL_FREQMHZ" VALUE="200.0"/>
        <PARAMETER NAME="PCW_FPGA2_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_FPGA3_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_ACT_APU_PERIPHERAL_FREQMHZ" VALUE="666.666687"/>
        <PARAMETER NAME="PCW_UIPARAM_ACT_DDR_FREQ_MHZ" VALUE="533.333374"/>
        <PARAMETER NAME="PCW_ACT_DCI_PERIPHERAL_FREQMHZ" VALUE="10.158730"/>
        <PARAMETER NAME="PCW_ACT_QSPI_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_SMC_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_ENET0_PERIPHERAL_FREQMHZ" VALUE="25.000000"/>
        <PARAMETER NAME="PCW_ACT_ENET1_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_USB0_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_ACT_USB1_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_ACT_SDIO_PERIPHERAL_FREQMHZ" VALUE="50.000000"/>
        <PARAMETER NAME="PCW_ACT_UART_PERIPHERAL_FREQMHZ" VALUE="50.000000"/>
        <PARAMETER NAME="PCW_ACT_SPI_PERIPHERAL_FREQMHZ" VALUE="166.666672"/>
        <PARAMETER NAME="PCW_ACT_CAN_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_CAN0_PERIPHERAL_FREQMHZ" VALUE="23.8095"/>
        <PARAMETER NAME="PCW_ACT_CAN1_PERIPHERAL_FREQMHZ" VALUE="23.8095"/>
        <PARAMETER NAME="PCW_ACT_I2C_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_ACT_WDT_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_ACT_TTC_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_ACT_PCAP_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_TPIU_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_CLK0_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="PCW_CLK1_FREQ" VALUE="10000000"/>
        <PARAMETER NAME="PCW_CLK2_FREQ" VALUE="10000000"/>
        <PARAMETER NAME="PCW_CLK3_FREQ" VALUE="10000000"/>
        <PARAMETER NAME="PCW_OVERRIDE_BASIC_CLOCK" VALUE="0"/>
        <PARAMETER NAME="PCW_CPU_PERIPHERAL_DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PCW_DDR_PERIPHERAL_DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_DIVISOR0" VALUE="20"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_DIVISOR0" VALUE="20"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_DIVISOR1" VALUE="2"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_DIVISOR0" VALUE="8"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_DIVISOR1" VALUE="5"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_DIVISOR1" VALUE="7"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_ARMPLL_CTRL_FBDIV" VALUE="40"/>
        <PARAMETER NAME="PCW_IOPLL_CTRL_FBDIV" VALUE="30"/>
        <PARAMETER NAME="PCW_DDRPLL_CTRL_FBDIV" VALUE="32"/>
        <PARAMETER NAME="PCW_CPU_CPU_PLL_FREQMHZ" VALUE="1333.333"/>
        <PARAMETER NAME="PCW_IO_IO_PLL_FREQMHZ" VALUE="1000.000"/>
        <PARAMETER NAME="PCW_DDR_DDR_PLL_FREQMHZ" VALUE="1066.667"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_VALID" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_VALID" VALUE="1"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_VALID" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_EMIO_CAN0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CAN1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_ENET0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_PTP_ENET0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_PTP_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_GPIO" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_EMIO_I2C0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_I2C1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_PJTAG" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CD_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WP_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CD_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WP_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SPI0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_EMIO_SPI1" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_EMIO_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_MODEM_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_MODEM_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_TTC0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_TTC1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WDT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_AXI_NONSECURE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_M_AXI_GP0" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_M_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_GP0" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_ACP" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP0" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP1" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP2" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP3" VALUE="1"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_GP0_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_GP1_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_FREQMHZ" VALUE="100.0"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_USE_DMA0" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA2" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA3" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="PCW_INCLUDE_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_BUFFER_FIFO_SIZE" VALUE="128"/>
        <PARAMETER NAME="PCW_USE_TRACE_DATA_EDGE_DETECTOR" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_BUFFER_CLOCK_DELAY" VALUE="12"/>
        <PARAMETER NAME="PCW_USE_CROSS_TRIGGER" VALUE="0"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN0" VALUE="DISABLED"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN1" VALUE="DISABLED"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN2" VALUE="DISABLED"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN3" VALUE="DISABLED"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT0" VALUE="DISABLED"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT1" VALUE="DISABLED"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT2" VALUE="DISABLED"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT3" VALUE="DISABLED"/>
        <PARAMETER NAME="PCW_USE_DEBUG" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_CR_FABRIC" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_AXI_FABRIC_IDLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DDR_BYPASS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_FABRIC_INTERRUPT" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_PROC_EVENT_BUS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_EXPANDED_IOP" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_HIGH_OCM" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_PS_SLCR_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_EXPANDED_PS_SLCR_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_CORESIGHT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SRAM_INT" VALUE="0"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_GP0_NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_GP0_NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_GP1_NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_GP1_NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_UART0_BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="PCW_UART1_BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="PCW_EN_4K_TIMER" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_SUPPORT_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_SUPPORT_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_S_AXI_GP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_GP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="PCW_INCLUDE_ACP_TRANS_CHECK" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DEFAULT_ACP_USER_VAL" VALUE="0"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_ARUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_AWUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_NUM_F2P_INTR_INPUTS" VALUE="16"/>
        <PARAMETER NAME="PCW_EN_DDR" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_SMC" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_QSPI" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_CAN0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CAN1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_ENET0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_GPIO" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_I2C0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_I2C1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_PJTAG" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SDIO0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SPI0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_SPI1" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_UART1" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_MODEM_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_MODEM_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_TTC0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_TTC1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_WDT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_USB0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_USB1" VALUE="0"/>
        <PARAMETER NAME="PCW_DQ_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCW_DQS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="PCW_DM_WIDTH" VALUE="4"/>
        <PARAMETER NAME="PCW_MIO_PRIMITIVE" VALUE="54"/>
        <PARAMETER NAME="PCW_EN_CLK0_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_CLK1_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLK2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLK3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_RST0_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_RST1_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_RST2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_RST3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG0_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG1_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC_ABORT_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC2_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC3_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC4_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC5_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC6_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC7_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SMC_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_QSPI_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CTI_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_GPIO_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_USB0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_ENET0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SDIO0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_I2C0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SPI0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_UART0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CAN0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_USB1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_ENET1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SDIO1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_I2C1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SPI1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_UART1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CAN1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_IRQ_F2P_INTR" VALUE="1"/>
        <PARAMETER NAME="PCW_IRQ_F2P_MODE" VALUE="REVERSE"/>
        <PARAMETER NAME="PCW_CORE0_FIQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE0_IRQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE1_FIQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE1_IRQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_VALUE_SILVERSION" VALUE="3"/>
        <PARAMETER NAME="PCW_GP0_EN_MODIFIABLE_TXN" VALUE="1"/>
        <PARAMETER NAME="PCW_GP1_EN_MODIFIABLE_TXN" VALUE="1"/>
        <PARAMETER NAME="PCW_IMPORT_BOARD_PRESET" VALUE="None"/>
        <PARAMETER NAME="PCW_PERIPHERAL_BOARD_PRESET" VALUE="part0"/>
        <PARAMETER NAME="PCW_PRESET_BANK0_VOLTAGE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_PRESET_BANK1_VOLTAGE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ADV_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_MEMORY_TYPE" VALUE="DDR 3"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ECC" VALUE="Disabled"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BUS_WIDTH" VALUE="32 Bit"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BL" VALUE="8"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_HIGH_TEMP" VALUE="Normal (0-85)"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_PARTNO" VALUE="Custom"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DRAM_WIDTH" VALUE="8 Bits"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DEVICE_CAPACITY" VALUE="2048 MBits"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_SPEED_BIN" VALUE="DDR3_1066F"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_READ_GATE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_DATA_EYE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_STOP_EN" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_USE_INTERNAL_VREF" VALUE="1"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PORT0_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT1_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT2_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT3_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_HPRLPR_QUEUE_PARTITION" VALUE="HPR(0)/LPR(32)"/>
        <PARAMETER NAME="PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL" VALUE="2"/>
        <PARAMETER NAME="PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL" VALUE="15"/>
        <PARAMETER NAME="PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL" VALUE="2"/>
        <PARAMETER NAME="PCW_NAND_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_NAND_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NAND_GRP_D8_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_GRP_D8_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_NOR_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_A25_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_A25_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_QSPI_IO" VALUE="MIO 1 .. 6"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SINGLE_SS_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SINGLE_SS_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SINGLE_QSPI_DATA_MODE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DUAL_STACK_QSPI_DATA_MODE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DUAL_PARALLEL_QSPI_DATA_MODE" VALUE="x8"/>
        <PARAMETER NAME="PCW_QSPI_GRP_IO1_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_GRP_IO1_IO" VALUE="MIO 0 9 .. 13"/>
        <PARAMETER NAME="PCW_QSPI_GRP_FBCLK_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_GRP_FBCLK_IO" VALUE="MIO 8"/>
        <PARAMETER NAME="PCW_QSPI_INTERNAL_HIGHADDRESS" VALUE="0xFDFFFFFF"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_ENET0_IO" VALUE="MIO 16 .. 27"/>
        <PARAMETER NAME="PCW_ENET0_GRP_MDIO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_GRP_MDIO_IO" VALUE="MIO 52 .. 53"/>
        <PARAMETER NAME="PCW_ENET_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET_RESET_SELECT" VALUE="Share reset pin"/>
        <PARAMETER NAME="PCW_ENET0_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_RESET_IO" VALUE="MIO 47"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_ENET1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET1_GRP_MDIO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_GRP_MDIO_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SD0_SD0_IO" VALUE="MIO 40 .. 45"/>
        <PARAMETER NAME="PCW_SD0_GRP_CD_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SD0_GRP_CD_IO" VALUE="MIO 14"/>
        <PARAMETER NAME="PCW_SD0_GRP_WP_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SD0_GRP_WP_IO" VALUE="MIO 15"/>
        <PARAMETER NAME="PCW_SD0_GRP_POW_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD0_GRP_POW_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_SD1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_CD_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_CD_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_WP_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_WP_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_POW_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_POW_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART0_UART0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART0_GRP_FULL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART0_GRP_FULL_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART1_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_UART1_UART1_IO" VALUE="MIO 48 .. 49"/>
        <PARAMETER NAME="PCW_UART1_GRP_FULL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART1_GRP_FULL_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI0_SPI0_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS0_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS0_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS1_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS1_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS2_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS2_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_SPI1_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI1_SPI1_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS0_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS0_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS1_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS1_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS2_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS2_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN0_CAN0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN0_GRP_CLK_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN0_GRP_CLK_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN1_CAN1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN1_GRP_CLK_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN1_GRP_CLK_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_TRACE_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_2BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_2BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_4BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_4BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_8BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_8BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_16BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_16BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_32BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_32BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_INTERNAL_WIDTH" VALUE="2"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_WDT_WDT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TTC0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TTC0_TTC0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TTC1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TTC1_TTC1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_PJTAG_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_PJTAG_PJTAG_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USB0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USB0_USB0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USB_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_USB_RESET_SELECT" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USB0_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_USB0_RESET_IO" VALUE="MIO 7"/>
        <PARAMETER NAME="PCW_USB1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USB1_USB1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USB1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USB1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_I2C0_I2C0_IO" VALUE="MIO 50 .. 51"/>
        <PARAMETER NAME="PCW_I2C0_GRP_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C0_GRP_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C0_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_I2C0_RESET_IO" VALUE="MIO 46"/>
        <PARAMETER NAME="PCW_I2C1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_I2C1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C1_GRP_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_GRP_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_I2C_RESET_SELECT" VALUE="Share reset pin"/>
        <PARAMETER NAME="PCW_I2C1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_GPIO_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_GPIO_MIO_GPIO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_GPIO_MIO_GPIO_IO" VALUE="MIO"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_IO" VALUE="64"/>
        <PARAMETER NAME="PCW_APU_CLK_RATIO_ENABLE" VALUE="6:2:1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_FREQMHZ" VALUE="100 Mbps"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_FREQMHZ" VALUE="1000 Mbps"/>
        <PARAMETER NAME="PCW_CPU_PERIPHERAL_CLKSRC" VALUE="ARM PLL"/>
        <PARAMETER NAME="PCW_DDR_PERIPHERAL_CLKSRC" VALUE="DDR PLL"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_CLKSRC" VALUE="DDR PLL"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_USB_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_ENET_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_I2C_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_MIO_0_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_0_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_0_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_0_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_1_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_1_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_1_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_1_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_2_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_2_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_2_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_2_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_3_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_3_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_3_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_3_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_4_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_4_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_4_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_4_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_5_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_5_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_5_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_5_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_6_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_6_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_6_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_6_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_7_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_7_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_7_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_7_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_8_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_8_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_8_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_8_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_9_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_9_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_9_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_9_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_10_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_10_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_10_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_10_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_11_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_11_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_11_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_11_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_12_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_12_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_12_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_12_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_13_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_13_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_13_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_13_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_14_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_14_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_14_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_14_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_15_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_15_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_15_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_15_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_16_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_16_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_16_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_16_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_17_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_17_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_17_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_17_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_18_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_18_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_18_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_18_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_19_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_19_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_19_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_19_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_20_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_20_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_20_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_20_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_21_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_21_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_21_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_21_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_22_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_22_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_22_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_22_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_23_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_23_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_23_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_23_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_24_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_24_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_24_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_24_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_25_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_25_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_25_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_25_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_26_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_26_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_26_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_26_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_27_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_27_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_27_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_27_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_28_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_28_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_28_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_28_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_29_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_29_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_29_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_29_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_30_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_30_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_30_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_30_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_31_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_31_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_31_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_31_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_32_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_32_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_32_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_32_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_33_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_33_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_33_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_33_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_34_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_34_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_34_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_34_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_35_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_35_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_35_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_35_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_36_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_36_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_36_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_36_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_37_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_37_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_37_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_37_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_38_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_38_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_38_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_38_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_39_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_39_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_39_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_39_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_40_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_40_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_40_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_40_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_41_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_41_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_41_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_41_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_42_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_42_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_42_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_42_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_43_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_43_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_43_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_43_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_44_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_44_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_44_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_44_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_45_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_45_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_45_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_45_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_46_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_46_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_46_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_46_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_47_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_47_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_47_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_47_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_48_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_48_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_48_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_48_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_49_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_49_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_49_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_49_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_50_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_50_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_50_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_50_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_51_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_51_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_51_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_51_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_52_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_52_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_52_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_52_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_53_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_53_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_53_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_53_SLEW" VALUE="slow"/>
        <PARAMETER NAME="preset" VALUE="ZC706"/>
        <PARAMETER NAME="PCW_UIPARAM_GENERATE_SUMMARY" VALUE="NA"/>
        <PARAMETER NAME="PCW_MIO_TREE_PERIPHERALS" VALUE="Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#SD 0#SD 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#I2C Reset#ENET Reset#UART 1#UART 1#I2C 0#I2C 0#Enet 0#Enet 0"/>
        <PARAMETER NAME="PCW_MIO_TREE_SIGNALS" VALUE="qspi1_ss_b#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#qspi1_sclk#qspi1_io[0]#qspi1_io[1]#qspi1_io[2]#qspi1_io[3]#cd#wp#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#gpio[28]#gpio[29]#gpio[30]#gpio[31]#gpio[32]#gpio[33]#gpio[34]#gpio[35]#gpio[36]#gpio[37]#gpio[38]#gpio[39]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#reset#tx#rx#scl#sda#mdc#mdio"/>
        <PARAMETER NAME="PCW_PS7_SI_REV" VALUE="PRODUCTION"/>
        <PARAMETER NAME="PCW_FPGA_FCLK0_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_FPGA_FCLK1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_FPGA_FCLK2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_FPGA_FCLK3_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS0_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS1_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_RR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_AR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_CLR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_REA" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T0" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T1" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T2" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T3" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T4" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T5" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T6" VALUE="NA"/>
        <PARAMETER NAME="PCW_PACKAGE_NAME" VALUE="ffg900"/>
        <PARAMETER NAME="PCW_PLL_BYPASSMODE_ENABLE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_ps7_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x3FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="GPIO_I" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpio_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="GPIO_O" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps7_GPIO_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="GPIO_T" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps7_GPIO_T">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SPI0_SCLK_I" SIGIS="undef" SIGNAME="External_Ports_spi0_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi0_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI0_SCLK_O" SIGIS="undef" SIGNAME="sys_ps7_SPI0_SCLK_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi0_clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI0_SCLK_T" SIGIS="undef"/>
        <PORT DIR="I" NAME="SPI0_MOSI_I" SIGIS="undef" SIGNAME="External_Ports_spi0_sdo_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi0_sdo_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI0_MOSI_O" SIGIS="undef" SIGNAME="sys_ps7_SPI0_MOSI_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi0_sdo_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI0_MOSI_T" SIGIS="undef"/>
        <PORT DIR="I" NAME="SPI0_MISO_I" SIGIS="undef" SIGNAME="External_Ports_spi0_sdi_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi0_sdi_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI0_MISO_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_MISO_T" SIGIS="undef"/>
        <PORT DIR="I" NAME="SPI0_SS_I" SIGIS="undef" SIGNAME="External_Ports_spi0_csn_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi0_csn_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI0_SS_O" SIGIS="undef" SIGNAME="sys_ps7_SPI0_SS_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi0_csn_0_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI0_SS1_O" SIGIS="undef" SIGNAME="sys_ps7_SPI0_SS1_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi0_csn_1_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI0_SS2_O" SIGIS="undef" SIGNAME="sys_ps7_SPI0_SS2_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi0_csn_2_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI0_SS_T" SIGIS="undef"/>
        <PORT DIR="I" NAME="SPI1_SCLK_I" SIGIS="undef" SIGNAME="External_Ports_spi1_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi1_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI1_SCLK_O" SIGIS="undef" SIGNAME="sys_ps7_SPI1_SCLK_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi1_clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI1_SCLK_T" SIGIS="undef"/>
        <PORT DIR="I" NAME="SPI1_MOSI_I" SIGIS="undef" SIGNAME="External_Ports_spi1_sdo_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi1_sdo_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI1_MOSI_O" SIGIS="undef" SIGNAME="sys_ps7_SPI1_MOSI_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi1_sdo_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI1_MOSI_T" SIGIS="undef"/>
        <PORT DIR="I" NAME="SPI1_MISO_I" SIGIS="undef" SIGNAME="External_Ports_spi1_sdi_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi1_sdi_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI1_MISO_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI1_MISO_T" SIGIS="undef"/>
        <PORT DIR="I" NAME="SPI1_SS_I" SIGIS="undef" SIGNAME="External_Ports_spi1_csn_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi1_csn_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI1_SS_O" SIGIS="undef" SIGNAME="sys_ps7_SPI1_SS_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi1_csn_0_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI1_SS1_O" SIGIS="undef" SIGNAME="sys_ps7_SPI1_SS1_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi1_csn_1_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI1_SS2_O" SIGIS="undef" SIGNAME="sys_ps7_SPI1_SS2_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi1_csn_2_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI1_SS_T" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_GP0_ARVALID" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_AWVALID" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_BREADY" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_RREADY" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_WLAST" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_WVALID" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_WID" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M_AXI_GP0_ACLK" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_ARREADY" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_AWREADY" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_BVALID" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_RLAST" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_RVALID" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_WREADY" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M_AXI_GP0_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M_AXI_GP0_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_GP0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_GP0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_GP0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP1_ARREADY" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP1_AWREADY" SIGIS="undef"/>
        <PORT DIR="O" NAME="S_AXI_HP1_BVALID" SIGIS="undef"/>
        <PORT DIR="O" NAME="S_AXI_HP1_RLAST" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP1_RVALID" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP1_WREADY" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_HP1_BRESP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_HP1_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP1_BID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP1_RID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="63" NAME="S_AXI_HP1_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="S_AXI_HP1_RCOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="S_AXI_HP1_WCOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="S_AXI_HP1_RACOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP1_WACOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S_AXI_HP1_ACLK" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP1_ARVALID" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP1_AWVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_HP1_BREADY" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_HP1_RDISSUECAP1_EN" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_HP1_RREADY" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP1_WLAST" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_HP1_WRISSUECAP1_EN" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_HP1_WVALID" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP1_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP1_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP1_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP1_AWBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP1_AWLOCK" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP1_AWSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP1_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP1_AWPROT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_HP1_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_HP1_AWADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP1_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP1_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP1_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP1_AWCACHE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP1_AWLEN" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP1_AWQOS" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP1_ARID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP1_AWID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP1_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="S_AXI_HP1_WDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="S_AXI_HP1_WSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="S_AXI_HP3_ARREADY" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP3_AWREADY" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP3_BVALID" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP3_RLAST" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP3_RVALID" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP3_WREADY" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_HP3_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_HP3_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP3_BID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP3_RID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="63" NAME="S_AXI_HP3_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="S_AXI_HP3_RCOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="S_AXI_HP3_WCOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="S_AXI_HP3_RACOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP3_WACOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S_AXI_HP3_ACLK" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP3_ARVALID" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP3_AWVALID" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP3_BREADY" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP3_RDISSUECAP1_EN" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_HP3_RREADY" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP3_WLAST" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP3_WRISSUECAP1_EN" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_HP3_WVALID" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP3_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP3_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP3_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP3_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP3_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP3_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP3_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP3_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_HP3_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_HP3_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP3_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP3_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP3_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP3_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP3_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP3_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP3_ARID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP3_AWID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP3_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="S_AXI_HP3_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S_AXI_HP3_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="IRQ_F2P" RIGHT="0" SENSITIVITY="NULL:NULL:NULL:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL" SIGIS="INTERRUPT" SIGNAME="sys_concat_intc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="FCLK_CLK0" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="sys_ps7" PORT="M_AXI_GP0_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_ACLK"/>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_clk"/>
            <CONNECTION INSTANCE="axi_ad9144_fifo" PORT="dma_clk"/>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="m_axis_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_ACLK"/>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_ACLK"/>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_ACLK"/>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_ACLK"/>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP1_ACLK"/>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="m_src_axi_aclk"/>
            <CONNECTION INSTANCE="Singleshot_0" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="sys_ps7" PORT="S_AXI_HP3_ACLK"/>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FCLK_RESET0_N" SIGIS="rst" SIGNAME="sys_ps7_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="53" NAME="MIO" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps7_MIO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="fixed_io_mio"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_CAS_n" SIGIS="undef" SIGNAME="sys_ps7_DDR_CAS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr_cas_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_CKE" SIGIS="undef" SIGNAME="sys_ps7_DDR_CKE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_Clk_n" SIGIS="clk" SIGNAME="sys_ps7_DDR_Clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr_ck_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_Clk" SIGIS="clk" SIGNAME="sys_ps7_DDR_Clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr_ck_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_CS_n" SIGIS="undef" SIGNAME="sys_ps7_DDR_CS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_DRSTB" SIGIS="rst" SIGNAME="sys_ps7_DDR_DRSTB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_ODT" SIGIS="undef" SIGNAME="sys_ps7_DDR_ODT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_RAS_n" SIGIS="undef" SIGNAME="sys_ps7_DDR_RAS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr_ras_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_WEB" SIGIS="undef" SIGNAME="sys_ps7_DDR_WEB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr_we_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="2" NAME="DDR_BankAddr" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps7_DDR_BankAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="14" NAME="DDR_Addr" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps7_DDR_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_VRN" SIGIS="undef" SIGNAME="sys_ps7_DDR_VRN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="fixed_io_ddr_vrn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_VRP" SIGIS="undef" SIGNAME="sys_ps7_DDR_VRP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="fixed_io_ddr_vrp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DM" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps7_DDR_DM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr_dm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="31" NAME="DDR_DQ" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps7_DDR_DQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DQS_n" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps7_DDR_DQS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr_dqs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DQS" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps7_DDR_DQS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr_dqs_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="PS_SRSTB" SIGIS="undef" SIGNAME="sys_ps7_PS_SRSTB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="fixed_io_ps_srstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="PS_CLK" SIGIS="undef" SIGNAME="sys_ps7_PS_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="fixed_io_ps_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="PS_PORB" SIGIS="undef" SIGNAME="sys_ps7_PS_PORB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="fixed_io_ps_porb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="GPIO_I"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="GPIO_O"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="GPIO_T"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_ps7_DDR" DATAWIDTH="8" NAME="DDR" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddrx:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CAS_N" PHYSICAL="DDR_CAS_n"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="DDR_CKE"/>
            <PORTMAP LOGICAL="CK_N" PHYSICAL="DDR_Clk_n"/>
            <PORTMAP LOGICAL="CK_P" PHYSICAL="DDR_Clk"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR_CS_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR_DRSTB"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="DDR_ODT"/>
            <PORTMAP LOGICAL="RAS_N" PHYSICAL="DDR_RAS_n"/>
            <PORTMAP LOGICAL="WE_N" PHYSICAL="DDR_WEB"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="DDR_BankAddr"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="DDR_Addr"/>
            <PORTMAP LOGICAL="DM" PHYSICAL="DDR_DM"/>
            <PORTMAP LOGICAL="DQ" PHYSICAL="DDR_DQ"/>
            <PORTMAP LOGICAL="DQS_N" PHYSICAL="DDR_DQS_n"/>
            <PORTMAP LOGICAL="DQS_P" PHYSICAL="DDR_DQS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_ps7_FIXED_IO" NAME="FIXED_IO" TYPE="INITIATOR" VLNV="xilinx.com:display_processing_system7:fixedio:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="MIO" PHYSICAL="MIO"/>
            <PORTMAP LOGICAL="DDR_VRN" PHYSICAL="DDR_VRN"/>
            <PORTMAP LOGICAL="DDR_VRP" PHYSICAL="DDR_VRP"/>
            <PORTMAP LOGICAL="PS_SRSTB" PHYSICAL="PS_SRSTB"/>
            <PORTMAP LOGICAL="PS_CLK" PHYSICAL="PS_CLK"/>
            <PORTMAP LOGICAL="PS_PORB" PHYSICAL="PS_PORB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="SPI_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:spi:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCK_I" PHYSICAL="SPI0_SCLK_I"/>
            <PORTMAP LOGICAL="SCK_O" PHYSICAL="SPI0_SCLK_O"/>
            <PORTMAP LOGICAL="SCK_T" PHYSICAL="SPI0_SCLK_T"/>
            <PORTMAP LOGICAL="IO0_I" PHYSICAL="SPI0_MOSI_I"/>
            <PORTMAP LOGICAL="IO0_O" PHYSICAL="SPI0_MOSI_O"/>
            <PORTMAP LOGICAL="IO0_T" PHYSICAL="SPI0_MOSI_T"/>
            <PORTMAP LOGICAL="IO1_I" PHYSICAL="SPI0_MISO_I"/>
            <PORTMAP LOGICAL="IO1_O" PHYSICAL="SPI0_MISO_O"/>
            <PORTMAP LOGICAL="IO1_T" PHYSICAL="SPI0_MISO_T"/>
            <PORTMAP LOGICAL="SS_I" PHYSICAL="SPI0_SS_I"/>
            <PORTMAP LOGICAL="SS_O" PHYSICAL="SPI0_SS_O"/>
            <PORTMAP LOGICAL="SS1_O" PHYSICAL="SPI0_SS1_O"/>
            <PORTMAP LOGICAL="SS2_O" PHYSICAL="SPI0_SS2_O"/>
            <PORTMAP LOGICAL="SS_T" PHYSICAL="SPI0_SS_T"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="SPI_1" TYPE="INITIATOR" VLNV="xilinx.com:interface:spi:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCK_I" PHYSICAL="SPI1_SCLK_I"/>
            <PORTMAP LOGICAL="SCK_O" PHYSICAL="SPI1_SCLK_O"/>
            <PORTMAP LOGICAL="SCK_T" PHYSICAL="SPI1_SCLK_T"/>
            <PORTMAP LOGICAL="IO0_I" PHYSICAL="SPI1_MOSI_I"/>
            <PORTMAP LOGICAL="IO0_O" PHYSICAL="SPI1_MOSI_O"/>
            <PORTMAP LOGICAL="IO0_T" PHYSICAL="SPI1_MOSI_T"/>
            <PORTMAP LOGICAL="IO1_I" PHYSICAL="SPI1_MISO_I"/>
            <PORTMAP LOGICAL="IO1_O" PHYSICAL="SPI1_MISO_O"/>
            <PORTMAP LOGICAL="IO1_T" PHYSICAL="SPI1_MISO_T"/>
            <PORTMAP LOGICAL="SS_I" PHYSICAL="SPI1_SS_I"/>
            <PORTMAP LOGICAL="SS_O" PHYSICAL="SPI1_SS_O"/>
            <PORTMAP LOGICAL="SS1_O" PHYSICAL="SPI1_SS1_O"/>
            <PORTMAP LOGICAL="SS2_O" PHYSICAL="SPI1_SS2_O"/>
            <PORTMAP LOGICAL="SS_T" PHYSICAL="SPI1_SS_T"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXI_HP1_FIFO_CTRL" TYPE="TARGET" VLNV="xilinx.com:display_processing_system7:hpstatusctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RCOUNT" PHYSICAL="S_AXI_HP1_RCOUNT"/>
            <PORTMAP LOGICAL="WCOUNT" PHYSICAL="S_AXI_HP1_WCOUNT"/>
            <PORTMAP LOGICAL="RACOUNT" PHYSICAL="S_AXI_HP1_RACOUNT"/>
            <PORTMAP LOGICAL="WACOUNT" PHYSICAL="S_AXI_HP1_WACOUNT"/>
            <PORTMAP LOGICAL="RDISSUECAPEN" PHYSICAL="S_AXI_HP1_RDISSUECAP1_EN"/>
            <PORTMAP LOGICAL="WRISSUECAPEN" PHYSICAL="S_AXI_HP1_WRISSUECAP1_EN"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXI_HP3_FIFO_CTRL" TYPE="TARGET" VLNV="xilinx.com:display_processing_system7:hpstatusctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RCOUNT" PHYSICAL="S_AXI_HP3_RCOUNT"/>
            <PORTMAP LOGICAL="WCOUNT" PHYSICAL="S_AXI_HP3_WCOUNT"/>
            <PORTMAP LOGICAL="RACOUNT" PHYSICAL="S_AXI_HP3_RACOUNT"/>
            <PORTMAP LOGICAL="WACOUNT" PHYSICAL="S_AXI_HP3_WACOUNT"/>
            <PORTMAP LOGICAL="RDISSUECAPEN" PHYSICAL="S_AXI_HP3_RDISSUECAP1_EN"/>
            <PORTMAP LOGICAL="WRISSUECAPEN" PHYSICAL="S_AXI_HP3_WRISSUECAP1_EN"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_ps7_M_AXI_GP0" DATAWIDTH="32" NAME="M_AXI_GP0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI3"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="12"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_GP0_ARVALID"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_GP0_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_GP0_BREADY"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_GP0_RREADY"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_GP0_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_GP0_WVALID"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_GP0_ARID"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_GP0_AWID"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M_AXI_GP0_WID"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_GP0_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_GP0_ARLOCK"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_GP0_ARSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_GP0_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_GP0_AWLOCK"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_GP0_AWSIZE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_GP0_ARPROT"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_GP0_AWPROT"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_GP0_ARADDR"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_GP0_AWADDR"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_GP0_WDATA"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_GP0_ARCACHE"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_GP0_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_GP0_ARQOS"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_GP0_AWCACHE"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_GP0_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_GP0_AWQOS"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_GP0_WSTRB"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_GP0_ARREADY"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_GP0_AWREADY"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_GP0_BVALID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_GP0_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_GP0_RVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_GP0_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_GP0_BID"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_GP0_RID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_GP0_BRESP"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_GP0_RRESP"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_GP0_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_hp1_interconnect_M00_AXI" DATAWIDTH="64" NAME="S_AXI_HP1" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI3"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_HP1_ARREADY"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_HP1_AWREADY"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_HP1_BVALID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S_AXI_HP1_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_HP1_RVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_HP1_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_HP1_BRESP"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_HP1_RRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S_AXI_HP1_BID"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S_AXI_HP1_RID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_HP1_RDATA"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_HP1_ARVALID"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_HP1_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_HP1_BREADY"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_HP1_RREADY"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S_AXI_HP1_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_HP1_WVALID"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S_AXI_HP1_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S_AXI_HP1_ARLOCK"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S_AXI_HP1_ARSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S_AXI_HP1_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S_AXI_HP1_AWLOCK"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S_AXI_HP1_AWSIZE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_HP1_ARPROT"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_HP1_AWPROT"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_HP1_ARADDR"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_HP1_AWADDR"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S_AXI_HP1_ARCACHE"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S_AXI_HP1_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S_AXI_HP1_ARQOS"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S_AXI_HP1_AWCACHE"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S_AXI_HP1_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S_AXI_HP1_AWQOS"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S_AXI_HP1_ARID"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S_AXI_HP1_AWID"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S_AXI_HP1_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_HP1_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_HP1_WSTRB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_hp3_interconnect_M00_AXI" DATAWIDTH="64" NAME="S_AXI_HP3" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI3"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_HP3_ARREADY"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_HP3_AWREADY"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_HP3_BVALID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S_AXI_HP3_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_HP3_RVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_HP3_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_HP3_BRESP"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_HP3_RRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S_AXI_HP3_BID"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S_AXI_HP3_RID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_HP3_RDATA"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_HP3_ARVALID"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_HP3_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_HP3_BREADY"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_HP3_RREADY"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S_AXI_HP3_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_HP3_WVALID"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S_AXI_HP3_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S_AXI_HP3_ARLOCK"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S_AXI_HP3_ARSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S_AXI_HP3_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S_AXI_HP3_AWLOCK"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S_AXI_HP3_AWSIZE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_HP3_ARPROT"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_HP3_AWPROT"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_HP3_ARADDR"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_HP3_AWADDR"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S_AXI_HP3_ARCACHE"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S_AXI_HP3_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S_AXI_HP3_ARQOS"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S_AXI_HP3_AWCACHE"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S_AXI_HP3_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S_AXI_HP3_AWQOS"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S_AXI_HP3_ARID"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S_AXI_HP3_AWID"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S_AXI_HP3_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_HP3_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_HP3_WSTRB"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x40000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x40001FFF" INSTANCE="BRAM_CONTROLLER" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="S00_AXI_reg" BASENAME="C_S00_AXI_BASEADDR" BASEVALUE="0x43C00000" HIGHNAME="C_S00_AXI_HIGHADDR" HIGHVALUE="0x43C00FFF" INSTANCE="Singleshot_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="axi_ad9144_core" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x44A10000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A1FFFF" INSTANCE="axi_ad9680_core" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x44A50000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A5FFFF" INSTANCE="axi_ad9680_xcvr" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x44A60000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A6FFFF" INSTANCE="axi_ad9144_xcvr" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x44A90000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A93FFF" INSTANCE="axi_ad9144_jesd_tx_axi" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x44AA0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44AA3FFF" INSTANCE="axi_ad9680_jesd_rx_axi" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x7C420000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7C420FFF" INSTANCE="axi_ad9144_dma" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="BRAM_CONTROLLER"/>
        <PERIPHERAL INSTANCE="Singleshot_0"/>
        <PERIPHERAL INSTANCE="axi_ad9144_core"/>
        <PERIPHERAL INSTANCE="axi_ad9680_core"/>
        <PERIPHERAL INSTANCE="axi_ad9680_xcvr"/>
        <PERIPHERAL INSTANCE="axi_ad9144_xcvr"/>
        <PERIPHERAL INSTANCE="axi_ad9144_jesd_tx_axi"/>
        <PERIPHERAL INSTANCE="axi_ad9680_jesd_rx_axi"/>
        <PERIPHERAL INSTANCE="axi_ad9144_dma"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/sys_rstgen" HWVERSION="5.0" INSTANCE="sys_rstgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_rstgen_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="sys_ps7_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_RESET0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_fifo" PORT="dma_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_ARESETN"/>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="up_rstn"/>
            <CONNECTION INSTANCE="axi_ad9144_jesd_rstgen" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="m_src_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rstgen" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_ARESETN"/>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_ARESETN"/>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_ARESETN"/>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_ARESETN"/>
            <CONNECTION INSTANCE="axi_ad9144_dma" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="Singleshot_0" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="BRAM_CONTROLLER" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_ARESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_daq2_xcvr" HWVERSION="1.0" INSTANCE="util_daq2_xcvr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_adxcvr" VLNV="analog.com:user:util_adxcvr:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="XCVR_TYPE" VALUE="0"/>
        <PARAMETER NAME="QPLL_REFCLK_DIV" VALUE="1"/>
        <PARAMETER NAME="QPLL_FBDIV_RATIO" VALUE="1"/>
        <PARAMETER NAME="QPLL_CFG" VALUE="&quot;000011010000000000110000001&quot;"/>
        <PARAMETER NAME="QPLL_FBDIV" VALUE="0x030"/>
        <PARAMETER NAME="QPLL_CFG0" VALUE="0x331C"/>
        <PARAMETER NAME="QPLL_CFG1" VALUE="0xD038"/>
        <PARAMETER NAME="QPLL_CFG1_G3" VALUE="0xD038"/>
        <PARAMETER NAME="QPLL_CFG2" VALUE="0x0FC0"/>
        <PARAMETER NAME="QPLL_CFG2_G3" VALUE="0x0FC0"/>
        <PARAMETER NAME="QPLL_CFG3" VALUE="0x0120"/>
        <PARAMETER NAME="QPLL_CFG4" VALUE="0x0003"/>
        <PARAMETER NAME="CPLL_FBDIV" VALUE="2"/>
        <PARAMETER NAME="CPLL_FBDIV_4_5" VALUE="5"/>
        <PARAMETER NAME="CPLL_CFG0" VALUE="0x01FA"/>
        <PARAMETER NAME="CPLL_CFG1" VALUE="0x0023"/>
        <PARAMETER NAME="CPLL_CFG2" VALUE="0x0002"/>
        <PARAMETER NAME="CPLL_CFG3" VALUE="0x0000"/>
        <PARAMETER NAME="TX_NUM_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="TX_OUT_DIV" VALUE="1"/>
        <PARAMETER NAME="TX_CLK25_DIV" VALUE="20"/>
        <PARAMETER NAME="TX_LANE_INVERT" VALUE="0"/>
        <PARAMETER NAME="RX_NUM_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="RX_OUT_DIV" VALUE="1"/>
        <PARAMETER NAME="RX_CLK25_DIV" VALUE="20"/>
        <PARAMETER NAME="RX_DFE_LPM_CFG" VALUE="0x0104"/>
        <PARAMETER NAME="RX_PMA_CFG" VALUE="0x001E7080"/>
        <PARAMETER NAME="RX_CDR_CFG" VALUE="0x0B000023FF10400020"/>
        <PARAMETER NAME="RX_LANE_INVERT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_util_daq2_xcvr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="up_rstn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="up_clk" SIGIS="clk" SIGNAME="sys_ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="qpll_ref_clk_0" SIGIS="clk" SIGNAME="External_Ports_tx_ref_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_ref_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_qpll_rst_0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_pll_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="cpll_ref_clk_0" SIGIS="clk" SIGNAME="External_Ports_rx_ref_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_ref_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_cpll_rst_0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_pll_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_0_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_0_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_0_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_0_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_0_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_0_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="rx_out_clk_0" SIGIS="clk" SIGNAME="util_daq2_xcvr_rx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rstgen" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_clk_0"/>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_clk_1"/>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_clk_2"/>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_clk_3"/>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx_axi" PORT="core_clk"/>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="clk"/>
            <CONNECTION INSTANCE="axi_ad9680_core" PORT="rx_clk"/>
            <CONNECTION INSTANCE="axi_ad9680_cpack" PORT="adc_clk"/>
            <CONNECTION INSTANCE="DFlipFlop_0" PORT="ref_clk"/>
            <CONNECTION INSTANCE="Counter_XBits" PORT="Clk"/>
            <CONNECTION INSTANCE="State_Machine" PORT="Clk"/>
            <CONNECTION INSTANCE="UserMemoryAccess_BRAM" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="rx_clk_0" SIGIS="clk" SIGNAME="util_daq2_xcvr_rx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_charisk_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="phy_charisk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_disperr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_phy_disperr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="phy_disperr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_notintable_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_phy_notintable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="phy_notintable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rx_data_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_calign_0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_phy_en_char_align">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="phy_en_char_align"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_0_p" SIGIS="undef" SIGNAME="util_daq2_xcvr_tx_0_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_data_0_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_0_n" SIGIS="undef" SIGNAME="util_daq2_xcvr_tx_0_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_data_0_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="tx_out_clk_0" SIGIS="clk" SIGNAME="util_daq2_xcvr_tx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_rstgen" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_clk_0"/>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_clk_1"/>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_clk_2"/>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_clk_3"/>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx_axi" PORT="core_clk"/>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="clk"/>
            <CONNECTION INSTANCE="axi_ad9144_core" PORT="tx_clk"/>
            <CONNECTION INSTANCE="axi_ad9144_upack" PORT="dac_clk"/>
            <CONNECTION INSTANCE="axi_ad9144_fifo" PORT="dac_clk"/>
            <CONNECTION INSTANCE="Mem_Buffer_0" PORT="clk_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="tx_clk_0" SIGIS="clk" SIGNAME="util_daq2_xcvr_tx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="tx_charisk_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="phy_charisk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="tx_data_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_cm_enb_0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_cm_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_cm_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_cm_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_cm_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_cm_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_cm_wr_0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_cm_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_cm_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_cm_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_cm_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_cm_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_cm_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_cm_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_cm_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_cm_ready_0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_cm_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_cm_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_enb_0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_es_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_wr_0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_ready_0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_reset_0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_pll_locked_0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_pll_locked_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_pll_locked_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_rst_0" SIGIS="rst" SIGNAME="axi_ad9680_xcvr_up_ch_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_user_ready_0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_user_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_user_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_rst_done_0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rst_done_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_rst_done_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_lpm_dfe_n_0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_lpm_dfe_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_lpm_dfe_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_rate_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rate_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_rate_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="up_rx_sys_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_sys_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_sys_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_out_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_out_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_out_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_enb_0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_rx_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_wr_0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_rx_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_rx_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_ready_0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_pll_locked_0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_pll_locked_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_pll_locked_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_rst_0" SIGIS="rst" SIGNAME="axi_ad9144_xcvr_up_ch_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_user_ready_0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_user_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_user_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_rst_done_0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rst_done_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_rst_done_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_lpm_dfe_n_0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_lpm_dfe_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_lpm_dfe_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_tx_rate_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rate_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_rate_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="up_tx_sys_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_sys_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_sys_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_tx_out_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_out_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_out_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="up_tx_diffctrl_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_tx_diffctrl_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_tx_diffctrl_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="up_tx_postcursor_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_tx_postcursor_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_tx_postcursor_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="up_tx_precursor_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_tx_precursor_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_tx_precursor_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_enb_0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_tx_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_wr_0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_tx_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_tx_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_ready_0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="cpll_ref_clk_1" SIGIS="clk" SIGNAME="External_Ports_rx_ref_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_ref_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_cpll_rst_1" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_pll_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_1_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_1_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_1_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_1_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_1_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_1_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="rx_out_clk_1" SIGIS="clk"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="rx_clk_1" SIGIS="clk" SIGNAME="util_daq2_xcvr_rx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_charisk_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="phy_charisk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_disperr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_phy_disperr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="phy_disperr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_notintable_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_phy_notintable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="phy_notintable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rx_data_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_calign_1" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_phy_en_char_align">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="phy_en_char_align"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_1_p" SIGIS="undef" SIGNAME="util_daq2_xcvr_tx_1_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_data_1_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_1_n" SIGIS="undef" SIGNAME="util_daq2_xcvr_tx_1_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_data_1_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="tx_out_clk_1" SIGIS="clk"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="tx_clk_1" SIGIS="clk" SIGNAME="util_daq2_xcvr_tx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="tx_charisk_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="phy_charisk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="tx_data_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_enb_1" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_enb_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_es_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_addr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_wr_1" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_wr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_wdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_wdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_rdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_rdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_ready_1" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_reset_1" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_reset_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_reset_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_pll_locked_1" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_pll_locked_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_pll_locked_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_rst_1" SIGIS="rst" SIGNAME="axi_ad9680_xcvr_up_ch_rst_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_rst_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_user_ready_1" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_user_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_user_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_rst_done_1" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rst_done_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_rst_done_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_lpm_dfe_n_1" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_lpm_dfe_n_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_lpm_dfe_n_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_rate_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rate_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_rate_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="up_rx_sys_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_sys_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_sys_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_out_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_out_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_out_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_enb_1" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_enb_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_rx_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_addr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_wr_1" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_wr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_rx_wdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_wdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_rx_rdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_rdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_ready_1" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_pll_locked_1" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_pll_locked_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_pll_locked_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_rst_1" SIGIS="rst" SIGNAME="axi_ad9144_xcvr_up_ch_rst_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_rst_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_user_ready_1" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_user_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_user_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_rst_done_1" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rst_done_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_rst_done_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_lpm_dfe_n_1" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_lpm_dfe_n_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_lpm_dfe_n_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_tx_rate_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rate_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_rate_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="up_tx_sys_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_sys_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_sys_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_tx_out_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_out_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_out_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="up_tx_diffctrl_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_tx_diffctrl_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_tx_diffctrl_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="up_tx_postcursor_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_tx_postcursor_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_tx_postcursor_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="up_tx_precursor_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_tx_precursor_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_tx_precursor_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_enb_1" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_enb_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_tx_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_addr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_wr_1" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_wr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_tx_wdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_wdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_tx_rdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_rdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_ready_1" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="cpll_ref_clk_2" SIGIS="clk" SIGNAME="External_Ports_rx_ref_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_ref_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_cpll_rst_2" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_pll_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_2_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_2_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_2_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_2_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_2_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_2_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="rx_out_clk_2" SIGIS="clk"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="rx_clk_2" SIGIS="clk" SIGNAME="util_daq2_xcvr_rx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_charisk_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="phy_charisk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_disperr_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_phy_disperr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="phy_disperr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_notintable_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_phy_notintable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="phy_notintable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rx_data_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_calign_2" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_phy_en_char_align">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="phy_en_char_align"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_2_p" SIGIS="undef" SIGNAME="util_daq2_xcvr_tx_2_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_data_2_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_2_n" SIGIS="undef" SIGNAME="util_daq2_xcvr_tx_2_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_data_2_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="tx_out_clk_2" SIGIS="clk"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="tx_clk_2" SIGIS="clk" SIGNAME="util_daq2_xcvr_tx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="tx_charisk_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="phy_charisk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="tx_data_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_enb_2" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_enb_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_enb_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_es_addr_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_addr_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_addr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_wr_2" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_wr_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_wr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_wdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_wdata_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_wdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_rdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_rdata_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_rdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_ready_2" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_ready_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_ready_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_reset_2" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_reset_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_reset_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_pll_locked_2" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_pll_locked_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_pll_locked_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_rst_2" SIGIS="rst" SIGNAME="axi_ad9680_xcvr_up_ch_rst_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_rst_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_user_ready_2" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_user_ready_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_user_ready_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_rst_done_2" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rst_done_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_rst_done_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_lpm_dfe_n_2" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_lpm_dfe_n_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_lpm_dfe_n_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_rate_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rate_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_rate_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="up_rx_sys_clk_sel_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_sys_clk_sel_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_sys_clk_sel_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_out_clk_sel_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_out_clk_sel_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_out_clk_sel_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_enb_2" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_enb_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_enb_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_rx_addr_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_addr_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_addr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_wr_2" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_wr_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_wr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_rx_wdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_wdata_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_wdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_rx_rdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rdata_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_rdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_ready_2" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_ready_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_ready_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_pll_locked_2" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_pll_locked_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_pll_locked_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_rst_2" SIGIS="rst" SIGNAME="axi_ad9144_xcvr_up_ch_rst_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_rst_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_user_ready_2" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_user_ready_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_user_ready_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_rst_done_2" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rst_done_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_rst_done_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_lpm_dfe_n_2" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_lpm_dfe_n_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_lpm_dfe_n_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_tx_rate_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rate_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_rate_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="up_tx_sys_clk_sel_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_sys_clk_sel_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_sys_clk_sel_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_tx_out_clk_sel_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_out_clk_sel_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_out_clk_sel_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="up_tx_diffctrl_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_tx_diffctrl_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_tx_diffctrl_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="up_tx_postcursor_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_tx_postcursor_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_tx_postcursor_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="up_tx_precursor_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_tx_precursor_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_tx_precursor_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_enb_2" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_enb_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_enb_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_tx_addr_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_addr_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_addr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_wr_2" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_wr_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_wr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_tx_wdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_wdata_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_wdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_tx_rdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rdata_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_rdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_ready_2" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_ready_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_ready_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="cpll_ref_clk_3" SIGIS="clk" SIGNAME="External_Ports_rx_ref_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_ref_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_cpll_rst_3" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_pll_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_3_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_3_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_3_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_3_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_3_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_3_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="rx_out_clk_3" SIGIS="clk"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="rx_clk_3" SIGIS="clk" SIGNAME="util_daq2_xcvr_rx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="rx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_charisk_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="phy_charisk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_disperr_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_phy_disperr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="phy_disperr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_notintable_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_phy_notintable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="phy_notintable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rx_data_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_calign_3" SIGIS="undef" SIGNAME="axi_ad9680_jesd_rx_phy_en_char_align">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_jesd_rx" PORT="phy_en_char_align"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_3_p" SIGIS="undef" SIGNAME="util_daq2_xcvr_tx_3_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_data_3_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_3_n" SIGIS="undef" SIGNAME="util_daq2_xcvr_tx_3_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_data_3_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="tx_out_clk_3" SIGIS="clk"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="tx_clk_3" SIGIS="clk" SIGNAME="util_daq2_xcvr_tx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_daq2_xcvr" PORT="tx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="tx_charisk_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="phy_charisk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="tx_data_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_jesd_tx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_jesd_tx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_enb_3" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_enb_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_enb_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_es_addr_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_addr_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_addr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_wr_3" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_wr_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_wr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_wdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_wdata_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_wdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_rdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_rdata_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_rdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_ready_3" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_ready_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_ready_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_reset_3" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_es_reset_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_es_reset_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_pll_locked_3" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_pll_locked_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_pll_locked_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_rst_3" SIGIS="rst" SIGNAME="axi_ad9680_xcvr_up_ch_rst_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_rst_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_user_ready_3" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_user_ready_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_user_ready_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_rst_done_3" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rst_done_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_rst_done_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_lpm_dfe_n_3" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_lpm_dfe_n_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_lpm_dfe_n_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_rate_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rate_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_rate_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="up_rx_sys_clk_sel_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_sys_clk_sel_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_sys_clk_sel_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_out_clk_sel_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_out_clk_sel_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_out_clk_sel_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_enb_3" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_enb_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_enb_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_rx_addr_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_addr_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_addr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_wr_3" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_wr_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_wr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_rx_wdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_wdata_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_wdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_rx_rdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_rdata_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_rdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_ready_3" SIGIS="undef" SIGNAME="axi_ad9680_xcvr_up_ch_ready_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9680_xcvr" PORT="up_ch_ready_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_pll_locked_3" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_pll_locked_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_pll_locked_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_rst_3" SIGIS="rst" SIGNAME="axi_ad9144_xcvr_up_ch_rst_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_rst_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_user_ready_3" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_user_ready_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_user_ready_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_rst_done_3" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rst_done_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_rst_done_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_lpm_dfe_n_3" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_lpm_dfe_n_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_lpm_dfe_n_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_tx_rate_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rate_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_rate_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="up_tx_sys_clk_sel_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_sys_clk_sel_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_sys_clk_sel_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_tx_out_clk_sel_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_out_clk_sel_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_out_clk_sel_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="up_tx_diffctrl_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_tx_diffctrl_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_tx_diffctrl_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="up_tx_postcursor_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_tx_postcursor_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_tx_postcursor_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="up_tx_precursor_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_tx_precursor_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_tx_precursor_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_enb_3" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_enb_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_enb_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_tx_addr_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_addr_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_addr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_wr_3" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_wr_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_wr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_tx_wdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_wdata_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_wdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_tx_rdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_rdata_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_rdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_ready_3" SIGIS="undef" SIGNAME="axi_ad9144_xcvr_up_ch_ready_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_xcvr" PORT="up_ch_ready_3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_ad9144_xcvr_up_cm_0" NAME="up_cm_0" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_cm_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_cm_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_cm_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_cm_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_cm_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_cm_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9680_xcvr_up_es_0" NAME="up_es_0" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_0"/>
            <PORTMAP LOGICAL="reset" PHYSICAL="up_es_reset_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9680_xcvr_up_ch_0" NAME="up_rx_0" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_rx_pll_locked_0"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_rx_rst_0"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_rx_user_ready_0"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_rx_rst_done_0"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_rx_lpm_dfe_n_0"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_rx_rate_0"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_rx_sys_clk_sel_0"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_rx_out_clk_sel_0"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_rx_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_rx_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_rx_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_rx_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_rx_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_rx_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_xcvr_up_ch_0" NAME="up_tx_0" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_tx_pll_locked_0"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_tx_rst_0"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_tx_user_ready_0"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_tx_rst_done_0"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_tx_lpm_dfe_n_0"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_tx_rate_0"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_tx_sys_clk_sel_0"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_tx_out_clk_sel_0"/>
            <PORTMAP LOGICAL="tx_diffctrl" PHYSICAL="up_tx_diffctrl_0"/>
            <PORTMAP LOGICAL="tx_postcursor" PHYSICAL="up_tx_postcursor_0"/>
            <PORTMAP LOGICAL="tx_precursor" PHYSICAL="up_tx_precursor_0"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_tx_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_tx_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_tx_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_tx_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_tx_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_tx_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="util_daq2_xcvr_rx_0" NAME="rx_0" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="rx_charisk_0"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="rx_notintable_0"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="rx_disperr_0"/>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="rx_data_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_jesd_tx_tx_phy0" NAME="tx_0" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txcharisk" PHYSICAL="tx_charisk_0"/>
            <PORTMAP LOGICAL="txdata" PHYSICAL="tx_data_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9680_xcvr_up_es_1" NAME="up_es_1" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_1"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_1"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_1"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_1"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_1"/>
            <PORTMAP LOGICAL="reset" PHYSICAL="up_es_reset_1"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9680_xcvr_up_ch_1" NAME="up_rx_1" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_rx_pll_locked_1"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_rx_rst_1"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_rx_user_ready_1"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_rx_rst_done_1"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_rx_lpm_dfe_n_1"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_rx_rate_1"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_rx_sys_clk_sel_1"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_rx_out_clk_sel_1"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_rx_enb_1"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_rx_addr_1"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_rx_wr_1"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_rx_wdata_1"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_rx_rdata_1"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_rx_ready_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_xcvr_up_ch_1" NAME="up_tx_1" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_tx_pll_locked_1"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_tx_rst_1"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_tx_user_ready_1"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_tx_rst_done_1"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_tx_lpm_dfe_n_1"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_tx_rate_1"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_tx_sys_clk_sel_1"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_tx_out_clk_sel_1"/>
            <PORTMAP LOGICAL="tx_diffctrl" PHYSICAL="up_tx_diffctrl_1"/>
            <PORTMAP LOGICAL="tx_postcursor" PHYSICAL="up_tx_postcursor_1"/>
            <PORTMAP LOGICAL="tx_precursor" PHYSICAL="up_tx_precursor_1"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_tx_enb_1"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_tx_addr_1"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_tx_wr_1"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_tx_wdata_1"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_tx_rdata_1"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_tx_ready_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="util_daq2_xcvr_rx_1" NAME="rx_1" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="rx_charisk_1"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="rx_notintable_1"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="rx_disperr_1"/>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="rx_data_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_jesd_tx_tx_phy3" NAME="tx_1" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txcharisk" PHYSICAL="tx_charisk_1"/>
            <PORTMAP LOGICAL="txdata" PHYSICAL="tx_data_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9680_xcvr_up_es_2" NAME="up_es_2" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_2"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_2"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_2"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_2"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_2"/>
            <PORTMAP LOGICAL="reset" PHYSICAL="up_es_reset_2"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9680_xcvr_up_ch_2" NAME="up_rx_2" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_rx_pll_locked_2"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_rx_rst_2"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_rx_user_ready_2"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_rx_rst_done_2"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_rx_lpm_dfe_n_2"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_rx_rate_2"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_rx_sys_clk_sel_2"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_rx_out_clk_sel_2"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_rx_enb_2"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_rx_addr_2"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_rx_wr_2"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_rx_wdata_2"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_rx_rdata_2"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_rx_ready_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_xcvr_up_ch_2" NAME="up_tx_2" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_tx_pll_locked_2"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_tx_rst_2"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_tx_user_ready_2"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_tx_rst_done_2"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_tx_lpm_dfe_n_2"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_tx_rate_2"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_tx_sys_clk_sel_2"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_tx_out_clk_sel_2"/>
            <PORTMAP LOGICAL="tx_diffctrl" PHYSICAL="up_tx_diffctrl_2"/>
            <PORTMAP LOGICAL="tx_postcursor" PHYSICAL="up_tx_postcursor_2"/>
            <PORTMAP LOGICAL="tx_precursor" PHYSICAL="up_tx_precursor_2"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_tx_enb_2"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_tx_addr_2"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_tx_wr_2"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_tx_wdata_2"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_tx_rdata_2"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_tx_ready_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="util_daq2_xcvr_rx_2" NAME="rx_2" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="rx_charisk_2"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="rx_notintable_2"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="rx_disperr_2"/>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="rx_data_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_jesd_tx_tx_phy1" NAME="tx_2" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txcharisk" PHYSICAL="tx_charisk_2"/>
            <PORTMAP LOGICAL="txdata" PHYSICAL="tx_data_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9680_xcvr_up_es_3" NAME="up_es_3" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_3"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_3"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_3"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_3"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_3"/>
            <PORTMAP LOGICAL="reset" PHYSICAL="up_es_reset_3"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9680_xcvr_up_ch_3" NAME="up_rx_3" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_rx_pll_locked_3"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_rx_rst_3"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_rx_user_ready_3"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_rx_rst_done_3"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_rx_lpm_dfe_n_3"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_rx_rate_3"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_rx_sys_clk_sel_3"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_rx_out_clk_sel_3"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_rx_enb_3"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_rx_addr_3"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_rx_wr_3"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_rx_wdata_3"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_rx_rdata_3"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_rx_ready_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_xcvr_up_ch_3" NAME="up_tx_3" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_tx_pll_locked_3"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_tx_rst_3"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_tx_user_ready_3"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_tx_rst_done_3"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_tx_lpm_dfe_n_3"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_tx_rate_3"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_tx_sys_clk_sel_3"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_tx_out_clk_sel_3"/>
            <PORTMAP LOGICAL="tx_diffctrl" PHYSICAL="up_tx_diffctrl_3"/>
            <PORTMAP LOGICAL="tx_postcursor" PHYSICAL="up_tx_postcursor_3"/>
            <PORTMAP LOGICAL="tx_precursor" PHYSICAL="up_tx_precursor_3"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_tx_enb_3"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_tx_addr_3"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_tx_wr_3"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_tx_wdata_3"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_tx_rdata_3"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_tx_ready_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="util_daq2_xcvr_rx_3" NAME="rx_3" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="rx_charisk_3"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="rx_notintable_3"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="rx_disperr_3"/>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="rx_data_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9144_jesd_tx_tx_phy2" NAME="tx_3" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txcharisk" PHYSICAL="tx_charisk_3"/>
            <PORTMAP LOGICAL="txdata" PHYSICAL="tx_data_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9144_fifo" PORT="bypass"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
