Analysis & Synthesis report for top
Mon Nov 07 02:47:41 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |UART_Controller_tb|state
  9. State Machine - |UART_Controller_tb|UART_Controller:UART_Controller1|uart_tx_state
 10. State Machine - |UART_Controller_tb|UART_Controller:UART_Controller1|uart_rx_state
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: UART_Controller:UART_Controller1
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 07 02:47:41 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; UART_Controller_tb                          ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 111                                         ;
;     Total combinational functions  ; 90                                          ;
;     Dedicated logic registers      ; 85                                          ;
; Total registers                    ; 85                                          ;
; Total pins                         ; 7                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; uart_controller_tb ; top                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                 ;
+----------------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                                                                                                    ; Library ;
+----------------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../../../../rtl/uart_controller.vhd ; yes             ; User VHDL File  ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/uart_controller.vhd                                       ;         ;
; uart_controller_tb.vhd                 ; yes             ; User VHDL File  ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/uart_controller_tb.vhd ;         ;
+----------------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 111       ;
;                                             ;           ;
; Total combinational functions               ; 90        ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 33        ;
;     -- 3 input functions                    ; 21        ;
;     -- <=2 input functions                  ; 36        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 76        ;
;     -- arithmetic mode                      ; 14        ;
;                                             ;           ;
; Total registers                             ; 85        ;
;     -- Dedicated logic registers            ; 85        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 7         ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 85        ;
; Total fan-out                               ; 523       ;
; Average fan-out                             ; 2.77      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                          ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                  ; Entity Name        ; Library Name ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------+--------------------+--------------+
; |UART_Controller_tb                   ; 90 (7)            ; 85 (26)      ; 0           ; 0            ; 0       ; 0         ; 7    ; 0            ; |UART_Controller_tb                                  ; UART_Controller_tb ; work         ;
;    |UART_Controller:UART_Controller1| ; 83 (83)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Controller_tb|UART_Controller:UART_Controller1 ; UART_Controller    ; work         ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |UART_Controller_tb|state                                        ;
+-------------------+--------------+------------+-------------------+--------------+
; Name              ; state.s_idle ; state.s_tx ; state.s_init_done ; state.s_init ;
+-------------------+--------------+------------+-------------------+--------------+
; state.s_init      ; 0            ; 0          ; 0                 ; 0            ;
; state.s_init_done ; 0            ; 0          ; 1                 ; 1            ;
; state.s_tx        ; 0            ; 1          ; 0                 ; 1            ;
; state.s_idle      ; 1            ; 0          ; 0                 ; 1            ;
+-------------------+--------------+------------+-------------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |UART_Controller_tb|UART_Controller:UART_Controller1|uart_tx_state                                              ;
+---------------------------------+--------------------------------+----------------------------+---------------------------------+
; Name                            ; uart_tx_state.tx_send_stop_bit ; uart_tx_state.tx_send_data ; uart_tx_state.tx_send_start_bit ;
+---------------------------------+--------------------------------+----------------------------+---------------------------------+
; uart_tx_state.tx_send_start_bit ; 0                              ; 0                          ; 0                               ;
; uart_tx_state.tx_send_data      ; 0                              ; 1                          ; 1                               ;
; uart_tx_state.tx_send_stop_bit  ; 1                              ; 0                          ; 1                               ;
+---------------------------------+--------------------------------+----------------------------+---------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |UART_Controller_tb|UART_Controller:UART_Controller1|uart_rx_state                                          ;
+--------------------------------+-------------------------------+---------------------------+--------------------------------+
; Name                           ; uart_rx_state.rx_get_stop_bit ; uart_rx_state.rx_get_data ; uart_rx_state.rx_get_start_bit ;
+--------------------------------+-------------------------------+---------------------------+--------------------------------+
; uart_rx_state.rx_get_start_bit ; 0                             ; 0                         ; 0                              ;
; uart_rx_state.rx_get_data      ; 0                             ; 1                         ; 1                              ;
; uart_rx_state.rx_get_stop_bit  ; 1                             ; 0                         ; 1                              ;
+--------------------------------+-------------------------------+---------------------------+--------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 85    ;
; Number of registers using Synchronous Clear  ; 28    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 49    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Inverted Register Statistics                                  ;
+-----------------------------------------------------+---------+
; Inverted Register                                   ; Fan out ;
+-----------------------------------------------------+---------+
; UART_Controller:UART_Controller1|uart_tx_data       ; 2       ;
; UART_Controller:UART_Controller1|uart_rx_bit        ; 5       ;
; UART_Controller:UART_Controller1|uart_rx_filter[0]  ; 4       ;
; UART_Controller:UART_Controller1|uart_rx_filter[1]  ; 3       ;
; UART_Controller:UART_Controller1|uart_rx_data_sr[1] ; 2       ;
; UART_Controller:UART_Controller1|uart_rx_data_sr[0] ; 1       ;
; Total number of inverted registers = 6              ;         ;
+-----------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |UART_Controller_tb|UART_Controller:UART_Controller1|tx_baud_counter[5]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |UART_Controller_tb|UART_Controller:UART_Controller1|rx_baud_counter[5]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |UART_Controller_tb|UART_Controller:UART_Controller1|uart_rx_data_vec[1]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UART_Controller_tb|UART_Controller:UART_Controller1|uart_rx_bit_spacing[3] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |UART_Controller_tb|UART_Controller:UART_Controller1|uart_rx_count[2]       ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |UART_Controller_tb|UART_Controller:UART_Controller1|uart_tx_data_vec[3]    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |UART_Controller_tb|UART_Controller:UART_Controller1|uart_tx_count[0]       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |UART_Controller_tb|UART_Controller:UART_Controller1|uart_rx_data_sr[1]     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |UART_Controller_tb|Selector4                                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |UART_Controller_tb|UART_Controller:UART_Controller1|uart_tx_state          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |UART_Controller_tb|UART_Controller:UART_Controller1|uart_rx_state          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Controller:UART_Controller1 ;
+-----------------+----------+--------------------------------------------------+
; Parameter Name  ; Value    ; Type                                             ;
+-----------------+----------+--------------------------------------------------+
; baud            ; 128000   ; Signed Integer                                   ;
; clock_frequency ; 48000000 ; Signed Integer                                   ;
+-----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 7                           ;
; cycloneiii_ff         ; 85                          ;
;     ENA               ; 40                          ;
;     ENA SCLR          ; 9                           ;
;     SCLR              ; 19                          ;
;     plain             ; 17                          ;
; cycloneiii_lcell_comb ; 95                          ;
;     arith             ; 14                          ;
;         2 data inputs ; 14                          ;
;     normal            ; 81                          ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 21                          ;
;         4 data inputs ; 33                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.69                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Mon Nov 07 02:47:12 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FISC -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/uart_controller.vhd
    Info (12022): Found design unit 1: UART_Controller-rtl File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/uart_controller.vhd Line: 50
    Info (12023): Found entity 1: UART_Controller File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/uart_controller.vhd Line: 32
Info (12021): Found 6 design units, including 3 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/l1_icache.vhd
    Info (12022): Found design unit 1: L1_ICache_Way-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd Line: 18
    Info (12022): Found design unit 2: L1_ICache_Set-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd Line: 61
    Info (12022): Found design unit 3: L1_ICache-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd Line: 113
    Info (12023): Found entity 1: L1_ICache_Way File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd Line: 5
    Info (12023): Found entity 2: L1_ICache_Set File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd Line: 46
    Info (12023): Found entity 3: L1_ICache File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd Line: 91
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/flags.vhd
    Info (12022): Found design unit 1: Flags-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/flags.vhd Line: 19
    Info (12023): Found entity 1: Flags File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/flags.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/stage5_writeback.vhd
    Info (12022): Found design unit 1: Stage5_Writeback-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage5_writeback.vhd Line: 15
    Info (12023): Found entity 1: Stage5_Writeback File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage5_writeback.vhd Line: 5
Info (12021): Found 4 design units, including 2 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/stage4_memory_access.vhd
    Info (12022): Found design unit 1: Data_Memory-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 23
    Info (12022): Found design unit 2: Stage4_Memory_Access-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 125
    Info (12023): Found entity 1: Data_Memory File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 11
    Info (12023): Found entity 2: Stage4_Memory_Access File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 100
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/stage3_execute.vhd
    Info (12022): Found design unit 1: Stage3_Execute-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage3_execute.vhd Line: 46
    Info (12023): Found entity 1: Stage3_Execute File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage3_execute.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/alu.vhd
    Info (12022): Found design unit 1: ALU-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 21
    Info (12023): Found entity 1: ALU File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/registers.vhd
    Info (12022): Found design unit 1: RegFile-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/registers.vhd Line: 24
    Info (12023): Found entity 1: RegFile File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/registers.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/top_synth.vhd
    Info (12022): Found design unit 1: top_synth-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 16
    Info (12023): Found entity 1: top_synth File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/stage2_decode.vhd
    Info (12022): Found design unit 1: Stage2_Decode-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 43
    Info (12023): Found entity 1: Stage2_Decode File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 8
Info (12021): Found 4 design units, including 2 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/stage1_fetch.vhd
    Info (12022): Found design unit 1: Program_Counter-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 16
    Info (12022): Found design unit 2: Stage1_Fetch-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 56
    Info (12023): Found entity 1: Program_Counter File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 6
    Info (12023): Found entity 2: Stage1_Fetch File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/microcode.vhd
    Info (12022): Found design unit 1: Microcode-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 17
    Info (12023): Found entity 1: Microcode File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/fisc.vhd
    Info (12022): Found design unit 1: FISC-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 23
    Info (12023): Found entity 1: FISC File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/defines.vhd
    Info (12022): Found design unit 1: FISC_DEFINES File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/defines.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dram_controller_tb.vhd
    Info (12022): Found design unit 1: dram_controller_tb-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/dram_controller_tb.vhd Line: 56
    Info (12023): Found entity 1: dram_controller_tb File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/dram_controller_tb.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/dram_controller.vhd
    Info (12022): Found design unit 1: DRAM_Controller-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/dram_controller.vhd Line: 40
    Info (12023): Found entity 1: DRAM_Controller File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/dram_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/pll.vhd Line: 53
    Info (12023): Found entity 1: pll File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/pll.vhd Line: 43
Info (12021): Found 4 design units, including 2 entities, in source file iobuf.vhd
    Info (12022): Found design unit 1: iobuf_iobuf_bidir_p1p-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.vhd Line: 57
    Info (12022): Found design unit 2: iobuf-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.vhd Line: 144
    Info (12023): Found entity 1: iobuf_iobuf_bidir_p1p File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.vhd Line: 47
    Info (12023): Found entity 2: iobuf File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.vhd Line: 133
Info (12021): Found 2 design units, including 1 entities, in source file uart_controller_tb.vhd
    Info (12022): Found design unit 1: UART_Controller_tb-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/uart_controller_tb.vhd Line: 16
    Info (12023): Found entity 1: UART_Controller_tb File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/uart_controller_tb.vhd Line: 4
Info (12127): Elaborating entity "uart_controller_tb" for the top level hierarchy
Info (12128): Elaborating entity "UART_Controller" for hierarchy "UART_Controller:UART_Controller1" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/uart_controller_tb.vhd Line: 41
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 120 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 113 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 850 megabytes
    Info: Processing ended: Mon Nov 07 02:47:41 2016
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:01:00


