Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: lab6.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab6.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab6"
Output Format                      : NGC
Target Device                      : xc3s1000-4-ft256

---- Source Options
Top Module Name                    : lab6
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/hlocal/common/common.vhd" in Library work.
Architecture common of Entity common is up to date.
Compiling vhdl file "C:/hlocal/common/synchronizer.vhd" in Library work.
Architecture syn of Entity synchronizer is up to date.
Compiling vhdl file "C:/hlocal/common/edgedetector.vhd" in Library work.
Architecture syn of Entity edgedetector is up to date.
Compiling vhdl file "C:/hlocal/common/ps2receiver.vhd" in Library work.
Architecture syn of Entity ps2receiver is up to date.
Compiling vhdl file "C:/hlocal/common/vgaInterface.vhd" in Library work.
Architecture syn of Entity vgainterface is up to date.
Compiling vhdl file "C:/hlocal/Pract_06/lab6.vhd" in Library work.
Entity <lab6> compiled.
Entity <lab6> (Architecture <syn>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <lab6> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <synchronizer> in library <work> (architecture <syn>) with generics.
	INIT = '0'
	STAGES = 2

Analyzing hierarchy for entity <ps2Receiver> in library <work> (architecture <syn>) with generics.
	REGOUTPUTS = false

Analyzing hierarchy for entity <vgaInterface> in library <work> (architecture <syn>) with generics.
	FREQ = 50000
	SYNCDELAY = 0

Analyzing hierarchy for entity <synchronizer> in library <work> (architecture <syn>) with generics.
	INIT = '1'
	STAGES = 2

Analyzing hierarchy for entity <edgeDetector> in library <work> (architecture <syn>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <lab6> in library <work> (Architecture <syn>).
Entity <lab6> analyzed. Unit <lab6> generated.

Analyzing generic Entity <synchronizer.1> in library <work> (Architecture <syn>).
	INIT = '0'
	STAGES = 2
Entity <synchronizer.1> analyzed. Unit <synchronizer.1> generated.

Analyzing generic Entity <ps2Receiver> in library <work> (Architecture <syn>).
	REGOUTPUTS = false
WARNING:Xst:753 - "C:/hlocal/common/ps2receiver.vhd" line 57: Unconnected output port 'xRise' of component 'edgeDetector'.
Entity <ps2Receiver> analyzed. Unit <ps2Receiver> generated.

Analyzing generic Entity <synchronizer.2> in library <work> (Architecture <syn>).
	INIT = '1'
	STAGES = 2
Entity <synchronizer.2> analyzed. Unit <synchronizer.2> generated.

Analyzing Entity <edgeDetector> in library <work> (Architecture <syn>).
Entity <edgeDetector> analyzed. Unit <edgeDetector> generated.

Analyzing generic Entity <vgaInterface> in library <work> (Architecture <syn>).
	FREQ = 50000
	SYNCDELAY = 0
WARNING:Xst:819 - "C:/hlocal/common/vgaInterface.vhd" line 100: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <R>, <blanking>, <G>, <B>
Entity <vgaInterface> analyzed. Unit <vgaInterface> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <synchronizer_1>.
    Related source file is "C:/hlocal/common/synchronizer.vhd".
    Found 2-bit register for signal <aux>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <synchronizer_1> synthesized.


Synthesizing Unit <vgaInterface>.
    Related source file is "C:/hlocal/common/vgaInterface.vhd".
    Found 10-bit comparator greatequal for signal <blanking$cmp_ge0000> created at line 98.
    Found 10-bit comparator greatequal for signal <blanking$cmp_ge0001> created at line 98.
    Found 1-bit register for signal <cycleCnt<0>>.
    Found 10-bit comparator greatequal for signal <hSyncInt$cmp_ge0000> created at line 92.
    Found 10-bit comparator less for signal <hSyncInt$cmp_lt0000> created at line 92.
    Found 10-bit up counter for signal <lineCnt>.
    Found 10-bit up counter for signal <pixelCnt>.
    Found 10-bit comparator greatequal for signal <vSyncInt$cmp_ge0000> created at line 93.
    Found 10-bit comparator less for signal <vSyncInt$cmp_lt0000> created at line 93.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vgaInterface> synthesized.


Synthesizing Unit <synchronizer_2>.
    Related source file is "C:/hlocal/common/synchronizer.vhd".
    Found 2-bit register for signal <aux>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <synchronizer_2> synthesized.


Synthesizing Unit <edgeDetector>.
    Related source file is "C:/hlocal/common/edgedetector.vhd".
    Found 1-bit register for signal <aux1>.
    Found 1-bit register for signal <aux2>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <edgeDetector> synthesized.


Synthesizing Unit <ps2Receiver>.
    Related source file is "C:/hlocal/common/ps2receiver.vhd".
    Found 1-bit xor10 for signal <parityOK>.
    Found 11-bit register for signal <ps2DataShf>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <ps2Receiver> synthesized.


Synthesizing Unit <lab6>.
    Related source file is "C:/hlocal/Pract_06/lab6.vhd".
WARNING:Xst:646 - Signal <reiniciar<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pixelAux<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lineAux<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <aP<0>>.
    Found 20-bit up counter for signal <count>.
    Found 1-bit register for signal <dir<0>>.
    Found 1-bit register for signal <dir0<0>>.
    Found 8-bit comparator greatequal for signal <dir0_0$cmp_ge0000> created at line 239.
    Found 8-bit comparator lessequal for signal <dir0_0$cmp_le0000> created at line 234.
    Found 8-bit comparator greatequal for signal <dir_0$cmp_ge0000> created at line 203.
    Found 8-bit comparator greatequal for signal <dir_0$cmp_ge0001> created at line 208.
    Found 8-bit comparator greatequal for signal <dir_0$cmp_ge0002> created at line 208.
    Found 8-bit comparator lessequal for signal <dir_0$cmp_le0000> created at line 203.
    Found 8-bit comparator lessequal for signal <dir_0$cmp_le0001> created at line 203.
    Found 8-bit comparator lessequal for signal <dir_0$cmp_le0002> created at line 208.
    Found 8-bit comparator greater for signal <finPartida_0$cmp_gt0000> created at line 131.
    Found 8-bit comparator less for signal <finPartida_0$cmp_lt0000> created at line 131.
    Found 1-bit register for signal <lP<0>>.
    Found 1-bit register for signal <mover<0>>.
    Found 8-bit comparator equal for signal <pelota$cmp_eq0000> created at line 127.
    Found 8-bit comparator equal for signal <pelota$cmp_eq0001> created at line 127.
    Found 1-bit register for signal <pP<0>>.
    Found 1-bit register for signal <qP<0>>.
    Found 8-bit adder for signal <raquetaDer$add0000> created at line 125.
    Found 8-bit comparator greater for signal <raquetaDer$cmp_gt0000> created at line 125.
    Found 8-bit comparator less for signal <raquetaDer$cmp_lt0000> created at line 125.
    Found 8-bit adder for signal <raquetaIzq$add0000> created at line 126.
    Found 8-bit comparator greater for signal <raquetaIzq$cmp_gt0000> created at line 126.
    Found 8-bit comparator less for signal <raquetaIzq$cmp_lt0000> created at line 126.
    Found 1-bit register for signal <spcP<0>>.
    Found 1-bit register for signal <state<0>>.
    Found 8-bit register for signal <xBall>.
    Found 8-bit addsub for signal <xBall$addsub0000>.
    Found 8-bit register for signal <yBall>.
    Found 8-bit addsub for signal <yBall$addsub0000>.
    Found 8-bit updown counter for signal <yLeft>.
    Found 8-bit comparator greatequal for signal <yLeft$cmp_ge0000> created at line 180.
    Found 8-bit comparator lessequal for signal <yLeft$cmp_le0000> created at line 181.
    Found 8-bit comparator less for signal <yLeft$cmp_lt0000> created at line 180.
    Found 8-bit updown counter for signal <yRight>.
    Found 8-bit comparator greatequal for signal <yRight$cmp_ge0000> created at line 164.
    Found 8-bit comparator lessequal for signal <yRight$cmp_le0000> created at line 165.
    Found 8-bit comparator less for signal <yRight$cmp_lt0000> created at line 164.
    Summary:
	inferred   3 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  22 Comparator(s).
Unit <lab6> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 8-bit adder                                           : 2
 8-bit addsub                                          : 2
# Counters                                             : 5
 10-bit up counter                                     : 2
 20-bit up counter                                     : 1
 8-bit updown counter                                  : 2
# Registers                                            : 21
 1-bit register                                        : 18
 11-bit register                                       : 1
 8-bit register                                        : 2
# Comparators                                          : 28
 10-bit comparator greatequal                          : 4
 10-bit comparator less                                : 2
 8-bit comparator equal                                : 2
 8-bit comparator greatequal                           : 6
 8-bit comparator greater                              : 3
 8-bit comparator less                                 : 5
 8-bit comparator lessequal                            : 6
# Xors                                                 : 1
 1-bit xor10                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 8-bit adder                                           : 2
 8-bit addsub                                          : 2
# Counters                                             : 5
 10-bit up counter                                     : 2
 20-bit up counter                                     : 1
 8-bit updown counter                                  : 2
# Registers                                            : 45
 Flip-Flops                                            : 45
# Comparators                                          : 28
 10-bit comparator greatequal                          : 4
 10-bit comparator less                                : 2
 8-bit comparator equal                                : 2
 8-bit comparator greatequal                           : 6
 8-bit comparator greater                              : 3
 8-bit comparator less                                 : 5
 8-bit comparator lessequal                            : 6
# Xors                                                 : 1
 1-bit xor10                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lab6> ...

Optimizing unit <vgaInterface> ...

Optimizing unit <ps2Receiver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab6, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 101
 Flip-Flops                                            : 101

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab6.ngr
Top Level Output File Name         : lab6
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 510
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 37
#      LUT2                        : 123
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 19
#      LUT3_D                      : 8
#      LUT3_L                      : 2
#      LUT4                        : 111
#      LUT4_D                      : 3
#      LUT4_L                      : 9
#      MUXCY                       : 120
#      MUXF5                       : 11
#      VCC                         : 1
#      XORCY                       : 56
# FlipFlops/Latches                : 101
#      FDC                         : 24
#      FDCE                        : 47
#      FDP                         : 6
#      FDPE                        : 24
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 3
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-4 

 Number of Slices:                      171  out of   7680     2%  
 Number of Slice Flip Flops:            101  out of  15360     0%  
 Number of 4 input LUTs:                321  out of  15360     2%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    173     8%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
osc                                | BUFGP                  | 101   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------+-----------------------------+-------+
Control Signal                                                                      | Buffer(FF name)             | Load  |
------------------------------------------------------------------------------------+-----------------------------+-------+
ps2KeyboardInterface/ps2ClkEdgeDetector/rst_n_inv(screenInteface/rst_n_inv1_INV_0:O)| NONE(aP_0)                  | 99    |
resetSyncronizer/rst_n_inv(resetSyncronizer/rst_n_inv1_INV_0:O)                     | NONE(resetSyncronizer/aux_0)| 2     |
------------------------------------------------------------------------------------+-----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.657ns (Maximum Frequency: 103.552MHz)
   Minimum input arrival time before clock: 1.825ns
   Maximum output required time after clock: 16.251ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'osc'
  Clock period: 9.657ns (frequency: 103.552MHz)
  Total number of paths / destination ports: 3505 / 169
-------------------------------------------------------------------------
Delay:               9.657ns (Levels of Logic = 6)
  Source:            yRight_7 (FF)
  Destination:       dir_0 (FF)
  Source Clock:      osc rising
  Destination Clock: osc rising

  Data Path: yRight_7 to dir_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.720   1.463  yRight_7 (yRight_7)
     LUT4:I0->O            2   0.551   1.072  Madd_raquetaDer_add0000_xor<7>11 (raquetaDer_add0000<7>)
     LUT2:I1->O            1   0.551   0.000  Mcompar_dir_0_cmp_ge0002_lut<7> (Mcompar_dir_0_cmp_ge0002_lut<7>)
     MUXCY:S->O            1   0.739   0.827  Mcompar_dir_0_cmp_ge0002_cy<7> (dir_0_cmp_ge0002)
     LUT4:I3->O            1   0.551   0.869  dir_0_not0001104 (dir_0_not0001104)
     LUT4:I2->O            1   0.551   0.000  dir_0_not0001152_F (N88)
     MUXF5:I0->O           1   0.360   0.801  dir_0_not0001152 (dir_0_not0001)
     FDPE:CE                   0.602          dir_0
    ----------------------------------------
    Total                      9.657ns (4.625ns logic, 5.032ns route)
                                       (47.9% logic, 52.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'osc'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.825ns (Levels of Logic = 1)
  Source:            ps2Clk (PAD)
  Destination:       ps2KeyboardInterface/ps2ClkSynchronizer/aux_0 (FF)
  Destination Clock: osc rising

  Data Path: ps2Clk to ps2KeyboardInterface/ps2ClkSynchronizer/aux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   0.801  ps2Clk_IBUF (ps2Clk_IBUF)
     FDP:D                     0.203          ps2KeyboardInterface/ps2ClkSynchronizer/aux_0
    ----------------------------------------
    Total                      1.825ns (1.024ns logic, 0.801ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'osc'
  Total number of paths / destination ports: 1680 / 11
-------------------------------------------------------------------------
Offset:              16.251ns (Levels of Logic = 7)
  Source:            yRight_7 (FF)
  Destination:       RGB<8> (PAD)
  Source Clock:      osc rising

  Data Path: yRight_7 to RGB<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.720   1.463  yRight_7 (yRight_7)
     LUT4:I0->O            2   0.551   1.072  Madd_raquetaDer_add0000_xor<7>11 (raquetaDer_add0000<7>)
     LUT2:I1->O            1   0.551   0.000  Mcompar_raquetaDer_cmp_lt0000_lut<7> (Mcompar_raquetaDer_cmp_lt0000_lut<7>)
     MUXCY:S->O            1   0.739   0.869  Mcompar_raquetaDer_cmp_lt0000_cy<7> (Mcompar_raquetaDer_cmp_lt0000_cy<7>)
     LUT3:I2->O            1   0.551   0.996  screenInteface/RGB<1>33 (screenInteface/RGB<1>33)
     LUT4:I1->O            1   0.551   0.869  screenInteface/RGB<1>575_SW0 (N66)
     LUT4:I2->O            9   0.551   1.124  screenInteface/RGB<1>575 (RGB_0_OBUF)
     OBUF:I->O                 5.644          RGB_8_OBUF (RGB<8>)
    ----------------------------------------
    Total                     16.251ns (9.858ns logic, 6.393ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.94 secs
 
--> 

Total memory usage is 4532380 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    1 (   0 filtered)

