Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 11 12:31:09 2021
| Host         : DESKTOP-9H84E9K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_mcu_wrapper_timing_summary_routed.rpt -pb bd_mcu_wrapper_timing_summary_routed.pb -rpx bd_mcu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_mcu_wrapper
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.304        0.000                      0                 3600        0.067        0.000                      0                 3600        1.100        0.000                       0                  1388  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                     ------------         ----------      --------------
CLK_clk_p                                                 {0.000 2.500}        5.000           200.000         
  clk_out1_bd_mcu_clk_wiz_1_0                             {0.000 5.000}        10.000          100.000         
  clkfbout_bd_mcu_clk_wiz_1_0                             {0.000 2.500}        5.000           200.000         
bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_clk_p                                                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_bd_mcu_clk_wiz_1_0                                   3.304        0.000                      0                 3332        0.067        0.000                      0                 3332        3.870        0.000                       0                  1112  
  clkfbout_bd_mcu_clk_wiz_1_0                                                                                                                                                                               3.408        0.000                       0                     3  
bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         14.401        0.000                      0                  222        0.122        0.000                      0                  222       15.812        0.000                       0                   233  
bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.065        0.000                      0                   46        0.274        0.000                      0                   46       16.166        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_clk_p
  To Clock:  CLK_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_mcu_clk_wiz_1_0
  To Clock:  clk_out1_bd_mcu_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.304ns  (required time - arrival time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 0.484ns (7.836%)  route 5.692ns (92.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        1.368    -1.159    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X33Y78         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.379    -0.780 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=597, routed)         4.370     3.590    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X31Y63         LUT2 (Prop_lut2_I0_O)        0.105     3.695 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          1.323     5.017    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X14Y65         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        1.272     8.440    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X14Y65         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[18]/C
                         clock pessimism              0.372     8.811    
                         clock uncertainty           -0.066     8.745    
    SLICE_X14Y65         FDRE (Setup_fdre_C_R)       -0.423     8.322    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[18]
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                          -5.017    
  -------------------------------------------------------------------
                         slack                                  3.304    

Slack (MET) :             3.304ns  (required time - arrival time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 0.484ns (7.836%)  route 5.692ns (92.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        1.368    -1.159    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X33Y78         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.379    -0.780 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=597, routed)         4.370     3.590    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X31Y63         LUT2 (Prop_lut2_I0_O)        0.105     3.695 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          1.323     5.017    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X14Y65         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        1.272     8.440    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X14Y65         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[20]/C
                         clock pessimism              0.372     8.811    
                         clock uncertainty           -0.066     8.745    
    SLICE_X14Y65         FDRE (Setup_fdre_C_R)       -0.423     8.322    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[20]
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                          -5.017    
  -------------------------------------------------------------------
                         slack                                  3.304    

Slack (MET) :             3.304ns  (required time - arrival time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 0.484ns (7.836%)  route 5.692ns (92.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        1.368    -1.159    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X33Y78         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.379    -0.780 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=597, routed)         4.370     3.590    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X31Y63         LUT2 (Prop_lut2_I0_O)        0.105     3.695 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          1.323     5.017    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X14Y65         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        1.272     8.440    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X14Y65         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[22]/C
                         clock pessimism              0.372     8.811    
                         clock uncertainty           -0.066     8.745    
    SLICE_X14Y65         FDRE (Setup_fdre_C_R)       -0.423     8.322    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[22]
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                          -5.017    
  -------------------------------------------------------------------
                         slack                                  3.304    

Slack (MET) :             3.304ns  (required time - arrival time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 0.484ns (7.836%)  route 5.692ns (92.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        1.368    -1.159    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X33Y78         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.379    -0.780 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=597, routed)         4.370     3.590    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X31Y63         LUT2 (Prop_lut2_I0_O)        0.105     3.695 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          1.323     5.017    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X14Y65         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        1.272     8.440    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X14Y65         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[24]/C
                         clock pessimism              0.372     8.811    
                         clock uncertainty           -0.066     8.745    
    SLICE_X14Y65         FDRE (Setup_fdre_C_R)       -0.423     8.322    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[24]
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                          -5.017    
  -------------------------------------------------------------------
                         slack                                  3.304    

Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 0.484ns (7.836%)  route 5.692ns (92.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        1.368    -1.159    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X33Y78         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.379    -0.780 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=597, routed)         4.370     3.590    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X31Y63         LUT2 (Prop_lut2_I0_O)        0.105     3.695 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          1.323     5.017    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X15Y65         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        1.272     8.440    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X15Y65         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[16]/C
                         clock pessimism              0.372     8.811    
                         clock uncertainty           -0.066     8.745    
    SLICE_X15Y65         FDRE (Setup_fdre_C_R)       -0.352     8.393    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[16]
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -5.017    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 0.484ns (7.985%)  route 5.578ns (92.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        1.368    -1.159    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X33Y78         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.379    -0.780 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=597, routed)         4.370     3.590    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X31Y63         LUT2 (Prop_lut2_I0_O)        0.105     3.695 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          1.208     4.903    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X14Y64         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        1.273     8.441    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X14Y64         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[28]/C
                         clock pessimism              0.372     8.812    
                         clock uncertainty           -0.066     8.746    
    SLICE_X14Y64         FDRE (Setup_fdre_C_R)       -0.423     8.323    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[28]
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                          -4.903    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 0.484ns (7.985%)  route 5.578ns (92.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        1.368    -1.159    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X33Y78         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.379    -0.780 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=597, routed)         4.370     3.590    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X31Y63         LUT2 (Prop_lut2_I0_O)        0.105     3.695 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          1.208     4.903    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X14Y64         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        1.273     8.441    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X14Y64         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[2]/C
                         clock pessimism              0.372     8.812    
                         clock uncertainty           -0.066     8.746    
    SLICE_X14Y64         FDRE (Setup_fdre_C_R)       -0.423     8.323    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                          -4.903    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 0.484ns (7.985%)  route 5.578ns (92.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        1.368    -1.159    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X33Y78         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.379    -0.780 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=597, routed)         4.370     3.590    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X31Y63         LUT2 (Prop_lut2_I0_O)        0.105     3.695 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          1.208     4.903    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X14Y64         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        1.273     8.441    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X14Y64         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[4]/C
                         clock pessimism              0.372     8.812    
                         clock uncertainty           -0.066     8.746    
    SLICE_X14Y64         FDRE (Setup_fdre_C_R)       -0.423     8.323    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                          -4.903    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 0.484ns (7.985%)  route 5.578ns (92.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        1.368    -1.159    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X33Y78         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.379    -0.780 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=597, routed)         4.370     3.590    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X31Y63         LUT2 (Prop_lut2_I0_O)        0.105     3.695 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          1.208     4.903    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X14Y64         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        1.273     8.441    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X14Y64         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[8]/C
                         clock pessimism              0.372     8.812    
                         clock uncertainty           -0.066     8.746    
    SLICE_X14Y64         FDRE (Setup_fdre_C_R)       -0.423     8.323    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[8]
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                          -4.903    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.475ns  (required time - arrival time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_jump_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.166ns  (logic 2.215ns (35.925%)  route 3.951ns (64.075%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 8.420 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.152ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        1.375    -1.152    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y61         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.379    -0.773 f  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.402     0.629    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[3]
    SLICE_X43Y71         LUT6 (Prop_lut6_I2_O)        0.105     0.734 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.734    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.191 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.191    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     1.323 f  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.492     1.815    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X33Y73         LUT4 (Prop_lut4_I0_O)        0.275     2.090 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__100/O
                         net (fo=1, routed)           0.000     2.090    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X33Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.422 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.422    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     2.638 f  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=86, routed)          1.395     4.034    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/E[0]
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.319     4.353 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_i_1/O
                         net (fo=1, routed)           0.661     5.014    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6_n_41
    SLICE_X47Y71         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_jump_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        1.252     8.420    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/Clk
    SLICE_X47Y71         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_jump_q_reg/C
                         clock pessimism              0.372     8.791    
                         clock uncertainty           -0.066     8.725    
    SLICE_X47Y71         FDRE (Setup_fdre_C_D)       -0.236     8.489    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_jump_q_reg
  -------------------------------------------------------------------
                         required time                          8.489    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                  3.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.859%)  route 0.219ns (63.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        0.555    -0.494    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X48Y70         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.128    -0.366 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[9]/Q
                         net (fo=1, routed)           0.219    -0.147    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[9]
    SLICE_X52Y70         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        0.821    -0.894    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X52Y70         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[9]/C
                         clock pessimism              0.661    -0.233    
    SLICE_X52Y70         FDRE (Hold_fdre_C_D)         0.019    -0.214    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.347%)  route 0.134ns (48.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        0.560    -0.489    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X47Y63         FDSE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDSE (Prop_fdse_C_Q)         0.141    -0.348 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/Q
                         net (fo=4, routed)           0.134    -0.215    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S37_in
    SLICE_X46Y64         SRL16E                                       r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        0.830    -0.885    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X46Y64         SRL16E                                       r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/CLK
                         clock pessimism              0.411    -0.474    
    SLICE_X46Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.291    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.202%)  route 0.057ns (30.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        0.568    -0.481    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X31Y58         FDSE                                         r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDSE (Prop_fdse_C_Q)         0.128    -0.353 r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/Q
                         net (fo=1, routed)           0.057    -0.296    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg_n_0_[0]
    SLICE_X30Y58         SRL16E                                       r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        0.839    -0.876    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X30Y58         SRL16E                                       r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
                         clock pessimism              0.408    -0.468    
    SLICE_X30Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062    -0.406    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        0.559    -0.490    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X33Y78         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.294    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X33Y78         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        0.828    -0.887    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X33Y78         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.397    -0.490    
    SLICE_X33Y78         FDRE (Hold_fdre_C_D)         0.075    -0.415    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        0.561    -0.488    bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055    -0.292    bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X29Y79         FDRE                                         r  bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        0.829    -0.886    bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.398    -0.488    
    SLICE_X29Y79         FDRE (Hold_fdre_C_D)         0.075    -0.413    bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        0.560    -0.489    bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y79         FDRE                                         r  bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055    -0.293    bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X33Y79         FDRE                                         r  bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        0.829    -0.886    bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y79         FDRE                                         r  bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.397    -0.489    
    SLICE_X33Y79         FDRE (Hold_fdre_C_D)         0.075    -0.414    bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        0.560    -0.489    bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X33Y79         FDRE                                         r  bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.282    bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/p_3_out[1]
    SLICE_X33Y79         FDRE                                         r  bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        0.829    -0.886    bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X33Y79         FDRE                                         r  bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.397    -0.489    
    SLICE_X33Y79         FDRE (Hold_fdre_C_D)         0.078    -0.411    bd_mcu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        0.569    -0.480    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y56         FDRE                                         r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.064    -0.275    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X32Y56         FDRE                                         r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        0.840    -0.875    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y56         FDRE                                         r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.395    -0.480    
    SLICE_X32Y56         FDRE (Hold_fdre_C_D)         0.075    -0.405    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.449%)  route 0.133ns (48.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        0.562    -0.487    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X45Y65         FDSE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDSE (Prop_fdse_C_Q)         0.141    -0.346 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[17]/Q
                         net (fo=4, routed)           0.133    -0.213    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S67_in
    SLICE_X46Y64         SRL16E                                       r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        0.830    -0.885    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X46Y64         SRL16E                                       r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][17]_srl4/CLK
                         clock pessimism              0.432    -0.453    
    SLICE_X46Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.344    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_AWVALID_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.689%)  route 0.085ns (31.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        0.566    -0.483    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X35Y61         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_AWVALID_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_AWVALID_i_reg/Q
                         net (fo=5, routed)           0.085    -0.257    bd_mcu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awvalid
    SLICE_X34Y61         LUT6 (Prop_lut6_I0_O)        0.045    -0.212 r  bd_mcu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    bd_mcu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_10
    SLICE_X34Y61         FDRE                                         r  bd_mcu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1110, routed)        0.837    -0.878    bd_mcu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y61         FDRE                                         r  bd_mcu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.408    -0.470    
    SLICE_X34Y61         FDRE (Hold_fdre_C_D)         0.121    -0.349    bd_mcu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_bd_mcu_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y12     bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y12     bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y13     bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y13     bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0    bd_mcu_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y62     bd_mcu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X34Y61     bd_mcu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y61     bd_mcu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y61     bd_mcu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y70     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y70     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y70     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y70     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y70     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y70     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y70     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y70     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y67     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y67     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y62     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y62     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y62     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y62     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y62     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y62     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y62     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y62     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y71     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y71     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_bd_mcu_clk_wiz_1_0
  To Clock:  clkfbout_bd_mcu_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_bd_mcu_clk_wiz_1_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2    bd_mcu_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.401ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.589ns (29.079%)  route 1.437ns (70.921%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 19.472 - 16.667 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.713     1.713    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.794 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.371     3.164    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X33Y80         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDCE (Prop_fdce_C_Q)         0.379     3.543 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.759     4.302    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X35Y84         LUT6 (Prop_lut6_I4_O)        0.105     4.407 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.236     4.643    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X36Y84         LUT5 (Prop_lut5_I0_O)        0.105     4.748 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.442     5.190    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X37Y82         FDRE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    18.131    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    18.208 f  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.264    19.472    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X37Y82         FDRE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.318    19.790    
                         clock uncertainty           -0.035    19.754    
    SLICE_X37Y82         FDRE (Setup_fdre_C_CE)      -0.164    19.590    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.590    
                         arrival time                          -5.190    
  -------------------------------------------------------------------
                         slack                                 14.401    

Slack (MET) :             14.558ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.059ns  (logic 0.594ns (28.844%)  route 1.465ns (71.156%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 36.133 - 33.333 ) 
    Source Clock Delay      (SCD):    3.164ns = ( 19.831 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.713    18.379    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.460 f  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.371    19.831    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X37Y82         FDRE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.384    20.215 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.373    20.588    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.105    20.693 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.092    21.785    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X40Y79         LUT3 (Prop_lut3_I2_O)        0.105    21.890 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    21.890    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X40Y79         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.259    36.133    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y79         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.318    36.451    
                         clock uncertainty           -0.035    36.416    
    SLICE_X40Y79         FDCE (Setup_fdce_C_D)        0.032    36.448    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.448    
                         arrival time                         -21.890    
  -------------------------------------------------------------------
                         slack                                 14.558    

Slack (MET) :             14.754ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.873ns  (logic 0.615ns (32.834%)  route 1.258ns (67.166%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 36.130 - 33.333 ) 
    Source Clock Delay      (SCD):    3.164ns = ( 19.831 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.713    18.379    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.460 f  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.371    19.831    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X37Y82         FDRE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.384    20.215 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.373    20.588    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.105    20.693 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.885    21.578    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X43Y78         LUT4 (Prop_lut4_I3_O)        0.126    21.704 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    21.704    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X43Y78         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.256    36.130    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y78         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.318    36.448    
                         clock uncertainty           -0.035    36.413    
    SLICE_X43Y78         FDCE (Setup_fdce_C_D)        0.045    36.458    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.458    
                         arrival time                         -21.704    
  -------------------------------------------------------------------
                         slack                                 14.754    

Slack (MET) :             14.762ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.852ns  (logic 0.594ns (32.072%)  route 1.258ns (67.928%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 36.130 - 33.333 ) 
    Source Clock Delay      (SCD):    3.164ns = ( 19.831 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.713    18.379    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.460 f  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.371    19.831    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X37Y82         FDRE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.384    20.215 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.373    20.588    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.105    20.693 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.885    21.578    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X43Y78         LUT2 (Prop_lut2_I0_O)        0.105    21.683 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    21.683    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X43Y78         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.256    36.130    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y78         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.318    36.448    
                         clock uncertainty           -0.035    36.413    
    SLICE_X43Y78         FDCE (Setup_fdce_C_D)        0.032    36.445    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.445    
                         arrival time                         -21.683    
  -------------------------------------------------------------------
                         slack                                 14.762    

Slack (MET) :             14.778ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.873ns  (logic 0.615ns (32.834%)  route 1.258ns (67.166%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 36.130 - 33.333 ) 
    Source Clock Delay      (SCD):    3.164ns = ( 19.831 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.713    18.379    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.460 f  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.371    19.831    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X37Y82         FDRE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.384    20.215 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.373    20.588    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.105    20.693 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.885    21.578    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X43Y78         LUT3 (Prop_lut3_I2_O)        0.126    21.704 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    21.704    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X43Y78         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.256    36.130    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y78         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.318    36.448    
                         clock uncertainty           -0.035    36.413    
    SLICE_X43Y78         FDCE (Setup_fdce_C_D)        0.069    36.482    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.482    
                         arrival time                         -21.704    
  -------------------------------------------------------------------
                         slack                                 14.778    

Slack (MET) :             14.892ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.738ns  (logic 0.615ns (35.377%)  route 1.123ns (64.623%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 36.133 - 33.333 ) 
    Source Clock Delay      (SCD):    3.164ns = ( 19.831 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.713    18.379    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.460 f  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.371    19.831    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X37Y82         FDRE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.384    20.215 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.373    20.588    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.105    20.693 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.750    21.443    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.126    21.569 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    21.569    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X40Y79         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.259    36.133    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y79         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.318    36.451    
                         clock uncertainty           -0.035    36.416    
    SLICE_X40Y79         FDCE (Setup_fdce_C_D)        0.045    36.461    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.461    
                         arrival time                         -21.569    
  -------------------------------------------------------------------
                         slack                                 14.892    

Slack (MET) :             15.024ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.591ns  (logic 0.594ns (37.325%)  route 0.997ns (62.675%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 36.131 - 33.333 ) 
    Source Clock Delay      (SCD):    3.164ns = ( 19.831 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.713    18.379    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.460 f  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.371    19.831    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X37Y82         FDRE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.384    20.215 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.373    20.588    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.105    20.693 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.624    21.317    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X40Y78         LUT6 (Prop_lut6_I5_O)        0.105    21.422 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    21.422    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X40Y78         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.257    36.131    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y78         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.318    36.449    
                         clock uncertainty           -0.035    36.414    
    SLICE_X40Y78         FDCE (Setup_fdce_C_D)        0.032    36.446    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.446    
                         arrival time                         -21.422    
  -------------------------------------------------------------------
                         slack                                 15.024    

Slack (MET) :             15.075ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.584ns  (logic 0.594ns (37.500%)  route 0.990ns (62.500%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 36.133 - 33.333 ) 
    Source Clock Delay      (SCD):    3.164ns = ( 19.831 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.713    18.379    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.460 f  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.371    19.831    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X37Y82         FDRE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.384    20.215 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.373    20.588    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.105    20.693 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.617    21.310    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.105    21.415 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    21.415    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X38Y79         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.259    36.133    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y79         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.318    36.451    
                         clock uncertainty           -0.035    36.416    
    SLICE_X38Y79         FDCE (Setup_fdce_C_D)        0.074    36.490    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.490    
                         arrival time                         -21.415    
  -------------------------------------------------------------------
                         slack                                 15.075    

Slack (MET) :             15.085ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.606ns  (logic 0.616ns (38.356%)  route 0.990ns (61.644%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 36.133 - 33.333 ) 
    Source Clock Delay      (SCD):    3.164ns = ( 19.831 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.713    18.379    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.460 f  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.371    19.831    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X37Y82         FDRE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.384    20.215 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.373    20.588    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.105    20.693 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.617    21.310    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X38Y79         LUT4 (Prop_lut4_I3_O)        0.127    21.437 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    21.437    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X38Y79         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.259    36.133    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y79         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.318    36.451    
                         clock uncertainty           -0.035    36.416    
    SLICE_X38Y79         FDCE (Setup_fdce_C_D)        0.106    36.522    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.522    
                         arrival time                         -21.437    
  -------------------------------------------------------------------
                         slack                                 15.085    

Slack (MET) :             15.545ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.089ns  (logic 0.594ns (54.553%)  route 0.495ns (45.447%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 36.136 - 33.333 ) 
    Source Clock Delay      (SCD):    3.164ns = ( 19.831 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.713    18.379    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.460 f  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.371    19.831    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X37Y82         FDRE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.384    20.215 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.369    20.584    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.105    20.689 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.126    20.815    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.105    20.920 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    20.920    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X35Y80         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.262    36.136    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X35Y80         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.334    36.470    
                         clock uncertainty           -0.035    36.435    
    SLICE_X35Y80         FDCE (Setup_fdce_C_D)        0.030    36.465    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.465    
                         arrival time                         -20.920    
  -------------------------------------------------------------------
                         slack                                 15.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.819     0.819    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.845 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.565     1.409    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y84         FDPE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.550 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.111     1.662    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X30Y84         SRL16E                                       r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.951     0.951    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.980 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.834     1.813    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y84         SRL16E                                       r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.391     1.422    
    SLICE_X30Y84         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.539    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.819     0.819    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.845 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.565     1.409    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y84         FDPE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.550 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.110     1.661    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X30Y84         SRL16E                                       r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.951     0.951    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.980 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.834     1.813    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y84         SRL16E                                       r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.391     1.422    
    SLICE_X30Y84         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.537    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.819     0.819    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.845 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.408    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y83         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDCE (Prop_fdce_C_Q)         0.164     1.572 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.627    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X30Y83         FDPE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.951     0.951    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.980 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.812    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y83         FDPE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.404     1.408    
    SLICE_X30Y83         FDPE (Hold_fdpe_C_D)         0.060     1.468    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.218%)  route 0.101ns (41.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.819     0.819    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.845 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     1.401    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X40Y79         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDCE (Prop_fdce_C_Q)         0.141     1.542 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.101     1.643    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_synced
    SLICE_X39Y79         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.951     0.951    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.980 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.806    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y79         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/C
                         clock pessimism             -0.391     1.415    
    SLICE_X39Y79         FDCE (Hold_fdce_C_D)         0.066     1.481    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.930%)  route 0.116ns (45.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.819     0.819    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.845 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.566     1.410    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y65         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.141     1.551 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/Q
                         net (fo=2, routed)           0.116     1.667    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[13]
    SLICE_X29Y65         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.951     0.951    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.980 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.834     1.813    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y65         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                         clock pessimism             -0.390     1.423    
    SLICE_X29Y65         FDCE (Hold_fdce_C_D)         0.070     1.493    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.819     0.819    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.845 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.556     1.400    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X43Y78         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDCE (Prop_fdce_C_Q)         0.141     1.541 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.108     1.650    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    SLICE_X42Y79         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.951     0.951    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.980 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.804    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y79         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -0.389     1.415    
    SLICE_X42Y79         FDCE (Hold_fdce_C_D)         0.059     1.474    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.003%)  route 0.120ns (45.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.819     0.819    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.845 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.407    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y68         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.141     1.548 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/Q
                         net (fo=2, routed)           0.120     1.668    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[18]
    SLICE_X28Y67         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.951     0.951    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.980 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.811    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y67         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                         clock pessimism             -0.389     1.422    
    SLICE_X28Y67         FDCE (Hold_fdce_C_D)         0.070     1.492    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.641%)  route 0.122ns (46.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.819     0.819    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.845 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.404    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y72         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDCE (Prop_fdce_C_Q)         0.141     1.545 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/Q
                         net (fo=2, routed)           0.122     1.667    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[25]
    SLICE_X29Y71         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.951     0.951    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.980 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.828     1.807    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y71         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                         clock pessimism             -0.389     1.418    
    SLICE_X29Y71         FDCE (Hold_fdce_C_D)         0.066     1.484    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.076%)  route 0.130ns (47.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.819     0.819    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.845 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.404    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y72         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDCE (Prop_fdce_C_Q)         0.141     1.545 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/Q
                         net (fo=3, routed)           0.130     1.675    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[24]
    SLICE_X29Y70         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.951     0.951    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.980 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.829     1.808    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y70         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
                         clock pessimism             -0.389     1.419    
    SLICE_X29Y70         FDCE (Hold_fdce_C_D)         0.070     1.489    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.622%)  route 0.127ns (47.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.819     0.819    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.845 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.404    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X35Y80         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDCE (Prop_fdce_C_Q)         0.141     1.545 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/Q
                         net (fo=3, routed)           0.127     1.672    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun
    SLICE_X32Y79         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.951     0.951    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.980 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.829     1.808    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X32Y79         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/C
                         clock pessimism             -0.369     1.439    
    SLICE_X32Y79         FDCE (Hold_fdce_C_D)         0.046     1.485    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592         33.333      31.741     BUFGCTRL_X0Y1  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X53Y69   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X52Y69   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X52Y69   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X52Y69   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[16]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X53Y68   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X52Y68   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X51Y67   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X51Y75   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X51Y67   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.854         16.666      15.812     SLICE_X46Y69   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X42Y78   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X38Y78   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X38Y78   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X38Y78   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X38Y78   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X42Y78   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X42Y78   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X30Y84   bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X30Y84   bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X46Y62   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.854         16.667      15.813     SLICE_X46Y62   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.854         16.667      15.813     SLICE_X46Y65   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.854         16.667      15.813     SLICE_X46Y66   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.854         16.667      15.813     SLICE_X46Y72   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.854         16.667      15.813     SLICE_X46Y73   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X38Y78   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X38Y78   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X38Y78   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X38Y78   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.065ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.693ns  (logic 0.600ns (16.248%)  route 3.093ns (83.752%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.686ns = ( 34.019 - 33.333 ) 
    Source Clock Delay      (SCD):    2.363ns = ( 19.029 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.363    19.029    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X36Y82         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.285    19.314 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.709    20.023    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X35Y82         LUT3 (Prop_lut3_I1_O)        0.105    20.128 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.824    20.952    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y82         LUT4 (Prop_lut4_I3_O)        0.105    21.057 f  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.482    21.539    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X35Y79         LUT5 (Prop_lut5_I0_O)        0.105    21.644 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.078    22.722    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X34Y73         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.686    34.019    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X34Y73         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.044    34.063    
                         clock uncertainty           -0.035    34.027    
    SLICE_X34Y73         FDCE (Setup_fdce_C_CE)      -0.240    33.787    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         33.787    
                         arrival time                         -22.722    
  -------------------------------------------------------------------
                         slack                                 11.065    

Slack (MET) :             11.227ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.316ns  (logic 0.600ns (18.092%)  route 2.716ns (81.908%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.473ns = ( 33.806 - 33.333 ) 
    Source Clock Delay      (SCD):    2.363ns = ( 19.029 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.363    19.029    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X36Y82         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.285    19.314 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.709    20.023    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X35Y82         LUT3 (Prop_lut3_I1_O)        0.105    20.128 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.824    20.952    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y82         LUT4 (Prop_lut4_I3_O)        0.105    21.057 f  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.482    21.539    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X35Y79         LUT5 (Prop_lut5_I0_O)        0.105    21.644 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.701    22.345    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y73         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.473    33.806    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y73         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.044    33.850    
                         clock uncertainty           -0.035    33.815    
    SLICE_X31Y73         FDCE (Setup_fdce_C_CE)      -0.243    33.572    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.572    
                         arrival time                         -22.345    
  -------------------------------------------------------------------
                         slack                                 11.227    

Slack (MET) :             11.342ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.450ns  (logic 0.600ns (17.391%)  route 2.850ns (82.609%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 34.017 - 33.333 ) 
    Source Clock Delay      (SCD):    2.363ns = ( 19.029 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.363    19.029    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X36Y82         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.285    19.314 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.709    20.023    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X35Y82         LUT3 (Prop_lut3_I1_O)        0.105    20.128 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.824    20.952    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y82         LUT4 (Prop_lut4_I3_O)        0.105    21.057 f  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.482    21.539    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X35Y79         LUT5 (Prop_lut5_I0_O)        0.105    21.644 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.835    22.479    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y73         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.684    34.017    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y73         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.082    34.099    
                         clock uncertainty           -0.035    34.064    
    SLICE_X28Y73         FDCE (Setup_fdce_C_CE)      -0.243    33.821    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         33.821    
                         arrival time                         -22.479    
  -------------------------------------------------------------------
                         slack                                 11.342    

Slack (MET) :             11.577ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.335ns  (logic 0.600ns (17.989%)  route 2.735ns (82.011%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.787ns = ( 34.120 - 33.333 ) 
    Source Clock Delay      (SCD):    2.363ns = ( 19.029 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.363    19.029    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X36Y82         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.285    19.314 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.709    20.023    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X35Y82         LUT3 (Prop_lut3_I1_O)        0.105    20.128 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.824    20.952    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y82         LUT4 (Prop_lut4_I3_O)        0.105    21.057 f  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.482    21.539    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X35Y79         LUT5 (Prop_lut5_I0_O)        0.105    21.644 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.720    22.364    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y74         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.787    34.120    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y74         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.100    34.220    
                         clock uncertainty           -0.035    34.185    
    SLICE_X28Y74         FDCE (Setup_fdce_C_CE)      -0.243    33.942    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         33.942    
                         arrival time                         -22.364    
  -------------------------------------------------------------------
                         slack                                 11.577    

Slack (MET) :             11.577ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.335ns  (logic 0.600ns (17.989%)  route 2.735ns (82.011%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.787ns = ( 34.120 - 33.333 ) 
    Source Clock Delay      (SCD):    2.363ns = ( 19.029 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.363    19.029    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X36Y82         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.285    19.314 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.709    20.023    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X35Y82         LUT3 (Prop_lut3_I1_O)        0.105    20.128 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.824    20.952    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y82         LUT4 (Prop_lut4_I3_O)        0.105    21.057 f  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.482    21.539    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X35Y79         LUT5 (Prop_lut5_I0_O)        0.105    21.644 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.720    22.364    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y74         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.787    34.120    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y74         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.100    34.220    
                         clock uncertainty           -0.035    34.185    
    SLICE_X28Y74         FDCE (Setup_fdce_C_CE)      -0.243    33.942    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         33.942    
                         arrival time                         -22.364    
  -------------------------------------------------------------------
                         slack                                 11.577    

Slack (MET) :             11.926ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.169ns  (logic 0.600ns (18.933%)  route 2.569ns (81.067%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.932ns = ( 34.265 - 33.333 ) 
    Source Clock Delay      (SCD):    2.363ns = ( 19.029 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.363    19.029    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X36Y82         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.285    19.314 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.709    20.023    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X35Y82         LUT3 (Prop_lut3_I1_O)        0.105    20.128 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.824    20.952    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y82         LUT4 (Prop_lut4_I3_O)        0.105    21.057 f  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.482    21.539    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X35Y79         LUT5 (Prop_lut5_I0_O)        0.105    21.644 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.554    22.198    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y75         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.932    34.265    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y75         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.137    34.402    
                         clock uncertainty           -0.035    34.367    
    SLICE_X31Y75         FDCE (Setup_fdce_C_CE)      -0.243    34.124    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.124    
                         arrival time                         -22.198    
  -------------------------------------------------------------------
                         slack                                 11.926    

Slack (MET) :             12.172ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.159ns  (logic 0.600ns (18.996%)  route 2.559ns (81.004%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 34.483 - 33.333 ) 
    Source Clock Delay      (SCD):    2.363ns = ( 19.029 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.363    19.029    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X36Y82         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.285    19.314 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.709    20.023    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X35Y82         LUT3 (Prop_lut3_I1_O)        0.105    20.128 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.824    20.952    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y82         LUT4 (Prop_lut4_I3_O)        0.105    21.057 f  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.482    21.539    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X35Y79         LUT5 (Prop_lut5_I0_O)        0.105    21.644 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.543    22.188    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y76         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.150    34.483    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y76         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.155    34.638    
                         clock uncertainty           -0.035    34.603    
    SLICE_X29Y76         FDCE (Setup_fdce_C_CE)      -0.243    34.360    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.360    
                         arrival time                         -22.188    
  -------------------------------------------------------------------
                         slack                                 12.172    

Slack (MET) :             12.433ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.022ns  (logic 0.600ns (19.857%)  route 2.422ns (80.143%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 34.585 - 33.333 ) 
    Source Clock Delay      (SCD):    2.363ns = ( 19.029 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.363    19.029    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X36Y82         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.285    19.314 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.709    20.023    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X35Y82         LUT3 (Prop_lut3_I1_O)        0.105    20.128 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.824    20.952    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y82         LUT4 (Prop_lut4_I3_O)        0.105    21.057 f  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.482    21.539    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X35Y79         LUT5 (Prop_lut5_I0_O)        0.105    21.644 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.406    22.051    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y77         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.252    34.585    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y77         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.174    34.759    
                         clock uncertainty           -0.035    34.724    
    SLICE_X30Y77         FDCE (Setup_fdce_C_CE)      -0.240    34.484    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.484    
                         arrival time                         -22.051    
  -------------------------------------------------------------------
                         slack                                 12.433    

Slack (MET) :             12.573ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.982ns  (logic 0.600ns (20.120%)  route 2.382ns (79.880%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 34.685 - 33.333 ) 
    Source Clock Delay      (SCD):    2.363ns = ( 19.029 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.363    19.029    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X36Y82         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.285    19.314 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.709    20.023    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X35Y82         LUT3 (Prop_lut3_I1_O)        0.105    20.128 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.824    20.952    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y82         LUT4 (Prop_lut4_I3_O)        0.105    21.057 f  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.485    21.542    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X35Y79         LUT5 (Prop_lut5_I0_O)        0.105    21.647 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.364    22.011    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X34Y77         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.352    34.685    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X34Y77         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.174    34.859    
                         clock uncertainty           -0.035    34.824    
    SLICE_X34Y77         FDCE (Setup_fdce_C_CE)      -0.240    34.584    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.584    
                         arrival time                         -22.011    
  -------------------------------------------------------------------
                         slack                                 12.573    

Slack (MET) :             12.573ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.982ns  (logic 0.600ns (20.120%)  route 2.382ns (79.880%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 34.685 - 33.333 ) 
    Source Clock Delay      (SCD):    2.363ns = ( 19.029 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.363    19.029    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X36Y82         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.285    19.314 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.709    20.023    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X35Y82         LUT3 (Prop_lut3_I1_O)        0.105    20.128 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.824    20.952    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y82         LUT4 (Prop_lut4_I3_O)        0.105    21.057 f  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.485    21.542    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X35Y79         LUT5 (Prop_lut5_I0_O)        0.105    21.647 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.364    22.011    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X34Y77         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.352    34.685    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X34Y77         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.174    34.859    
                         clock uncertainty           -0.035    34.824    
    SLICE_X34Y77         FDCE (Setup_fdce_C_CE)      -0.240    34.584    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.584    
                         arrival time                         -22.011    
  -------------------------------------------------------------------
                         slack                                 12.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.163ns (48.352%)  route 0.174ns (51.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.070ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.933     0.933    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y81         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDCE (Prop_fdce_C_Q)         0.118     1.051 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.174     1.225    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X34Y81         LUT3 (Prop_lut3_I2_O)        0.045     1.270 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.270    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X34Y81         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.070     1.070    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y81         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.137     0.933    
    SLICE_X34Y81         FDCE (Hold_fdce_C_D)         0.063     0.996    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.157ns (43.409%)  route 0.205ns (56.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.873     0.873    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y81         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDCE (Prop_fdce_C_Q)         0.112     0.985 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.205     1.189    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X33Y81         LUT3 (Prop_lut3_I2_O)        0.045     1.234 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.234    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X33Y81         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.002     1.002    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y81         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.129     0.873    
    SLICE_X33Y81         FDCE (Hold_fdce_C_D)         0.055     0.928    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.370ns  (logic 0.157ns (42.488%)  route 0.213ns (57.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 18.003 - 16.667 ) 
    Source Clock Delay      (SCD):    1.171ns = ( 17.837 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.171    17.837    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X36Y82         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.112    17.949 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.213    18.162    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.045    18.207 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.000    18.207    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X36Y82         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.337    18.003    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X36Y82         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.166    17.837    
    SLICE_X36Y82         FDCE (Hold_fdce_C_D)         0.055    17.892    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.892    
                         arrival time                          18.207    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.449ns  (logic 0.157ns (34.936%)  route 0.292ns (65.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 17.901 - 16.667 ) 
    Source Clock Delay      (SCD):    0.950ns = ( 17.616 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.950    17.616    bd_mcu_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y83         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDCE (Prop_fdce_C_Q)         0.112    17.728 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.167    17.895    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X35Y83         LUT5 (Prop_lut5_I4_O)        0.045    17.940 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.125    18.066    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y84         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.234    17.901    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y84         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.104    17.797    
    SLICE_X34Y84         FDCE (Hold_fdce_C_CE)       -0.073    17.724    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.724    
                         arrival time                          18.066    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.449ns  (logic 0.157ns (34.936%)  route 0.292ns (65.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 17.901 - 16.667 ) 
    Source Clock Delay      (SCD):    0.950ns = ( 17.616 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.950    17.616    bd_mcu_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y83         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDCE (Prop_fdce_C_Q)         0.112    17.728 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.167    17.895    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X35Y83         LUT5 (Prop_lut5_I4_O)        0.045    17.940 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.125    18.066    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y84         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.234    17.901    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y84         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.104    17.797    
    SLICE_X34Y84         FDCE (Hold_fdce_C_CE)       -0.073    17.724    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.724    
                         arrival time                          18.066    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.449ns  (logic 0.157ns (34.936%)  route 0.292ns (65.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 17.901 - 16.667 ) 
    Source Clock Delay      (SCD):    0.950ns = ( 17.616 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.950    17.616    bd_mcu_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y83         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDCE (Prop_fdce_C_Q)         0.112    17.728 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.167    17.895    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X35Y83         LUT5 (Prop_lut5_I4_O)        0.045    17.940 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.125    18.066    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y84         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.234    17.901    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y84         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.104    17.797    
    SLICE_X34Y84         FDCE (Hold_fdce_C_CE)       -0.073    17.724    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.724    
                         arrival time                          18.066    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.195ns (46.792%)  route 0.222ns (53.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.873     0.873    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y81         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDCE (Prop_fdce_C_Q)         0.099     0.972 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.222     1.193    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X33Y81         LUT3 (Prop_lut3_I2_O)        0.096     1.289 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.289    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X33Y81         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.002     1.002    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y81         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.129     0.873    
    SLICE_X33Y81         FDCE (Hold_fdce_C_D)         0.071     0.944    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.432ns  (logic 0.157ns (36.308%)  route 0.275ns (63.691%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns = ( 17.860 - 16.667 ) 
    Source Clock Delay      (SCD):    0.950ns = ( 17.616 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.950    17.616    bd_mcu_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y83         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDCE (Prop_fdce_C_Q)         0.112    17.728 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.167    17.895    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X35Y83         LUT5 (Prop_lut5_I4_O)        0.045    17.940 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.108    18.049    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X36Y83         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.193    17.860    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y83         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.104    17.756    
    SLICE_X36Y83         FDCE (Hold_fdce_C_CE)       -0.075    17.681    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.681    
                         arrival time                          18.049    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.432ns  (logic 0.157ns (36.308%)  route 0.275ns (63.691%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns = ( 17.860 - 16.667 ) 
    Source Clock Delay      (SCD):    0.950ns = ( 17.616 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.950    17.616    bd_mcu_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y83         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDCE (Prop_fdce_C_Q)         0.112    17.728 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.167    17.895    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X35Y83         LUT5 (Prop_lut5_I4_O)        0.045    17.940 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.108    18.049    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X36Y83         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.193    17.860    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y83         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.104    17.756    
    SLICE_X36Y83         FDCE (Hold_fdce_C_CE)       -0.075    17.681    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.681    
                         arrival time                          18.049    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.432ns  (logic 0.157ns (36.308%)  route 0.275ns (63.691%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns = ( 17.860 - 16.667 ) 
    Source Clock Delay      (SCD):    0.950ns = ( 17.616 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.950    17.616    bd_mcu_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y83         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDCE (Prop_fdce_C_Q)         0.112    17.728 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.167    17.895    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X35Y83         LUT5 (Prop_lut5_I4_O)        0.045    17.940 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.108    18.049    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X36Y83         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.193    17.860    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y83         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.104    17.756    
    SLICE_X36Y83         FDCE (Hold_fdce_C_CE)       -0.075    17.681    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.681    
                         arrival time                          18.049    
  -------------------------------------------------------------------
                         slack                                  0.368    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y82  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y83  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y75  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y84  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y83  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y84  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y83  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y84  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y83  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y83  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y75  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y84  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y81  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y82  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y82  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y82  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y82  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y81  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y77  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y77  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y83  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y83  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y83  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y83  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X31Y75  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X31Y75  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X29Y76  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X29Y76  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X28Y73  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X28Y73  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C



