// Seed: 3548251947
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_5;
  ;
  assign id_3 = id_4;
  assign id_4 = id_3;
  always @(id_3 + -1 or posedge !id_3) begin : LABEL_0
    assert ({id_4, id_4})
    else;
  end
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wand id_3
);
  parameter [1 : 1] id_5 = 1;
  assign id_1 = -1;
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_5
  );
  logic id_8 = -1 == !id_5;
endmodule
