{
    "DESIGN_NAME": "car_park",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10.0,
    "DESIGN_IS_CORE": true,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 38 57.12",
    "FP_PDN_VPITCH": "25",
    "FP_PDN_HPITCH": "25",
    "FP_PDN_VOFFSET": "5",
    "FP_PDN_HOFFSET": "5"
}


