INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IIITD/ELD_LABs/LAB_6_ROM/ROM/ROM.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IIITD/ELD_LABs/LAB_6_ROM/ROM/ROM.srcs/sources_1/new/top_BROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_BROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IIITD/ELD_LABs/LAB_6_ROM/ROM/ROM.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
