;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -130, 9
	ADD #270, <1
	SUB 0, 18
	SUB 0, 18
	SPL 0, <-100
	SUB -130, 9
	ADD <-30, <3
	CMP 0, 2
	CMP 0, 2
	ADD <-30, 9
	SPL 0, <-100
	SPL 0, <-100
	SPL 20, <32
	SUB @0, @22
	SUB 0, 18
	SUB 0, 18
	ADD 30, 0
	CMP @125, 103
	SPL 0, <-100
	SUB -130, 9
	ADD 30, -0
	CMP -130, 9
	SPL 0, <332
	SLT <-302, 30
	SPL 0, <-100
	ADD 210, 60
	DJN 20, <332
	SPL 0, <-100
	DJN 20, <332
	MOV -7, <-20
	SUB -130, 9
	SUB @121, 103
	SUB @0, @22
	SUB -100, -600
	SUB -130, 9
	SUB @0, @2
	SUB -130, 9
	SPL 0, <-100
	SUB @121, 103
	SUB -130, 9
	SUB -130, 9
	SUB @127, 106
	MOV -7, <-20
	SUB -130, 9
	MOV -1, <-20
	MOV -7, <-20
	MOV -1, <-20
	DJN -1, @-20
	SUB -130, 9
	ADD #270, <1
	SUB 0, 18
	SUB 0, 18
