Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/HZIEE/2-COCP/ChipVerify/P0-3/a_and_b/a_and_b_tb_isim_beh.exe -prj D:/HZIEE/2-COCP/ChipVerify/P0-3/a_and_b/a_and_b_tb_beh.prj work.a_and_b_tb work.glbl 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/HZIEE/2-COCP/ChipVerify/P0-3/a_and_b/a_and_b.v" into library work
WARNING:HDLCompiler:751 - "D:/HZIEE/2-COCP/ChipVerify/P0-3/a_and_b/a_and_b.v" Line 26: Redeclaration of ansi port a is not allowed
Analyzing Verilog file "D:/HZIEE/2-COCP/ChipVerify/P0-3/a_and_b/a_and_b_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module a_and_b
Compiling module a_and_b_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/HZIEE/2-COCP/ChipVerify/P0-3/a_and_b/a_and_b_tb_isim_beh.exe
Fuse Memory Usage: 28376 KB
Fuse CPU Usage: 359 ms
