
---------- Begin Simulation Statistics ----------
simSeconds                                   0.024443                       # Number of seconds simulated (Second)
simTicks                                  24442584000                       # Number of ticks simulated (Tick)
finalTick                                 24442584000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    168.63                       # Real time elapsed on the host (Second)
hostTickRate                                144944941                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     633104                       # Number of bytes of host memory used (Byte)
simInsts                                     41841376                       # Number of instructions simulated (Count)
simOps                                       44377986                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   248120                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     263162                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         48885325                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        47262745                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    42748                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       45867044                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   4921                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              2927506                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           7714563                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 587                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            47250653                       # Number of insts issued each cycle
system.cpu.numIssuedDist::mean               0.970718                       # Number of insts issued each cycle
system.cpu.numIssuedDist::stdev              1.726682                       # Number of insts issued each cycle
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.numIssuedDist::0                  31636967     66.96%     66.96% # Number of insts issued each cycle
system.cpu.numIssuedDist::1                   3179971      6.73%     73.69% # Number of insts issued each cycle
system.cpu.numIssuedDist::2                   5544363     11.73%     85.42% # Number of insts issued each cycle
system.cpu.numIssuedDist::3                   1995534      4.22%     89.64% # Number of insts issued each cycle
system.cpu.numIssuedDist::4                   1814139      3.84%     93.48% # Number of insts issued each cycle
system.cpu.numIssuedDist::5                   1417526      3.00%     96.48% # Number of insts issued each cycle
system.cpu.numIssuedDist::6                    842012      1.78%     98.26% # Number of insts issued each cycle
system.cpu.numIssuedDist::7                    345641      0.73%     99.00% # Number of insts issued each cycle
system.cpu.numIssuedDist::8                    474500      1.00%    100.00% # Number of insts issued each cycle
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle
system.cpu.numIssuedDist::total              47250653                       # Number of insts issued each cycle
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  155097     48.68%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     48.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  94917     29.79%     78.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 68601     21.53%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           26      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      31545730     68.78%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        19483      0.04%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      9394624     20.48%     89.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      4907181     10.70%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       45867044                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.938258                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              318615                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.006946                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                139308277                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                50233807                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        45485645                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    46185633                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                         98286                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                       19963093                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                      1660643                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   47305493                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                    12647                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      9592580                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                     5016341                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                     21786                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                        141702                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                      1421643                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                819                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              89866                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           10664                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                   100530                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          45799225                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       9379474                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     67819                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           14278364                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       10327775                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      4898890                       # Number of stores executed (Count)
system.cpu.numRate                           0.936871                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     45591589                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    45485645                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      24084435                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                      41332595                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.930456                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.582698                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                           47204                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         1634672                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    41841376                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      44377986                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.168349                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.168349                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.855909                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.855909                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   46789612                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  21063401                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                         16                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                   164674427                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   29266690                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  86506082                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                    83849                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        9592580                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       5016341                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2221189                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2973904                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                11176229                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          10340622                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             97743                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              6239104                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 6236923                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999650                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  269414                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect              41482                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          164683                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             163907                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              776                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          280                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         2934275                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           42161                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             97341                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     46833933                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.947561                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.097711                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        32870040     70.18%     70.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         5527372     11.80%     81.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         3853040      8.23%     90.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          325994      0.70%     90.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          738852      1.58%     92.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          152386      0.33%     92.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          202699      0.43%     93.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           75380      0.16%     93.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         3088170      6.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     46833933                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             41841376                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               44377986                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    13697996                       # Number of memory references committed (Count)
system.cpu.commit.loads                       8917927                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       20960                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   10103136                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    34848656                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                209372                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     30660522     69.09%     69.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        19468      0.04%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      8917927     20.10%     89.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      4780069     10.77%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     44377986                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3088170                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       12464441                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          12464441                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      12464441                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         12464441                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1235246                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1235246                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1235246                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1235246                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  60019026868                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  60019026868                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  60019026868                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  60019026868                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     13699687                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      13699687                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     13699687                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     13699687                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.090166                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.090166                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.090166                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.090166                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 48588.723921                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 48588.723921                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 48588.723921                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 48588.723921                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs       296433                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          224                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         8659                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            8                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      34.234092                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           28                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       165276                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            165276                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       839738                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        839738                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       839738                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       839738                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       395508                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       395508                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       395508                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       395508                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  19739181473                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  19739181473                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  19739181473                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  19739181473                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.028870                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.028870                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.028870                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.028870                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 49908.425299                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 49908.425299                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 49908.425299                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 49908.425299                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                 395253                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data        21100                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total        21100                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data           37                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total           37                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data      1248000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total      1248000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data        21137                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total        21137                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.001750                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.001750                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 33729.729730                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 33729.729730                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data           35                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total           35                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data        24000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total        24000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.000095                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.000095                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        12000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        12000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data      7837900                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         7837900                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1139619                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1139619                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  58458368500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  58458368500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      8977519                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      8977519                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.126941                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.126941                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 51296.414416                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 51296.414416                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       771315                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       771315                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       368304                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       368304                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  19253278000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  19253278000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.041025                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.041025                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 52275.506104                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 52275.506104                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data        20960                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total        20960                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.misses::cpu.data            2                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.misses::total            2                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data        20962                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total        20962                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.missRate::cpu.data     0.000095                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.missRate::total     0.000095                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.WriteReq.hits::cpu.data      4626541                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4626541                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        95627                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        95627                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1560658368                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1560658368                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4722168                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4722168                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.020251                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.020251                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 16320.269045                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 16320.269045                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        68423                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        68423                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        27204                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        27204                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    485903473                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    485903473                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.005761                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.005761                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 17861.471585                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 17861.471585                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24442584000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           253.662826                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             12902013                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             395509                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              32.621288                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              176500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   253.662826                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.495435                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.495435                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           61                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          167                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           28                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           27879081                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          27879081                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24442584000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  7373605                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              30975473                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   7115705                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1687584                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  98286                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              6090385                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   434                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               48239000                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1674                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles           11583680                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       46333780                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    11176229                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            6670244                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      35567973                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  197422                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           176                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           81                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   9380865                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 70801                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           47250653                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.042754                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.176649                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 35381736     74.88%     74.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2456027      5.20%     80.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   577090      1.22%     81.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2416200      5.11%     86.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1752950      3.71%     90.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1736672      3.68%     93.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   296662      0.63%     94.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   129645      0.27%     94.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2503671      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             47250653                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.228621                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.947806                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        9275428                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           9275428                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       9275428                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          9275428                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       105437                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          105437                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       105437                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         105437                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   2185173500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   2185173500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   2185173500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   2185173500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      9380865                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       9380865                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      9380865                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      9380865                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.011240                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.011240                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.011240                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.011240                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 20724.921043                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 20724.921043                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 20724.921043                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 20724.921043                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          930                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           18                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      51.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       104584                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            104584                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          608                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           608                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          608                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          608                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       104829                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       104829                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       104829                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       104829                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   2056878500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   2056878500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   2056878500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   2056878500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.011175                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.011175                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.011175                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.011175                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 19621.273693                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 19621.273693                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 19621.273693                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 19621.273693                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                 104584                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      9275428                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         9275428                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       105437                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        105437                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   2185173500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   2185173500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      9380865                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      9380865                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.011240                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.011240                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 20724.921043                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 20724.921043                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          608                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          608                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       104829                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       104829                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   2056878500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   2056878500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.011175                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.011175                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 19621.273693                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 19621.273693                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24442584000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           240.892299                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              9380257                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             104829                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              89.481508                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   240.892299                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.470493                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.470493                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          244                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           81                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          162                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.476562                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           18866559                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          18866559                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24442584000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      178717                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  674653                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  333                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 819                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 236272                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               114747                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   6930                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.mmu.dtb.instHits                         0                       # ITB inst hits (Count)
system.cpu.mmu.dtb.instMisses                       0                       # ITB inst misses (Count)
system.cpu.mmu.dtb.readHits                         0                       # DTB read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # DTB read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # DTB write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # DTB write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.alignFaults                      0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.dtb.prefetchFaults                   0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.dtb.domainFaults                     0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.dtb.permsFaults                      0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # DTB read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # DTB write accesses (Count)
system.cpu.mmu.dtb.instAccesses                     0                       # ITB inst accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24442584000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24442584000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # ITB inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # ITB inst misses (Count)
system.cpu.mmu.itb.readHits                         0                       # DTB read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # DTB read misses (Count)
system.cpu.mmu.itb.writeHits                        0                       # DTB write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # DTB write misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.alignFaults                      0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.itb.prefetchFaults                   0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.itb.domainFaults                     0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.itb.permsFaults                      0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.itb.readAccesses                     0                       # DTB read accesses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # DTB write accesses (Count)
system.cpu.mmu.itb.instAccesses                     0                       # ITB inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24442584000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24442584000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  24442584000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  98286                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  7904301                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                23534294                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles        1521045                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   8153209                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               6039518                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               47787359                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                246705                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                3642928                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                2374277                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  24217                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            53393833                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   208360998                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 49649090                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                       16                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              49512060                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  3881773                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                   21886                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing               22169                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8486265                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         91054865                       # The number of ROB reads (Count)
system.cpu.rob.writes                        95041369                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 41841376                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   44377986                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   239                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  92969                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 153425                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    246394                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 92969                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                153425                       # number of overall hits (Count)
system.l2.overallHits::total                   246394                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                11859                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               242084                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  253943                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst               11859                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              242084                       # number of overall misses (Count)
system.l2.overallMisses::total                 253943                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       916654000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     17477582000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        18394236000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      916654000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    17477582000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       18394236000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst             104828                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             395509                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                500337                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst            104828                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            395509                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               500337                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.113128                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.612082                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.507544                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.113128                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.612082                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.507544                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 77296.062063                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 72196.353332                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    72434.506956                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 77296.062063                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 72196.353332                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   72434.506956                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                11910                       # number of writebacks (Count)
system.l2.writebacks::total                     11910                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.inst                  6                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.data                 77                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    83                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                 6                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.data                77                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   83                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst            11853                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           242007                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              253860                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst           11853                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          242007                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             253860                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    797403500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  15052052000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    15849455500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    797403500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  15052052000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   15849455500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.113071                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.611887                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.507378                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.113071                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.611887                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.507378                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 67274.403105                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 62196.762904                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 62433.843457                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 67274.403105                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 62196.762904                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 62433.843457                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                         513433                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       229496                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         229496                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst           92969                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              92969                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst         11859                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total            11859                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    916654000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    916654000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst       104828                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         104828                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.113128                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.113128                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 77296.062063                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 77296.062063                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst            6                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              6                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst        11853                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total        11853                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    797403500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    797403500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.113071                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.113071                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 67274.403105                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 67274.403105                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              25691                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 25691                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             2354                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                2354                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    164104500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      164104500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          28045                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             28045                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.083937                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.083937                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 69713.041631                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 69713.041631                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         2354                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            2354                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    140564500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    140564500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.083937                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.083937                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 59713.041631                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 59713.041631                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         127734                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            127734                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       239730                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          239730                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data  17313477500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  17313477500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       367464                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        367464                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.652390                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.652390                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 72220.737913                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 72220.737913                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.data           77                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            77                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data       239653                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       239653                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  14911487500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  14911487500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.652181                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.652181                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 62221.159343                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 62221.159343                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.misses::cpu.data               1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data             1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total                1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMisses::cpu.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data        20500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total        20500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data        20500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        20500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        94425                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            94425                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        94425                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        94425                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       165276                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           165276                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       165276                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       165276                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  24442584000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                   127.979443                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       759956                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     513561                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.479777                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      50.562504                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         0.591153                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data        76.825785                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.024689                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000289                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.037513                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.062490                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024            128                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   95                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   30                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                    3                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   16346137                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  16346137                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24442584000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      9433.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_cpu.inst::samples     11853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_cpu.data::samples    194266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001390620750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          568                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          568                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              425968                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               8853                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      253860                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      11910                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    253860                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    11910                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  47741                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  2477                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                253860                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                11910                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  179458                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   21430                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    4170                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    1016                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      35                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    137                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    179                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    565                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    569                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    570                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    569                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    569                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    569                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    569                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    571                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    568                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    569                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    569                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    569                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    571                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    568                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    569                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    568                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          568                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     362.772887                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    287.011084                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    273.594783                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127            74     13.03%     13.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255          138     24.30%     37.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383          142     25.00%     62.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511          111     19.54%     81.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639           47      8.27%     90.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-767           32      5.63%     95.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-895            8      1.41%     97.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.70%     97.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1151            5      0.88%     98.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.35%     99.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.35%     99.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.18%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2816-2943            2      0.35%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           568                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          568                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.563380                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.541607                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.864464                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              387     68.13%     68.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               45      7.92%     76.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              133     23.42%     99.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                3      0.53%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           568                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 3055424                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                16247040                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               762240                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              664702226.24580121                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              31184918.91037380                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   24442491000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      91968.59                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       758592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     12433024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       602112                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 31035671.187628936023                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 508662422.925497591496                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 24633729.396204590797                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst        11853                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       242007                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        11910                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    301152000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   5592593750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 595931038750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     25407.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     23109.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  50036191.33                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       758592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     15488448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       16247040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       758592                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       758592                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       762240                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       762240                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst        11853                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       242007                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          253860                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        11910                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          11910                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       31035671                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      633666555                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         664702226                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     31035671                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      31035671                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     31184919                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         31184919                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     31184919                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      31035671                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     633666555                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        695887145                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               206119                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                9408                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        27118                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        18227                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         8029                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          852                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1372                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        28060                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        17083                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         9987                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          616                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          534                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           52                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          781                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         6896                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        50027                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        17124                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        19361                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          439                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           65                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         3703                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         3523                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          104                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         1053                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              2029014500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1030595000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         5893745750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9843.90                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28593.90                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              159069                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               8692                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            77.17                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           92.39                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        47759                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   288.787286                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   168.515897                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   310.203617                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        20762     43.47%     43.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         9057     18.96%     62.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         3981      8.34%     70.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         3586      7.51%     78.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         2185      4.58%     82.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         2042      4.28%     87.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1146      2.40%     89.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         1082      2.27%     91.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3918      8.20%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        47759                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              13191616                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten             602112                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW              539.698094                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               24.633729                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    4.41                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.22                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.19                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               77.84                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  24442584000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       126156660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        67046265                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      790597920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      41733900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1929354960.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  10661509140                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    407839680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   14024238525                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   573.762517                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    967832000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    816140000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  22658612000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       214892580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       114199140                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      681091740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       7375860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1929354960.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  10605245580                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    455219520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   14007379380                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   573.072773                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    990175750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    816140000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  22636268250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  24442584000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              251506                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         11910                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            230922                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2354                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2354                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         251506                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       750553                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  750553                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     17009280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 17009280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             253861                       # Request fanout histogram
system.membus.snoopFanout::mean                     0                       # Request fanout histogram
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.membus.snoopFanout::0                   253861    100.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::min_value                0                       # Request fanout histogram
system.membus.snoopFanout::max_value                0                       # Request fanout histogram
system.membus.snoopFanout::total               253861                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  24442584000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           626813000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1336182250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         496693                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       253303                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             472293                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       177186                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       104584                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           731500                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                1                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               1                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             28045                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            28045                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         104829                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        367464                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       314241                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1186273                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1500514                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     13402368                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     35890240                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                49292608                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          513434                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    762304                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1013772                       # Request fanout histogram
system.tol2bus.snoopFanout::mean             0.514362                       # Request fanout histogram
system.tol2bus.snoopFanout::stdev            0.520414                       # Request fanout histogram
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoopFanout::0                  502989     49.62%     49.62% # Request fanout histogram
system.tol2bus.snoopFanout::1                  500120     49.33%     98.95% # Request fanout histogram
system.tol2bus.snoopFanout::2                   10663      1.05%    100.00% # Request fanout histogram
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram
system.tol2bus.snoopFanout::total             1013772                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  24442584000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          769948000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         157249488                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         593337852                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1000176                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       499845                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        10659                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops          500116                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops       489453                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops        10663                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
