// Seed: 4259766022
module module_0;
  wire id_1;
  assign id_1 = ~1;
  logic [-1  -  -1 'b0 : 1 'b0] id_2;
  wire id_3, id_4;
  assign id_2 = -1;
  assign {id_2, id_1} = id_4;
endmodule
module module_1 #(
    parameter id_15 = 32'd37,
    parameter id_26 = 32'd46,
    parameter id_4  = 32'd19,
    parameter id_7  = 32'd67
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    _id_26,
    id_27,
    id_28,
    id_29,
    id_30
);
  inout wire id_30;
  input wire id_29;
  output wire id_28;
  inout wire id_27;
  inout wire _id_26;
  input logic [7:0] id_25;
  input wire id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  inout supply1 id_17;
  inout wire id_16;
  inout wire _id_15;
  nor primCall (
      id_1,
      id_11,
      id_13,
      id_16,
      id_17,
      id_18,
      id_20,
      id_21,
      id_23,
      id_24,
      id_25,
      id_27,
      id_29,
      id_30,
      id_5,
      id_6,
      id_8
  );
  output reg id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  module_0 modCall_1 ();
  input wire id_8;
  inout wire _id_7;
  input wire id_6;
  inout reg id_5;
  output wire _id_4;
  output wire id_3;
  output wire id_2;
  inout tri0 id_1;
  always begin : LABEL_0
    id_14 <= -1;
  end
  always id_5 = id_16;
  wire id_31;
  ;
  wire [id_15 : id_7] id_32;
  wire id_33;
  parameter id_34 = 1'd0;
  assign id_17 = 1 ? 1 | 1 : -1;
  wire id_35;
  wire [id_26 : -1 'b0] id_36;
  assign id_1 = -1;
endmodule
