// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingFCLayer_Batch_4_Matrix_Vector_Activa (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_V_V_TDATA,
        in_V_V_TVALID,
        in_V_V_TREADY,
        out_V_V_TDATA,
        out_V_V_TVALID,
        out_V_V_TREADY,
        weight_V_V_TDATA,
        weight_V_V_TVALID,
        weight_V_V_TREADY
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state4 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] in_V_V_TDATA;
input   in_V_V_TVALID;
output   in_V_V_TREADY;
output  [15:0] out_V_V_TDATA;
output   out_V_V_TVALID;
input   out_V_V_TREADY;
input  [7:0] weight_V_V_TDATA;
input   weight_V_V_TVALID;
output   weight_V_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_V_V_TREADY;
reg out_V_V_TVALID;
reg weight_V_V_TREADY;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in_V_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln248_fu_785_p2;
wire   [0:0] icmp_ln252_fu_800_p2;
reg    out_V_V_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] icmp_ln289_reg_2410;
reg    weight_V_V_TDATA_blk_n;
reg   [9:0] i_0_reg_589;
reg    ap_predicate_op196_read_state2;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
wire   [9:0] i_fu_791_p2;
wire   [3:0] inElem_V_1_fu_1065_p86;
wire   [3:0] inputBuf_0_V_fu_1239_p1;
wire   [6:0] trunc_ln321_fu_1243_p1;
wire   [2:0] tmp_V_4_fu_1670_p1;
reg  signed [2:0] tmp_V_4_reg_2400;
wire   [0:0] icmp_ln271_fu_1674_p2;
reg   [0:0] icmp_ln271_reg_2405;
wire   [0:0] icmp_ln289_fu_1686_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire   [3:0] ap_phi_reg_pp0_iter0_p_Val2_s_reg_600;
reg   [3:0] ap_phi_reg_pp0_iter1_p_Val2_s_reg_600;
reg   [15:0] tmp_V_fu_222;
wire   [15:0] outElem_m_val_V_fu_1724_p2;
reg   [31:0] sf_1_fu_226;
wire   [31:0] sf_fu_1680_p2;
reg   [3:0] inputBuf_83_V_fu_230;
reg   [3:0] inputBuf_83_V_1_fu_234;
reg   [3:0] inputBuf_83_V_2_fu_238;
reg   [3:0] inputBuf_83_V_3_fu_242;
reg   [3:0] inputBuf_83_V_4_fu_246;
reg   [3:0] inputBuf_83_V_5_fu_250;
reg   [3:0] inputBuf_83_V_6_fu_254;
reg   [3:0] inputBuf_83_V_7_fu_258;
reg   [3:0] inputBuf_83_V_8_fu_262;
reg   [3:0] inputBuf_83_V_9_fu_266;
reg   [3:0] inputBuf_83_V_10_fu_270;
reg   [3:0] inputBuf_83_V_11_fu_274;
reg   [3:0] inputBuf_83_V_12_fu_278;
reg   [3:0] inputBuf_83_V_13_fu_282;
reg   [3:0] inputBuf_83_V_14_fu_286;
reg   [3:0] inputBuf_83_V_15_fu_290;
reg   [3:0] inputBuf_83_V_16_fu_294;
reg   [3:0] inputBuf_83_V_17_fu_298;
reg   [3:0] inputBuf_83_V_18_fu_302;
reg   [3:0] inputBuf_83_V_19_fu_306;
reg   [3:0] inputBuf_83_V_20_fu_310;
reg   [3:0] inputBuf_83_V_21_fu_314;
reg   [3:0] inputBuf_83_V_22_fu_318;
reg   [3:0] inputBuf_83_V_23_fu_322;
reg   [3:0] inputBuf_83_V_24_fu_326;
reg   [3:0] inputBuf_83_V_25_fu_330;
reg   [3:0] inputBuf_83_V_26_fu_334;
reg   [3:0] inputBuf_83_V_27_fu_338;
reg   [3:0] inputBuf_83_V_28_fu_342;
reg   [3:0] inputBuf_83_V_29_fu_346;
reg   [3:0] inputBuf_83_V_30_fu_350;
reg   [3:0] inputBuf_83_V_31_fu_354;
reg   [3:0] inputBuf_83_V_32_fu_358;
reg   [3:0] inputBuf_83_V_33_fu_362;
reg   [3:0] inputBuf_83_V_34_fu_366;
reg   [3:0] inputBuf_83_V_35_fu_370;
reg   [3:0] inputBuf_83_V_36_fu_374;
reg   [3:0] inputBuf_83_V_37_fu_378;
reg   [3:0] inputBuf_83_V_38_fu_382;
reg   [3:0] inputBuf_83_V_39_fu_386;
reg   [3:0] inputBuf_83_V_40_fu_390;
reg   [3:0] inputBuf_83_V_41_fu_394;
reg   [3:0] inputBuf_83_V_42_fu_398;
reg   [3:0] inputBuf_83_V_43_fu_402;
reg   [3:0] inputBuf_83_V_44_fu_406;
reg   [3:0] inputBuf_83_V_45_fu_410;
reg   [3:0] inputBuf_83_V_46_fu_414;
reg   [3:0] inputBuf_83_V_47_fu_418;
reg   [3:0] inputBuf_83_V_48_fu_422;
reg   [3:0] inputBuf_83_V_49_fu_426;
reg   [3:0] inputBuf_83_V_50_fu_430;
reg   [3:0] inputBuf_83_V_51_fu_434;
reg   [3:0] inputBuf_83_V_52_fu_438;
reg   [3:0] inputBuf_83_V_53_fu_442;
reg   [3:0] inputBuf_83_V_54_fu_446;
reg   [3:0] inputBuf_83_V_55_fu_450;
reg   [3:0] inputBuf_83_V_56_fu_454;
reg   [3:0] inputBuf_83_V_57_fu_458;
reg   [3:0] inputBuf_83_V_58_fu_462;
reg   [3:0] inputBuf_83_V_59_fu_466;
reg   [3:0] inputBuf_83_V_60_fu_470;
reg   [3:0] inputBuf_83_V_61_fu_474;
reg   [3:0] inputBuf_83_V_62_fu_478;
reg   [3:0] inputBuf_83_V_63_fu_482;
reg   [3:0] inputBuf_83_V_64_fu_486;
reg   [3:0] inputBuf_83_V_65_fu_490;
reg   [3:0] inputBuf_83_V_66_fu_494;
reg   [3:0] inputBuf_83_V_67_fu_498;
reg   [3:0] inputBuf_83_V_68_fu_502;
reg   [3:0] inputBuf_83_V_69_fu_506;
reg   [3:0] inputBuf_83_V_70_fu_510;
reg   [3:0] inputBuf_83_V_71_fu_514;
reg   [3:0] inputBuf_83_V_72_fu_518;
reg   [3:0] inputBuf_83_V_73_fu_522;
reg   [3:0] inputBuf_83_V_74_fu_526;
reg   [3:0] inputBuf_83_V_75_fu_530;
reg   [3:0] inputBuf_83_V_76_fu_534;
reg   [3:0] inputBuf_83_V_77_fu_538;
reg   [3:0] inputBuf_83_V_78_fu_542;
reg   [3:0] inputBuf_83_V_79_fu_546;
reg   [3:0] inputBuf_83_V_80_fu_550;
reg   [3:0] inputBuf_83_V_81_fu_554;
reg   [3:0] inputBuf_83_V_82_fu_558;
reg   [3:0] inputBuf_83_V_83_fu_562;
reg   [31:0] nf_2_fu_566;
wire   [31:0] nf_3_fu_1751_p3;
reg   [31:0] ap_sig_allocacmp_nf_2_load;
reg    ap_block_pp0_stage0_01001;
wire   [6:0] inElem_V_1_fu_1065_p85;
wire   [3:0] ret_V_fu_1714_p0;
wire  signed [6:0] ret_V_fu_1714_p2;
wire   [15:0] select_ln271_fu_1700_p3;
wire  signed [15:0] sext_ln700_fu_1720_p1;
wire   [31:0] nf_fu_1739_p2;
wire   [0:0] icmp_ln301_fu_1745_p2;
wire    ap_CS_fsm_state4;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [6:0] ret_V_fu_1714_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

StreamingFCLayer_Batch_4_StreamingFCLayer_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 4 ),
    .din3_WIDTH( 4 ),
    .din4_WIDTH( 4 ),
    .din5_WIDTH( 4 ),
    .din6_WIDTH( 4 ),
    .din7_WIDTH( 4 ),
    .din8_WIDTH( 4 ),
    .din9_WIDTH( 4 ),
    .din10_WIDTH( 4 ),
    .din11_WIDTH( 4 ),
    .din12_WIDTH( 4 ),
    .din13_WIDTH( 4 ),
    .din14_WIDTH( 4 ),
    .din15_WIDTH( 4 ),
    .din16_WIDTH( 4 ),
    .din17_WIDTH( 4 ),
    .din18_WIDTH( 4 ),
    .din19_WIDTH( 4 ),
    .din20_WIDTH( 4 ),
    .din21_WIDTH( 4 ),
    .din22_WIDTH( 4 ),
    .din23_WIDTH( 4 ),
    .din24_WIDTH( 4 ),
    .din25_WIDTH( 4 ),
    .din26_WIDTH( 4 ),
    .din27_WIDTH( 4 ),
    .din28_WIDTH( 4 ),
    .din29_WIDTH( 4 ),
    .din30_WIDTH( 4 ),
    .din31_WIDTH( 4 ),
    .din32_WIDTH( 4 ),
    .din33_WIDTH( 4 ),
    .din34_WIDTH( 4 ),
    .din35_WIDTH( 4 ),
    .din36_WIDTH( 4 ),
    .din37_WIDTH( 4 ),
    .din38_WIDTH( 4 ),
    .din39_WIDTH( 4 ),
    .din40_WIDTH( 4 ),
    .din41_WIDTH( 4 ),
    .din42_WIDTH( 4 ),
    .din43_WIDTH( 4 ),
    .din44_WIDTH( 4 ),
    .din45_WIDTH( 4 ),
    .din46_WIDTH( 4 ),
    .din47_WIDTH( 4 ),
    .din48_WIDTH( 4 ),
    .din49_WIDTH( 4 ),
    .din50_WIDTH( 4 ),
    .din51_WIDTH( 4 ),
    .din52_WIDTH( 4 ),
    .din53_WIDTH( 4 ),
    .din54_WIDTH( 4 ),
    .din55_WIDTH( 4 ),
    .din56_WIDTH( 4 ),
    .din57_WIDTH( 4 ),
    .din58_WIDTH( 4 ),
    .din59_WIDTH( 4 ),
    .din60_WIDTH( 4 ),
    .din61_WIDTH( 4 ),
    .din62_WIDTH( 4 ),
    .din63_WIDTH( 4 ),
    .din64_WIDTH( 4 ),
    .din65_WIDTH( 4 ),
    .din66_WIDTH( 4 ),
    .din67_WIDTH( 4 ),
    .din68_WIDTH( 4 ),
    .din69_WIDTH( 4 ),
    .din70_WIDTH( 4 ),
    .din71_WIDTH( 4 ),
    .din72_WIDTH( 4 ),
    .din73_WIDTH( 4 ),
    .din74_WIDTH( 4 ),
    .din75_WIDTH( 4 ),
    .din76_WIDTH( 4 ),
    .din77_WIDTH( 4 ),
    .din78_WIDTH( 4 ),
    .din79_WIDTH( 4 ),
    .din80_WIDTH( 4 ),
    .din81_WIDTH( 4 ),
    .din82_WIDTH( 4 ),
    .din83_WIDTH( 4 ),
    .din84_WIDTH( 7 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_bkb_U1(
    .din0(inputBuf_83_V_fu_230),
    .din1(inputBuf_83_V_1_fu_234),
    .din2(inputBuf_83_V_2_fu_238),
    .din3(inputBuf_83_V_3_fu_242),
    .din4(inputBuf_83_V_4_fu_246),
    .din5(inputBuf_83_V_5_fu_250),
    .din6(inputBuf_83_V_6_fu_254),
    .din7(inputBuf_83_V_7_fu_258),
    .din8(inputBuf_83_V_8_fu_262),
    .din9(inputBuf_83_V_9_fu_266),
    .din10(inputBuf_83_V_10_fu_270),
    .din11(inputBuf_83_V_11_fu_274),
    .din12(inputBuf_83_V_12_fu_278),
    .din13(inputBuf_83_V_13_fu_282),
    .din14(inputBuf_83_V_14_fu_286),
    .din15(inputBuf_83_V_15_fu_290),
    .din16(inputBuf_83_V_16_fu_294),
    .din17(inputBuf_83_V_17_fu_298),
    .din18(inputBuf_83_V_18_fu_302),
    .din19(inputBuf_83_V_19_fu_306),
    .din20(inputBuf_83_V_20_fu_310),
    .din21(inputBuf_83_V_21_fu_314),
    .din22(inputBuf_83_V_22_fu_318),
    .din23(inputBuf_83_V_23_fu_322),
    .din24(inputBuf_83_V_24_fu_326),
    .din25(inputBuf_83_V_25_fu_330),
    .din26(inputBuf_83_V_26_fu_334),
    .din27(inputBuf_83_V_27_fu_338),
    .din28(inputBuf_83_V_28_fu_342),
    .din29(inputBuf_83_V_29_fu_346),
    .din30(inputBuf_83_V_30_fu_350),
    .din31(inputBuf_83_V_31_fu_354),
    .din32(inputBuf_83_V_32_fu_358),
    .din33(inputBuf_83_V_33_fu_362),
    .din34(inputBuf_83_V_34_fu_366),
    .din35(inputBuf_83_V_35_fu_370),
    .din36(inputBuf_83_V_36_fu_374),
    .din37(inputBuf_83_V_37_fu_378),
    .din38(inputBuf_83_V_38_fu_382),
    .din39(inputBuf_83_V_39_fu_386),
    .din40(inputBuf_83_V_40_fu_390),
    .din41(inputBuf_83_V_41_fu_394),
    .din42(inputBuf_83_V_42_fu_398),
    .din43(inputBuf_83_V_43_fu_402),
    .din44(inputBuf_83_V_44_fu_406),
    .din45(inputBuf_83_V_45_fu_410),
    .din46(inputBuf_83_V_46_fu_414),
    .din47(inputBuf_83_V_47_fu_418),
    .din48(inputBuf_83_V_48_fu_422),
    .din49(inputBuf_83_V_49_fu_426),
    .din50(inputBuf_83_V_50_fu_430),
    .din51(inputBuf_83_V_51_fu_434),
    .din52(inputBuf_83_V_52_fu_438),
    .din53(inputBuf_83_V_53_fu_442),
    .din54(inputBuf_83_V_54_fu_446),
    .din55(inputBuf_83_V_55_fu_450),
    .din56(inputBuf_83_V_56_fu_454),
    .din57(inputBuf_83_V_57_fu_458),
    .din58(inputBuf_83_V_58_fu_462),
    .din59(inputBuf_83_V_59_fu_466),
    .din60(inputBuf_83_V_60_fu_470),
    .din61(inputBuf_83_V_61_fu_474),
    .din62(inputBuf_83_V_62_fu_478),
    .din63(inputBuf_83_V_63_fu_482),
    .din64(inputBuf_83_V_64_fu_486),
    .din65(inputBuf_83_V_65_fu_490),
    .din66(inputBuf_83_V_66_fu_494),
    .din67(inputBuf_83_V_67_fu_498),
    .din68(inputBuf_83_V_68_fu_502),
    .din69(inputBuf_83_V_69_fu_506),
    .din70(inputBuf_83_V_70_fu_510),
    .din71(inputBuf_83_V_71_fu_514),
    .din72(inputBuf_83_V_72_fu_518),
    .din73(inputBuf_83_V_73_fu_522),
    .din74(inputBuf_83_V_74_fu_526),
    .din75(inputBuf_83_V_75_fu_530),
    .din76(inputBuf_83_V_76_fu_534),
    .din77(inputBuf_83_V_77_fu_538),
    .din78(inputBuf_83_V_78_fu_542),
    .din79(inputBuf_83_V_79_fu_546),
    .din80(inputBuf_83_V_80_fu_550),
    .din81(inputBuf_83_V_81_fu_554),
    .din82(inputBuf_83_V_82_fu_558),
    .din83(inputBuf_83_V_83_fu_562),
    .din84(inElem_V_1_fu_1065_p85),
    .dout(inElem_V_1_fu_1065_p86)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
StreamingFCLayer_cud_U2(
    .din0(ret_V_fu_1714_p0),
    .din1(tmp_V_4_reg_2400),
    .dout(ret_V_fu_1714_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd0) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_600 <= inElem_V_1_fu_1065_p86;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd82)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd81)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd80)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd79)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd78)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd77)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd76)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd75)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd74)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd73)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd72)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd71)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd70)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd69)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd68)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd67)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd66)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd65)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd64)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd63)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd62)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd61)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd60)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd59)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd58)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd57)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd56)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd55)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd54)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd53)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd52)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd51)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd50)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd49)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd48)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd47)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd46)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd45)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd44)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd43)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd42)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd41)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd40)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd39)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd38)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd37)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd36)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd35)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd34)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd33)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd32)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd31)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd30)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd29)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd28)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd27)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd26)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd25)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd24)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd23)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd22)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd21)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd20)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd19)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd18)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd17)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd16)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd1)) | (~(trunc_ln321_fu_1243_p1 == 7'd82) & ~(trunc_ln321_fu_1243_p1 == 7'd81) & ~(trunc_ln321_fu_1243_p1 == 7'd80) & ~(trunc_ln321_fu_1243_p1 == 7'd79) & ~(trunc_ln321_fu_1243_p1 == 7'd78) & ~(trunc_ln321_fu_1243_p1 == 7'd77) & ~(trunc_ln321_fu_1243_p1 == 7'd76) & ~(trunc_ln321_fu_1243_p1 == 7'd75) & ~(trunc_ln321_fu_1243_p1 == 7'd74) & ~(trunc_ln321_fu_1243_p1 == 7'd73) & ~(trunc_ln321_fu_1243_p1 == 7'd72) & ~(trunc_ln321_fu_1243_p1 == 7'd71) & ~(trunc_ln321_fu_1243_p1 == 7'd70) & ~(trunc_ln321_fu_1243_p1 == 7'd69) & ~(trunc_ln321_fu_1243_p1 == 7'd68) & ~(trunc_ln321_fu_1243_p1 == 7'd67) & ~(trunc_ln321_fu_1243_p1 == 7'd66) & ~(trunc_ln321_fu_1243_p1 == 7'd65) & ~(trunc_ln321_fu_1243_p1 == 7'd64) & ~(trunc_ln321_fu_1243_p1 == 7'd63) & ~(trunc_ln321_fu_1243_p1 == 7'd62) & ~(trunc_ln321_fu_1243_p1 == 7'd61) & ~(trunc_ln321_fu_1243_p1 == 7'd60) & ~(trunc_ln321_fu_1243_p1 == 7'd59) & ~(trunc_ln321_fu_1243_p1 == 7'd58) & ~(trunc_ln321_fu_1243_p1 == 7'd57) & ~(trunc_ln321_fu_1243_p1 == 7'd56) & ~(trunc_ln321_fu_1243_p1 == 7'd55) & ~(trunc_ln321_fu_1243_p1 == 7'd54) & ~(trunc_ln321_fu_1243_p1 == 7'd53) & ~(trunc_ln321_fu_1243_p1 == 7'd52) & ~(trunc_ln321_fu_1243_p1 == 7'd51) & ~(trunc_ln321_fu_1243_p1 == 7'd50) & ~(trunc_ln321_fu_1243_p1 == 7'd49) & ~(trunc_ln321_fu_1243_p1 == 7'd48) & ~(trunc_ln321_fu_1243_p1 == 7'd47) & ~(trunc_ln321_fu_1243_p1 == 7'd46) & ~(trunc_ln321_fu_1243_p1 == 7'd45) & ~(trunc_ln321_fu_1243_p1 == 7'd44) & ~(trunc_ln321_fu_1243_p1 == 7'd43) & ~(trunc_ln321_fu_1243_p1 == 7'd42) & ~(trunc_ln321_fu_1243_p1 == 7'd41) & ~(trunc_ln321_fu_1243_p1 == 7'd40) & ~(trunc_ln321_fu_1243_p1 == 7'd39) & ~(trunc_ln321_fu_1243_p1 == 7'd38) & ~(trunc_ln321_fu_1243_p1 == 7'd37) & ~(trunc_ln321_fu_1243_p1 == 7'd36) & ~(trunc_ln321_fu_1243_p1 == 7'd35) & ~(trunc_ln321_fu_1243_p1 == 7'd34) & ~(trunc_ln321_fu_1243_p1 == 7'd33) & ~(trunc_ln321_fu_1243_p1 == 7'd32) & ~(trunc_ln321_fu_1243_p1 == 7'd31) & ~(trunc_ln321_fu_1243_p1 == 7'd30) & ~(trunc_ln321_fu_1243_p1 == 7'd29) & ~(trunc_ln321_fu_1243_p1 == 7'd28) & ~(trunc_ln321_fu_1243_p1 == 7'd27) & ~(trunc_ln321_fu_1243_p1 == 7'd26) & ~(trunc_ln321_fu_1243_p1 == 7'd25) & ~(trunc_ln321_fu_1243_p1 == 7'd24) & ~(trunc_ln321_fu_1243_p1 == 7'd23) & ~(trunc_ln321_fu_1243_p1 == 7'd22) & ~(trunc_ln321_fu_1243_p1 == 7'd21) & ~(trunc_ln321_fu_1243_p1 == 7'd20) & ~(trunc_ln321_fu_1243_p1 == 7'd19) & ~(trunc_ln321_fu_1243_p1 == 7'd18) & ~(trunc_ln321_fu_1243_p1 == 7'd17) & ~(trunc_ln321_fu_1243_p1 == 7'd16) & ~(trunc_ln321_fu_1243_p1 == 7'd15) & ~(trunc_ln321_fu_1243_p1 == 7'd14) & ~(trunc_ln321_fu_1243_p1 == 7'd13) & ~(trunc_ln321_fu_1243_p1 == 7'd12) & ~(trunc_ln321_fu_1243_p1 == 7'd11) & ~(trunc_ln321_fu_1243_p1 == 7'd10) & ~(trunc_ln321_fu_1243_p1 == 7'd9) & ~(trunc_ln321_fu_1243_p1 == 7'd8) & ~(trunc_ln321_fu_1243_p1 == 7'd7) & ~(trunc_ln321_fu_1243_p1 == 7'd6) & ~(trunc_ln321_fu_1243_p1 == 7'd5) & ~(trunc_ln321_fu_1243_p1 == 7'd4) & ~(trunc_ln321_fu_1243_p1 == 7'd3) & ~(trunc_ln321_fu_1243_p1 == 7'd2) & ~(trunc_ln321_fu_1243_p1 == 7'd1) & ~(trunc_ln321_fu_1243_p1 == 7'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd0)))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_600 <= inputBuf_0_V_fu_1239_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_600 <= ap_phi_reg_pp0_iter0_p_Val2_s_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_0_reg_589 <= i_fu_791_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_589 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_reg_2410 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nf_2_fu_566 <= nf_3_fu_1751_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_2_fu_566 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_fu_1686_p2 == 1'd0) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sf_1_fu_226 <= sf_fu_1680_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_fu_1686_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sf_1_fu_226 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_785_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln271_reg_2405 <= icmp_ln271_fu_1674_p2;
        icmp_ln289_reg_2410 <= icmp_ln289_fu_1686_p2;
        tmp_V_4_reg_2400 <= tmp_V_4_fu_1670_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd10))) begin
        inputBuf_83_V_10_fu_270 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd11))) begin
        inputBuf_83_V_11_fu_274 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd12))) begin
        inputBuf_83_V_12_fu_278 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd13))) begin
        inputBuf_83_V_13_fu_282 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd14))) begin
        inputBuf_83_V_14_fu_286 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd15))) begin
        inputBuf_83_V_15_fu_290 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd16))) begin
        inputBuf_83_V_16_fu_294 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd17))) begin
        inputBuf_83_V_17_fu_298 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd18))) begin
        inputBuf_83_V_18_fu_302 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd19))) begin
        inputBuf_83_V_19_fu_306 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd1))) begin
        inputBuf_83_V_1_fu_234 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd20))) begin
        inputBuf_83_V_20_fu_310 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd21))) begin
        inputBuf_83_V_21_fu_314 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd22))) begin
        inputBuf_83_V_22_fu_318 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd23))) begin
        inputBuf_83_V_23_fu_322 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd24))) begin
        inputBuf_83_V_24_fu_326 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd25))) begin
        inputBuf_83_V_25_fu_330 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd26))) begin
        inputBuf_83_V_26_fu_334 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd27))) begin
        inputBuf_83_V_27_fu_338 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd28))) begin
        inputBuf_83_V_28_fu_342 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd29))) begin
        inputBuf_83_V_29_fu_346 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd2))) begin
        inputBuf_83_V_2_fu_238 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd30))) begin
        inputBuf_83_V_30_fu_350 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd31))) begin
        inputBuf_83_V_31_fu_354 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd32))) begin
        inputBuf_83_V_32_fu_358 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd33))) begin
        inputBuf_83_V_33_fu_362 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd34))) begin
        inputBuf_83_V_34_fu_366 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd35))) begin
        inputBuf_83_V_35_fu_370 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd36))) begin
        inputBuf_83_V_36_fu_374 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd37))) begin
        inputBuf_83_V_37_fu_378 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd38))) begin
        inputBuf_83_V_38_fu_382 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd39))) begin
        inputBuf_83_V_39_fu_386 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd3))) begin
        inputBuf_83_V_3_fu_242 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd40))) begin
        inputBuf_83_V_40_fu_390 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd41))) begin
        inputBuf_83_V_41_fu_394 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd42))) begin
        inputBuf_83_V_42_fu_398 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd43))) begin
        inputBuf_83_V_43_fu_402 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd44))) begin
        inputBuf_83_V_44_fu_406 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd45))) begin
        inputBuf_83_V_45_fu_410 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd46))) begin
        inputBuf_83_V_46_fu_414 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd47))) begin
        inputBuf_83_V_47_fu_418 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd48))) begin
        inputBuf_83_V_48_fu_422 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd49))) begin
        inputBuf_83_V_49_fu_426 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd4))) begin
        inputBuf_83_V_4_fu_246 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd50))) begin
        inputBuf_83_V_50_fu_430 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd51))) begin
        inputBuf_83_V_51_fu_434 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd52))) begin
        inputBuf_83_V_52_fu_438 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd53))) begin
        inputBuf_83_V_53_fu_442 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd54))) begin
        inputBuf_83_V_54_fu_446 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd55))) begin
        inputBuf_83_V_55_fu_450 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd56))) begin
        inputBuf_83_V_56_fu_454 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd57))) begin
        inputBuf_83_V_57_fu_458 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd58))) begin
        inputBuf_83_V_58_fu_462 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd59))) begin
        inputBuf_83_V_59_fu_466 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd5))) begin
        inputBuf_83_V_5_fu_250 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd60))) begin
        inputBuf_83_V_60_fu_470 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd61))) begin
        inputBuf_83_V_61_fu_474 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd62))) begin
        inputBuf_83_V_62_fu_478 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd63))) begin
        inputBuf_83_V_63_fu_482 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd64))) begin
        inputBuf_83_V_64_fu_486 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd65))) begin
        inputBuf_83_V_65_fu_490 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd66))) begin
        inputBuf_83_V_66_fu_494 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd67))) begin
        inputBuf_83_V_67_fu_498 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd68))) begin
        inputBuf_83_V_68_fu_502 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd69))) begin
        inputBuf_83_V_69_fu_506 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd6))) begin
        inputBuf_83_V_6_fu_254 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd70))) begin
        inputBuf_83_V_70_fu_510 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd71))) begin
        inputBuf_83_V_71_fu_514 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd72))) begin
        inputBuf_83_V_72_fu_518 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd73))) begin
        inputBuf_83_V_73_fu_522 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd74))) begin
        inputBuf_83_V_74_fu_526 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd75))) begin
        inputBuf_83_V_75_fu_530 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd76))) begin
        inputBuf_83_V_76_fu_534 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd77))) begin
        inputBuf_83_V_77_fu_538 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd78))) begin
        inputBuf_83_V_78_fu_542 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd79))) begin
        inputBuf_83_V_79_fu_546 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd7))) begin
        inputBuf_83_V_7_fu_258 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd80))) begin
        inputBuf_83_V_80_fu_550 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd81))) begin
        inputBuf_83_V_81_fu_554 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd82))) begin
        inputBuf_83_V_82_fu_558 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln321_fu_1243_p1 == 7'd82) & ~(trunc_ln321_fu_1243_p1 == 7'd81) & ~(trunc_ln321_fu_1243_p1 == 7'd80) & ~(trunc_ln321_fu_1243_p1 == 7'd79) & ~(trunc_ln321_fu_1243_p1 == 7'd78) & ~(trunc_ln321_fu_1243_p1 == 7'd77) & ~(trunc_ln321_fu_1243_p1 == 7'd76) & ~(trunc_ln321_fu_1243_p1 == 7'd75) & ~(trunc_ln321_fu_1243_p1 == 7'd74) & ~(trunc_ln321_fu_1243_p1 == 7'd73) & ~(trunc_ln321_fu_1243_p1 == 7'd72) & ~(trunc_ln321_fu_1243_p1 == 7'd71) & ~(trunc_ln321_fu_1243_p1 == 7'd70) & ~(trunc_ln321_fu_1243_p1 == 7'd69) & ~(trunc_ln321_fu_1243_p1 == 7'd68) & ~(trunc_ln321_fu_1243_p1 == 7'd67) & ~(trunc_ln321_fu_1243_p1 == 7'd66) & ~(trunc_ln321_fu_1243_p1 == 7'd65) & ~(trunc_ln321_fu_1243_p1 == 7'd64) & ~(trunc_ln321_fu_1243_p1 == 7'd63) & ~(trunc_ln321_fu_1243_p1 == 7'd62) & ~(trunc_ln321_fu_1243_p1 == 7'd61) & ~(trunc_ln321_fu_1243_p1 == 7'd60) & ~(trunc_ln321_fu_1243_p1 == 7'd59) & ~(trunc_ln321_fu_1243_p1 == 7'd58) & ~(trunc_ln321_fu_1243_p1 == 7'd57) & ~(trunc_ln321_fu_1243_p1 == 7'd56) & ~(trunc_ln321_fu_1243_p1 == 7'd55) & ~(trunc_ln321_fu_1243_p1 == 7'd54) & ~(trunc_ln321_fu_1243_p1 == 7'd53) & ~(trunc_ln321_fu_1243_p1 == 7'd52) & ~(trunc_ln321_fu_1243_p1 == 7'd51) & ~(trunc_ln321_fu_1243_p1 == 7'd50) & ~(trunc_ln321_fu_1243_p1 == 7'd49) & ~(trunc_ln321_fu_1243_p1 == 7'd48) & ~(trunc_ln321_fu_1243_p1 == 7'd47) & ~(trunc_ln321_fu_1243_p1 == 7'd46) & ~(trunc_ln321_fu_1243_p1 == 7'd45) & ~(trunc_ln321_fu_1243_p1 == 7'd44) & ~(trunc_ln321_fu_1243_p1 == 7'd43) & ~(trunc_ln321_fu_1243_p1 == 7'd42) & ~(trunc_ln321_fu_1243_p1 == 7'd41) & ~(trunc_ln321_fu_1243_p1 == 7'd40) & ~(trunc_ln321_fu_1243_p1 == 7'd39) & ~(trunc_ln321_fu_1243_p1 == 7'd38) & ~(trunc_ln321_fu_1243_p1 == 7'd37) & ~(trunc_ln321_fu_1243_p1 == 7'd36) & ~(trunc_ln321_fu_1243_p1 == 7'd35) & ~(trunc_ln321_fu_1243_p1 == 7'd34) & ~(trunc_ln321_fu_1243_p1 == 7'd33) & ~(trunc_ln321_fu_1243_p1 == 7'd32) & ~(trunc_ln321_fu_1243_p1 == 7'd31) & ~(trunc_ln321_fu_1243_p1 == 7'd30) & ~(trunc_ln321_fu_1243_p1 == 7'd29) & ~(trunc_ln321_fu_1243_p1 == 7'd28) & ~(trunc_ln321_fu_1243_p1 == 7'd27) & ~(trunc_ln321_fu_1243_p1 == 7'd26) & ~(trunc_ln321_fu_1243_p1 == 7'd25) & ~(trunc_ln321_fu_1243_p1 == 7'd24) & ~(trunc_ln321_fu_1243_p1 == 7'd23) & ~(trunc_ln321_fu_1243_p1 == 7'd22) & ~(trunc_ln321_fu_1243_p1 == 7'd21) & ~(trunc_ln321_fu_1243_p1 == 7'd20) & ~(trunc_ln321_fu_1243_p1 == 7'd19) & ~(trunc_ln321_fu_1243_p1 == 7'd18) & ~(trunc_ln321_fu_1243_p1 == 7'd17) & ~(trunc_ln321_fu_1243_p1 == 7'd16) & ~(trunc_ln321_fu_1243_p1 == 7'd15) & ~(trunc_ln321_fu_1243_p1 == 7'd14) & ~(trunc_ln321_fu_1243_p1 == 7'd13) & ~(trunc_ln321_fu_1243_p1 == 7'd12) & ~(trunc_ln321_fu_1243_p1 == 7'd11) & ~(trunc_ln321_fu_1243_p1 == 7'd10) & ~(trunc_ln321_fu_1243_p1 == 7'd9) & ~(trunc_ln321_fu_1243_p1 == 7'd8) & ~(trunc_ln321_fu_1243_p1 == 7'd7) & ~(trunc_ln321_fu_1243_p1 == 7'd6) & ~(trunc_ln321_fu_1243_p1 == 7'd5) & ~(trunc_ln321_fu_1243_p1 == 7'd4) & ~(trunc_ln321_fu_1243_p1 == 7'd3) & ~(trunc_ln321_fu_1243_p1 == 7'd2) & ~(trunc_ln321_fu_1243_p1 == 7'd1) & ~(trunc_ln321_fu_1243_p1 == 7'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_83_V_83_fu_562 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd8))) begin
        inputBuf_83_V_8_fu_262 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd9))) begin
        inputBuf_83_V_9_fu_266 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1243_p1 == 7'd0))) begin
        inputBuf_83_V_fu_230 <= inputBuf_0_V_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_fu_222 <= outElem_m_val_V_fu_1724_p2;
    end
end

always @ (*) begin
    if ((icmp_ln248_fu_785_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln289_reg_2410 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_nf_2_load = nf_3_fu_1751_p3;
    end else begin
        ap_sig_allocacmp_nf_2_load = nf_2_fu_566;
    end
end

always @ (*) begin
    if (((icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_TDATA_blk_n = in_V_V_TVALID;
    end else begin
        in_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op196_read_state2 == 1'b1))) begin
        in_V_V_TREADY = 1'b1;
    end else begin
        in_V_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln289_reg_2410 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_V_V_TDATA_blk_n = out_V_V_TREADY;
    end else begin
        out_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_reg_2410 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_V_V_TVALID = 1'b1;
    end else begin
        out_V_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln248_fu_785_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weight_V_V_TDATA_blk_n = weight_V_V_TVALID;
    end else begin
        weight_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_785_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weight_V_V_TREADY = 1'b1;
    end else begin
        weight_V_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln248_fu_785_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln248_fu_785_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op196_read_state2 == 1'b1)) | ((icmp_ln248_fu_785_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op196_read_state2 == 1'b1)) | ((icmp_ln248_fu_785_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op196_read_state2 == 1'b1)) | ((icmp_ln248_fu_785_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = (((in_V_V_TVALID == 1'b0) & (ap_predicate_op196_read_state2 == 1'b1)) | ((icmp_ln248_fu_785_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state3_io = ((icmp_ln289_reg_2410 == 1'd1) & (out_V_V_TREADY == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_p_Val2_s_reg_600 = 'bx;

always @ (*) begin
    ap_predicate_op196_read_state2 = ((icmp_ln252_fu_800_p2 == 1'd1) & (icmp_ln248_fu_785_p2 == 1'd0));
end

assign i_fu_791_p2 = (i_0_reg_589 + 10'd1);

assign icmp_ln248_fu_785_p2 = ((i_0_reg_589 == 10'd840) ? 1'b1 : 1'b0);

assign icmp_ln252_fu_800_p2 = ((ap_sig_allocacmp_nf_2_load == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_1674_p2 = ((sf_1_fu_226 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_1686_p2 = ((sf_fu_1680_p2 == 32'd84) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_1745_p2 = ((nf_fu_1739_p2 == 32'd10) ? 1'b1 : 1'b0);

assign inElem_V_1_fu_1065_p85 = sf_1_fu_226[6:0];

assign inputBuf_0_V_fu_1239_p1 = in_V_V_TDATA[3:0];

assign nf_3_fu_1751_p3 = ((icmp_ln301_fu_1745_p2[0:0] === 1'b1) ? 32'd0 : nf_fu_1739_p2);

assign nf_fu_1739_p2 = (nf_2_fu_566 + 32'd1);

assign outElem_m_val_V_fu_1724_p2 = ($signed(select_ln271_fu_1700_p3) + $signed(sext_ln700_fu_1720_p1));

assign out_V_V_TDATA = ($signed(select_ln271_fu_1700_p3) + $signed(sext_ln700_fu_1720_p1));

assign ret_V_fu_1714_p0 = ret_V_fu_1714_p00;

assign ret_V_fu_1714_p00 = ap_phi_reg_pp0_iter1_p_Val2_s_reg_600;

assign select_ln271_fu_1700_p3 = ((icmp_ln271_reg_2405[0:0] === 1'b1) ? 16'd0 : tmp_V_fu_222);

assign sext_ln700_fu_1720_p1 = ret_V_fu_1714_p2;

assign sf_fu_1680_p2 = (32'd1 + sf_1_fu_226);

assign tmp_V_4_fu_1670_p1 = weight_V_V_TDATA[2:0];

assign trunc_ln321_fu_1243_p1 = sf_1_fu_226[6:0];

endmodule //StreamingFCLayer_Batch_4_Matrix_Vector_Activa
