// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "ItoZero.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic ItoZero::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic ItoZero::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<16> ItoZero::ap_ST_fsm_state1 = "1";
const sc_lv<16> ItoZero::ap_ST_fsm_state2 = "10";
const sc_lv<16> ItoZero::ap_ST_fsm_state3 = "100";
const sc_lv<16> ItoZero::ap_ST_fsm_state4 = "1000";
const sc_lv<16> ItoZero::ap_ST_fsm_state5 = "10000";
const sc_lv<16> ItoZero::ap_ST_fsm_state6 = "100000";
const sc_lv<16> ItoZero::ap_ST_fsm_state7 = "1000000";
const sc_lv<16> ItoZero::ap_ST_fsm_state8 = "10000000";
const sc_lv<16> ItoZero::ap_ST_fsm_state9 = "100000000";
const sc_lv<16> ItoZero::ap_ST_fsm_state10 = "1000000000";
const sc_lv<16> ItoZero::ap_ST_fsm_state11 = "10000000000";
const sc_lv<16> ItoZero::ap_ST_fsm_state12 = "100000000000";
const sc_lv<16> ItoZero::ap_ST_fsm_state13 = "1000000000000";
const sc_lv<16> ItoZero::ap_ST_fsm_state14 = "10000000000000";
const sc_lv<16> ItoZero::ap_ST_fsm_state15 = "100000000000000";
const sc_lv<16> ItoZero::ap_ST_fsm_state16 = "1000000000000000";
const sc_lv<1> ItoZero::ap_const_lv1_0 = "0";
const sc_lv<1> ItoZero::ap_const_lv1_1 = "1";
const sc_lv<2> ItoZero::ap_const_lv2_0 = "00";
const sc_lv<2> ItoZero::ap_const_lv2_2 = "10";
const sc_lv<2> ItoZero::ap_const_lv2_3 = "11";
const sc_lv<2> ItoZero::ap_const_lv2_1 = "1";
const sc_lv<24> ItoZero::ap_const_lv24_0 = "000000000000000000000000";
const sc_lv<32> ItoZero::ap_const_lv32_F = "1111";
const sc_lv<32> ItoZero::ap_const_lv32_1 = "1";
const sc_lv<32> ItoZero::ap_const_lv32_2 = "10";
const bool ItoZero::ap_const_boolean_0 = false;
const sc_lv<32> ItoZero::ap_const_lv32_8 = "1000";
const sc_lv<32> ItoZero::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> ItoZero::ap_const_lv32_3 = "11";
const sc_lv<32> ItoZero::ap_const_lv32_4 = "100";
const sc_lv<32> ItoZero::ap_const_lv32_5 = "101";
const sc_lv<32> ItoZero::ap_const_lv32_6 = "110";
const sc_lv<32> ItoZero::ap_const_lv32_7 = "111";
const sc_lv<32> ItoZero::ap_const_lv32_E = "1110";
const sc_lv<4> ItoZero::ap_const_lv4_C = "1100";
const sc_lv<4> ItoZero::ap_const_lv4_E = "1110";
const sc_lv<4> ItoZero::ap_const_lv4_D = "1101";
const sc_lv<4> ItoZero::ap_const_lv4_B = "1011";
const sc_lv<4> ItoZero::ap_const_lv4_A = "1010";
const sc_lv<4> ItoZero::ap_const_lv4_9 = "1001";
const sc_lv<4> ItoZero::ap_const_lv4_8 = "1000";
const sc_lv<4> ItoZero::ap_const_lv4_7 = "111";
const sc_lv<4> ItoZero::ap_const_lv4_6 = "110";
const sc_lv<4> ItoZero::ap_const_lv4_5 = "101";
const sc_lv<4> ItoZero::ap_const_lv4_4 = "100";
const sc_lv<4> ItoZero::ap_const_lv4_3 = "11";
const sc_lv<4> ItoZero::ap_const_lv4_2 = "10";
const sc_lv<4> ItoZero::ap_const_lv4_1 = "1";
const sc_lv<4> ItoZero::ap_const_lv4_0 = "0000";
const sc_lv<4> ItoZero::ap_const_lv4_F = "1111";
const sc_lv<32> ItoZero::ap_const_lv32_9 = "1001";
const sc_lv<32> ItoZero::ap_const_lv32_A = "1010";
const sc_lv<32> ItoZero::ap_const_lv32_B = "1011";
const sc_lv<32> ItoZero::ap_const_lv32_C = "1100";
const sc_lv<32> ItoZero::ap_const_lv32_D = "1101";
const sc_lv<32> ItoZero::ap_const_lv32_17 = "10111";
const bool ItoZero::ap_const_boolean_1 = true;

ItoZero::ItoZero(sc_module_name name) : sc_module(name), mVcdFile(0) {
    data_reg_q_V_U = new ItoZero_data_reg_bkb("data_reg_q_V_U");
    data_reg_q_V_U->clk(ap_clk);
    data_reg_q_V_U->reset(ap_rst_n_inv);
    data_reg_q_V_U->address0(data_reg_q_V_address0);
    data_reg_q_V_U->ce0(data_reg_q_V_ce0);
    data_reg_q_V_U->we0(data_reg_q_V_we0);
    data_reg_q_V_U->d0(data_reg_q_V_d0);
    data_reg_q_V_U->q0(data_reg_q_V_q0);
    data_reg_q_V_U->address1(data_reg_q_V_address1);
    data_reg_q_V_U->ce1(data_reg_q_V_ce1);
    data_reg_q_V_U->we1(data_reg_q_V_we1);
    data_reg_q_V_U->d1(data_reg_q_V_d1);
    data_reg_q_V_U->q1(data_reg_q_V_q1);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state10);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state11);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state12);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state13);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state14);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state15);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state16);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state8);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state9);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_state16);
    sensitive << ( i_data_V_data_V_0_vld_out );
    sensitive << ( o_data_V_data_V_1_ack_in );
    sensitive << ( o_data_V_last_V_1_ack_in );
    sensitive << ( currentState_load_reg_455 );

    SC_METHOD(thread_ap_block_state2_io);
    sensitive << ( o_data_V_data_V_1_ack_in );
    sensitive << ( currentwrState_load_reg_438 );

    SC_METHOD(thread_ap_block_state3_io);
    sensitive << ( o_data_V_data_V_1_ack_in );
    sensitive << ( currentwrState_load_reg_438 );

    SC_METHOD(thread_ap_phi_mux_data_valid_reg_V_new_phi_fu_192_p4);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( currentState_load_reg_455 );
    sensitive << ( p_Result_s_fu_414_p3 );
    sensitive << ( data_valid_reg_V_new_reg_189 );

    SC_METHOD(thread_ap_phi_mux_storemerge_phi_fu_202_p4);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( currentState_load_reg_455 );
    sensitive << ( storemerge_reg_198 );

    SC_METHOD(thread_ap_rst_n_inv);
    sensitive << ( ap_rst_n );

    SC_METHOD(thread_currentState_load_load_fu_268_p1);
    sensitive << ( currentState );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_currentwrState_load_load_fu_224_p1);
    sensitive << ( currentwrState );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_data_reg_q_V_address0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_state9 );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( ap_CS_fsm_state15 );
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( ap_CS_fsm_state11 );
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( ap_CS_fsm_state14 );

    SC_METHOD(thread_data_reg_q_V_address1);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_state9 );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( ap_CS_fsm_state15 );
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( ap_CS_fsm_state11 );
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( ap_CS_fsm_state14 );

    SC_METHOD(thread_data_reg_q_V_ce0);
    sensitive << ( i_data_V_data_V_0_vld_out );
    sensitive << ( o_data_V_data_V_1_ack_in );
    sensitive << ( o_data_V_last_V_1_ack_in );
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( currentState_load_reg_455 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_block_state2_io );
    sensitive << ( ap_CS_fsm_state9 );
    sensitive << ( ap_block_state3_io );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( ap_CS_fsm_state15 );
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( ap_CS_fsm_state11 );
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( ap_CS_fsm_state14 );

    SC_METHOD(thread_data_reg_q_V_ce1);
    sensitive << ( i_data_V_data_V_0_vld_out );
    sensitive << ( o_data_V_data_V_1_ack_in );
    sensitive << ( o_data_V_last_V_1_ack_in );
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( currentState_load_reg_455 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_block_state2_io );
    sensitive << ( ap_CS_fsm_state9 );
    sensitive << ( ap_block_state3_io );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( ap_CS_fsm_state15 );
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( ap_CS_fsm_state11 );
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( ap_CS_fsm_state14 );

    SC_METHOD(thread_data_reg_q_V_d0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( reg_210 );
    sensitive << ( ap_CS_fsm_state9 );
    sensitive << ( reg_217 );
    sensitive << ( data_reg_q_V_load_3_reg_468 );
    sensitive << ( data_reg_q_V_load_5_reg_478 );
    sensitive << ( data_reg_q_V_load_7_reg_488 );
    sensitive << ( data_reg_q_V_load_9_reg_498 );
    sensitive << ( data_reg_q_V_load_11_reg_508 );
    sensitive << ( data_reg_q_V_load_13_reg_518 );
    sensitive << ( ap_CS_fsm_state15 );
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( ap_CS_fsm_state11 );
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( ap_CS_fsm_state14 );

    SC_METHOD(thread_data_reg_q_V_d1);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( reg_210 );
    sensitive << ( ap_CS_fsm_state9 );
    sensitive << ( reg_217 );
    sensitive << ( data_reg_q_V_load_4_reg_473 );
    sensitive << ( data_reg_q_V_load_6_reg_483 );
    sensitive << ( data_reg_q_V_load_8_reg_493 );
    sensitive << ( data_reg_q_V_load_10_reg_503 );
    sensitive << ( data_reg_q_V_load_12_reg_513 );
    sensitive << ( ap_CS_fsm_state15 );
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( ap_CS_fsm_state11 );
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( ap_CS_fsm_state14 );
    sensitive << ( tmp_3_fu_393_p1 );

    SC_METHOD(thread_data_reg_q_V_we0);
    sensitive << ( i_data_V_data_V_0_vld_out );
    sensitive << ( o_data_V_data_V_1_ack_in );
    sensitive << ( o_data_V_last_V_1_ack_in );
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( currentState_load_reg_455 );
    sensitive << ( firstLoad_V_load_reg_459 );
    sensitive << ( ap_CS_fsm_state9 );
    sensitive << ( ap_CS_fsm_state15 );
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( ap_CS_fsm_state11 );
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( ap_CS_fsm_state14 );

    SC_METHOD(thread_data_reg_q_V_we1);
    sensitive << ( i_data_V_data_V_0_vld_out );
    sensitive << ( o_data_V_data_V_1_ack_in );
    sensitive << ( o_data_V_last_V_1_ack_in );
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( currentState_load_reg_455 );
    sensitive << ( firstLoad_V_load_reg_459 );
    sensitive << ( ap_CS_fsm_state9 );
    sensitive << ( ap_CS_fsm_state15 );
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( ap_CS_fsm_state11 );
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( ap_CS_fsm_state14 );

    SC_METHOD(thread_i_data_TDATA_blk_n);
    sensitive << ( i_data_V_data_V_0_state );
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( currentState_load_reg_455 );

    SC_METHOD(thread_i_data_TREADY);
    sensitive << ( i_data_V_last_V_0_state );

    SC_METHOD(thread_i_data_V_data_V_0_ack_in);
    sensitive << ( i_data_V_data_V_0_state );

    SC_METHOD(thread_i_data_V_data_V_0_ack_out);
    sensitive << ( i_data_V_data_V_0_vld_out );
    sensitive << ( o_data_V_data_V_1_ack_in );
    sensitive << ( o_data_V_last_V_1_ack_in );
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( currentState_load_reg_455 );

    SC_METHOD(thread_i_data_V_data_V_0_data_out);
    sensitive << ( i_data_V_data_V_0_payload_A );
    sensitive << ( i_data_V_data_V_0_payload_B );
    sensitive << ( i_data_V_data_V_0_sel );

    SC_METHOD(thread_i_data_V_data_V_0_load_A);
    sensitive << ( i_data_V_data_V_0_sel_wr );
    sensitive << ( i_data_V_data_V_0_state_cmp_full );

    SC_METHOD(thread_i_data_V_data_V_0_load_B);
    sensitive << ( i_data_V_data_V_0_sel_wr );
    sensitive << ( i_data_V_data_V_0_state_cmp_full );

    SC_METHOD(thread_i_data_V_data_V_0_sel);
    sensitive << ( i_data_V_data_V_0_sel_rd );

    SC_METHOD(thread_i_data_V_data_V_0_state_cmp_full);
    sensitive << ( i_data_V_data_V_0_state );

    SC_METHOD(thread_i_data_V_data_V_0_vld_in);
    sensitive << ( i_data_TVALID );

    SC_METHOD(thread_i_data_V_data_V_0_vld_out);
    sensitive << ( i_data_V_data_V_0_state );

    SC_METHOD(thread_i_data_V_last_V_0_ack_out);
    sensitive << ( i_data_V_data_V_0_vld_out );
    sensitive << ( o_data_V_data_V_1_ack_in );
    sensitive << ( o_data_V_last_V_1_ack_in );
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( currentState_load_reg_455 );

    SC_METHOD(thread_i_data_V_last_V_0_vld_in);
    sensitive << ( i_data_TVALID );

    SC_METHOD(thread_o_data_TDATA);
    sensitive << ( o_data_V_data_V_1_data_out );

    SC_METHOD(thread_o_data_TDATA_blk_n);
    sensitive << ( o_data_V_data_V_1_state );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( currentwrState_load_reg_438 );
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_o_data_TLAST);
    sensitive << ( o_data_V_last_V_1_data_out );

    SC_METHOD(thread_o_data_TVALID);
    sensitive << ( o_data_V_last_V_1_state );

    SC_METHOD(thread_o_data_V_data_V_1_ack_in);
    sensitive << ( o_data_V_data_V_1_state );

    SC_METHOD(thread_o_data_V_data_V_1_ack_out);
    sensitive << ( o_data_TREADY );

    SC_METHOD(thread_o_data_V_data_V_1_data_out);
    sensitive << ( o_data_V_data_V_1_payload_A );
    sensitive << ( o_data_V_data_V_1_payload_B );
    sensitive << ( o_data_V_data_V_1_sel );

    SC_METHOD(thread_o_data_V_data_V_1_load_A);
    sensitive << ( o_data_V_data_V_1_sel_wr );
    sensitive << ( o_data_V_data_V_1_state_cmp_full );

    SC_METHOD(thread_o_data_V_data_V_1_load_B);
    sensitive << ( o_data_V_data_V_1_sel_wr );
    sensitive << ( o_data_V_data_V_1_state_cmp_full );

    SC_METHOD(thread_o_data_V_data_V_1_sel);
    sensitive << ( o_data_V_data_V_1_sel_rd );

    SC_METHOD(thread_o_data_V_data_V_1_state_cmp_full);
    sensitive << ( o_data_V_data_V_1_state );

    SC_METHOD(thread_o_data_V_data_V_1_vld_in);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( currentwrState_load_reg_438 );
    sensitive << ( ap_block_state2_io );

    SC_METHOD(thread_o_data_V_data_V_1_vld_out);
    sensitive << ( o_data_V_data_V_1_state );

    SC_METHOD(thread_o_data_V_last_V_1_ack_in);
    sensitive << ( o_data_V_last_V_1_state );

    SC_METHOD(thread_o_data_V_last_V_1_ack_out);
    sensitive << ( o_data_TREADY );

    SC_METHOD(thread_o_data_V_last_V_1_data_out);
    sensitive << ( o_data_V_last_V_1_sel );

    SC_METHOD(thread_o_data_V_last_V_1_sel);
    sensitive << ( o_data_V_last_V_1_sel_rd );

    SC_METHOD(thread_o_data_V_last_V_1_vld_in);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( currentwrState_load_reg_438 );
    sensitive << ( ap_block_state2_io );

    SC_METHOD(thread_o_data_V_last_V_1_vld_out);
    sensitive << ( o_data_V_last_V_1_state );

    SC_METHOD(thread_p_Result_4_fu_372_p1);
    sensitive << ( tmp_fu_364_p3 );

    SC_METHOD(thread_p_Result_5_fu_256_p5);
    sensitive << ( data_valid_reg_V );
    sensitive << ( tmp_2_fu_252_p1 );

    SC_METHOD(thread_p_Result_s_fu_414_p3);
    sensitive << ( tmp_2_reg_445 );

    SC_METHOD(thread_tmp_1_fu_232_p3);
    sensitive << ( data_valid_reg_V );

    SC_METHOD(thread_tmp_2_fu_252_p1);
    sensitive << ( data_valid_reg_V );

    SC_METHOD(thread_tmp_3_fu_393_p1);
    sensitive << ( i_data_V_data_V_0_data_out );

    SC_METHOD(thread_tmp_fu_364_p3);
    sensitive << ( data_reg_i_V_12 );
    sensitive << ( data_reg_q_V_q0 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( i_data_V_data_V_0_vld_out );
    sensitive << ( o_data_V_data_V_1_ack_in );
    sensitive << ( o_data_V_last_V_1_ack_in );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( currentState_load_reg_455 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_block_state2_io );
    sensitive << ( ap_block_state3_io );

    SC_THREAD(thread_hdltv_gen);
    sensitive << ( ap_clk.pos() );

    i_data_V_data_V_0_sel_rd = SC_LOGIC_0;
    i_data_V_data_V_0_sel_wr = SC_LOGIC_0;
    i_data_V_data_V_0_state = "00";
    i_data_V_last_V_0_state = "00";
    o_data_V_data_V_1_sel_rd = SC_LOGIC_0;
    o_data_V_data_V_1_sel_wr = SC_LOGIC_0;
    o_data_V_data_V_1_state = "00";
    o_data_V_last_V_1_sel_rd = SC_LOGIC_0;
    o_data_V_last_V_1_state = "00";
    currentwrState = "0";
    data_valid_reg_V = "000000000000000000000000";
    data_reg_i_V_12 = "0";
    currentState = "0";
    firstLoad_V = "0";
    ap_CS_fsm = "0000000000000001";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "ItoZero_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst_n, "(port)ap_rst_n");
    sc_trace(mVcdFile, i_data_TDATA, "(port)i_data_TDATA");
    sc_trace(mVcdFile, i_data_TVALID, "(port)i_data_TVALID");
    sc_trace(mVcdFile, i_data_TREADY, "(port)i_data_TREADY");
    sc_trace(mVcdFile, i_data_TLAST, "(port)i_data_TLAST");
    sc_trace(mVcdFile, o_data_TDATA, "(port)o_data_TDATA");
    sc_trace(mVcdFile, o_data_TVALID, "(port)o_data_TVALID");
    sc_trace(mVcdFile, o_data_TREADY, "(port)o_data_TREADY");
    sc_trace(mVcdFile, o_data_TLAST, "(port)o_data_TLAST");
    sc_trace(mVcdFile, start_V, "(port)start_V");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_rst_n_inv, "ap_rst_n_inv");
    sc_trace(mVcdFile, i_data_V_data_V_0_data_out, "i_data_V_data_V_0_data_out");
    sc_trace(mVcdFile, i_data_V_data_V_0_vld_in, "i_data_V_data_V_0_vld_in");
    sc_trace(mVcdFile, i_data_V_data_V_0_vld_out, "i_data_V_data_V_0_vld_out");
    sc_trace(mVcdFile, i_data_V_data_V_0_ack_in, "i_data_V_data_V_0_ack_in");
    sc_trace(mVcdFile, i_data_V_data_V_0_ack_out, "i_data_V_data_V_0_ack_out");
    sc_trace(mVcdFile, i_data_V_data_V_0_payload_A, "i_data_V_data_V_0_payload_A");
    sc_trace(mVcdFile, i_data_V_data_V_0_payload_B, "i_data_V_data_V_0_payload_B");
    sc_trace(mVcdFile, i_data_V_data_V_0_sel_rd, "i_data_V_data_V_0_sel_rd");
    sc_trace(mVcdFile, i_data_V_data_V_0_sel_wr, "i_data_V_data_V_0_sel_wr");
    sc_trace(mVcdFile, i_data_V_data_V_0_sel, "i_data_V_data_V_0_sel");
    sc_trace(mVcdFile, i_data_V_data_V_0_load_A, "i_data_V_data_V_0_load_A");
    sc_trace(mVcdFile, i_data_V_data_V_0_load_B, "i_data_V_data_V_0_load_B");
    sc_trace(mVcdFile, i_data_V_data_V_0_state, "i_data_V_data_V_0_state");
    sc_trace(mVcdFile, i_data_V_data_V_0_state_cmp_full, "i_data_V_data_V_0_state_cmp_full");
    sc_trace(mVcdFile, i_data_V_last_V_0_vld_in, "i_data_V_last_V_0_vld_in");
    sc_trace(mVcdFile, i_data_V_last_V_0_ack_out, "i_data_V_last_V_0_ack_out");
    sc_trace(mVcdFile, i_data_V_last_V_0_state, "i_data_V_last_V_0_state");
    sc_trace(mVcdFile, o_data_V_data_V_1_data_out, "o_data_V_data_V_1_data_out");
    sc_trace(mVcdFile, o_data_V_data_V_1_vld_in, "o_data_V_data_V_1_vld_in");
    sc_trace(mVcdFile, o_data_V_data_V_1_vld_out, "o_data_V_data_V_1_vld_out");
    sc_trace(mVcdFile, o_data_V_data_V_1_ack_in, "o_data_V_data_V_1_ack_in");
    sc_trace(mVcdFile, o_data_V_data_V_1_ack_out, "o_data_V_data_V_1_ack_out");
    sc_trace(mVcdFile, o_data_V_data_V_1_payload_A, "o_data_V_data_V_1_payload_A");
    sc_trace(mVcdFile, o_data_V_data_V_1_payload_B, "o_data_V_data_V_1_payload_B");
    sc_trace(mVcdFile, o_data_V_data_V_1_sel_rd, "o_data_V_data_V_1_sel_rd");
    sc_trace(mVcdFile, o_data_V_data_V_1_sel_wr, "o_data_V_data_V_1_sel_wr");
    sc_trace(mVcdFile, o_data_V_data_V_1_sel, "o_data_V_data_V_1_sel");
    sc_trace(mVcdFile, o_data_V_data_V_1_load_A, "o_data_V_data_V_1_load_A");
    sc_trace(mVcdFile, o_data_V_data_V_1_load_B, "o_data_V_data_V_1_load_B");
    sc_trace(mVcdFile, o_data_V_data_V_1_state, "o_data_V_data_V_1_state");
    sc_trace(mVcdFile, o_data_V_data_V_1_state_cmp_full, "o_data_V_data_V_1_state_cmp_full");
    sc_trace(mVcdFile, o_data_V_last_V_1_data_out, "o_data_V_last_V_1_data_out");
    sc_trace(mVcdFile, o_data_V_last_V_1_vld_in, "o_data_V_last_V_1_vld_in");
    sc_trace(mVcdFile, o_data_V_last_V_1_vld_out, "o_data_V_last_V_1_vld_out");
    sc_trace(mVcdFile, o_data_V_last_V_1_ack_in, "o_data_V_last_V_1_ack_in");
    sc_trace(mVcdFile, o_data_V_last_V_1_ack_out, "o_data_V_last_V_1_ack_out");
    sc_trace(mVcdFile, o_data_V_last_V_1_sel_rd, "o_data_V_last_V_1_sel_rd");
    sc_trace(mVcdFile, o_data_V_last_V_1_sel, "o_data_V_last_V_1_sel");
    sc_trace(mVcdFile, o_data_V_last_V_1_state, "o_data_V_last_V_1_state");
    sc_trace(mVcdFile, currentwrState, "currentwrState");
    sc_trace(mVcdFile, data_valid_reg_V, "data_valid_reg_V");
    sc_trace(mVcdFile, data_reg_i_V_12, "data_reg_i_V_12");
    sc_trace(mVcdFile, currentState, "currentState");
    sc_trace(mVcdFile, firstLoad_V, "firstLoad_V");
    sc_trace(mVcdFile, data_reg_q_V_address0, "data_reg_q_V_address0");
    sc_trace(mVcdFile, data_reg_q_V_ce0, "data_reg_q_V_ce0");
    sc_trace(mVcdFile, data_reg_q_V_we0, "data_reg_q_V_we0");
    sc_trace(mVcdFile, data_reg_q_V_d0, "data_reg_q_V_d0");
    sc_trace(mVcdFile, data_reg_q_V_q0, "data_reg_q_V_q0");
    sc_trace(mVcdFile, data_reg_q_V_address1, "data_reg_q_V_address1");
    sc_trace(mVcdFile, data_reg_q_V_ce1, "data_reg_q_V_ce1");
    sc_trace(mVcdFile, data_reg_q_V_we1, "data_reg_q_V_we1");
    sc_trace(mVcdFile, data_reg_q_V_d1, "data_reg_q_V_d1");
    sc_trace(mVcdFile, data_reg_q_V_q1, "data_reg_q_V_q1");
    sc_trace(mVcdFile, i_data_TDATA_blk_n, "i_data_TDATA_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state16, "ap_CS_fsm_state16");
    sc_trace(mVcdFile, currentState_load_reg_455, "currentState_load_reg_455");
    sc_trace(mVcdFile, o_data_TDATA_blk_n, "o_data_TDATA_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, currentwrState_load_reg_438, "currentwrState_load_reg_438");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, reg_210, "reg_210");
    sc_trace(mVcdFile, ap_block_state2_io, "ap_block_state2_io");
    sc_trace(mVcdFile, firstLoad_V_load_reg_459, "firstLoad_V_load_reg_459");
    sc_trace(mVcdFile, ap_CS_fsm_state9, "ap_CS_fsm_state9");
    sc_trace(mVcdFile, reg_217, "reg_217");
    sc_trace(mVcdFile, ap_block_state3_io, "ap_block_state3_io");
    sc_trace(mVcdFile, start_V_read_reg_434, "start_V_read_reg_434");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, currentwrState_load_load_fu_224_p1, "currentwrState_load_load_fu_224_p1");
    sc_trace(mVcdFile, tmp_2_fu_252_p1, "tmp_2_fu_252_p1");
    sc_trace(mVcdFile, tmp_2_reg_445, "tmp_2_reg_445");
    sc_trace(mVcdFile, p_Result_5_fu_256_p5, "p_Result_5_fu_256_p5");
    sc_trace(mVcdFile, p_Result_5_reg_450, "p_Result_5_reg_450");
    sc_trace(mVcdFile, currentState_load_load_fu_268_p1, "currentState_load_load_fu_268_p1");
    sc_trace(mVcdFile, p_Result_4_fu_372_p1, "p_Result_4_fu_372_p1");
    sc_trace(mVcdFile, data_reg_q_V_load_3_reg_468, "data_reg_q_V_load_3_reg_468");
    sc_trace(mVcdFile, data_reg_q_V_load_4_reg_473, "data_reg_q_V_load_4_reg_473");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, data_reg_q_V_load_5_reg_478, "data_reg_q_V_load_5_reg_478");
    sc_trace(mVcdFile, data_reg_q_V_load_6_reg_483, "data_reg_q_V_load_6_reg_483");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, data_reg_q_V_load_7_reg_488, "data_reg_q_V_load_7_reg_488");
    sc_trace(mVcdFile, data_reg_q_V_load_8_reg_493, "data_reg_q_V_load_8_reg_493");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, data_reg_q_V_load_9_reg_498, "data_reg_q_V_load_9_reg_498");
    sc_trace(mVcdFile, data_reg_q_V_load_10_reg_503, "data_reg_q_V_load_10_reg_503");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, data_reg_q_V_load_11_reg_508, "data_reg_q_V_load_11_reg_508");
    sc_trace(mVcdFile, data_reg_q_V_load_12_reg_513, "data_reg_q_V_load_12_reg_513");
    sc_trace(mVcdFile, ap_CS_fsm_state8, "ap_CS_fsm_state8");
    sc_trace(mVcdFile, data_reg_q_V_load_13_reg_518, "data_reg_q_V_load_13_reg_518");
    sc_trace(mVcdFile, p_Result_s_fu_414_p3, "p_Result_s_fu_414_p3");
    sc_trace(mVcdFile, ap_phi_mux_data_valid_reg_V_new_phi_fu_192_p4, "ap_phi_mux_data_valid_reg_V_new_phi_fu_192_p4");
    sc_trace(mVcdFile, data_valid_reg_V_new_reg_189, "data_valid_reg_V_new_reg_189");
    sc_trace(mVcdFile, ap_block_state16, "ap_block_state16");
    sc_trace(mVcdFile, ap_CS_fsm_state15, "ap_CS_fsm_state15");
    sc_trace(mVcdFile, ap_phi_mux_storemerge_phi_fu_202_p4, "ap_phi_mux_storemerge_phi_fu_202_p4");
    sc_trace(mVcdFile, storemerge_reg_198, "storemerge_reg_198");
    sc_trace(mVcdFile, tmp_1_fu_232_p3, "tmp_1_fu_232_p3");
    sc_trace(mVcdFile, ap_CS_fsm_state10, "ap_CS_fsm_state10");
    sc_trace(mVcdFile, ap_CS_fsm_state11, "ap_CS_fsm_state11");
    sc_trace(mVcdFile, ap_CS_fsm_state12, "ap_CS_fsm_state12");
    sc_trace(mVcdFile, ap_CS_fsm_state13, "ap_CS_fsm_state13");
    sc_trace(mVcdFile, ap_CS_fsm_state14, "ap_CS_fsm_state14");
    sc_trace(mVcdFile, tmp_3_fu_393_p1, "tmp_3_fu_393_p1");
    sc_trace(mVcdFile, tmp_fu_364_p3, "tmp_fu_364_p3");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
#endif

    }
    mHdltvinHandle.open("ItoZero.hdltvin.dat");
    mHdltvoutHandle.open("ItoZero.hdltvout.dat");
}

ItoZero::~ItoZero() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    mHdltvinHandle << "] " << endl;
    mHdltvoutHandle << "] " << endl;
    mHdltvinHandle.close();
    mHdltvoutHandle.close();
    delete data_reg_q_V_U;
}

void ItoZero::thread_ap_clk_no_reset_() {
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        currentState = ap_const_lv1_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read()) && 
             esl_seteq<1,1,1>(ap_const_lv1_0, currentState_load_reg_455.read()) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, start_V_read_reg_434.read()))) {
            currentState = ap_const_lv1_1;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        currentwrState = ap_const_lv1_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) {
            if (esl_seteq<1,1,1>(ap_const_lv1_1, currentwrState_load_load_fu_224_p1.read())) {
                currentwrState = data_valid_reg_V.read().range(12, 12);
            } else if ((esl_seteq<1,1,1>(ap_const_lv1_0, currentwrState_load_load_fu_224_p1.read()) && 
                        esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_fu_232_p3.read()))) {
                currentwrState = ap_const_lv1_1;
            }
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        data_reg_i_V_12 = ap_const_lv1_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
             esl_seteq<1,1,1>(ap_block_state2_io.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_lv1_0, firstLoad_V_load_reg_459.read()))) {
            data_reg_i_V_12 = ap_const_lv1_0;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        data_valid_reg_V = ap_const_lv24_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
             !(esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_data_V_1_ack_in.read()) || (esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, i_data_V_data_V_0_vld_out.read())) || esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_last_V_1_ack_in.read())))) {
            data_valid_reg_V = ap_phi_mux_data_valid_reg_V_new_phi_fu_192_p4.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, currentState_load_reg_455.read()))) {
        data_valid_reg_V_new_reg_189 = p_Result_5_reg_450.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_data_V_1_ack_in.read()) || (esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, i_data_V_data_V_0_vld_out.read())) || esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_last_V_1_ack_in.read())))) {
        data_valid_reg_V_new_reg_189 = p_Result_s_fu_414_p3.read();
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        firstLoad_V = ap_const_lv1_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
             !(esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_data_V_1_ack_in.read()) || (esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, i_data_V_data_V_0_vld_out.read())) || esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_last_V_1_ack_in.read())))) {
            firstLoad_V = ap_phi_mux_storemerge_phi_fu_202_p4.read();
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        i_data_V_data_V_0_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, i_data_V_data_V_0_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, i_data_V_data_V_0_vld_out.read()))) {
            i_data_V_data_V_0_sel_rd =  (sc_logic) (~i_data_V_data_V_0_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        i_data_V_data_V_0_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, i_data_V_data_V_0_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, i_data_V_data_V_0_ack_in.read()))) {
            i_data_V_data_V_0_sel_wr =  (sc_logic) (~i_data_V_data_V_0_sel_wr.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        i_data_V_data_V_0_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, i_data_V_data_V_0_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, i_data_V_data_V_0_ack_out.read()) && 
              esl_seteq<1,2,2>(i_data_V_data_V_0_state.read(), ap_const_lv2_3)) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, i_data_V_data_V_0_vld_in.read()) && 
              esl_seteq<1,2,2>(i_data_V_data_V_0_state.read(), ap_const_lv2_2)))) {
            i_data_V_data_V_0_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, i_data_V_data_V_0_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, i_data_V_data_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(i_data_V_data_V_0_state.read(), ap_const_lv2_3)) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, i_data_V_data_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(i_data_V_data_V_0_state.read(), ap_const_lv2_1)))) {
            i_data_V_data_V_0_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, i_data_V_data_V_0_vld_in.read()) && 
                     esl_seteq<1,2,2>(i_data_V_data_V_0_state.read(), ap_const_lv2_2)) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, i_data_V_data_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(i_data_V_data_V_0_state.read(), ap_const_lv2_1)) || 
                    (esl_seteq<1,2,2>(i_data_V_data_V_0_state.read(), ap_const_lv2_3) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, i_data_V_data_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, i_data_V_data_V_0_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, i_data_V_data_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, i_data_V_data_V_0_ack_out.read()))))) {
            i_data_V_data_V_0_state = ap_const_lv2_3;
        } else {
            i_data_V_data_V_0_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        i_data_V_last_V_0_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, i_data_V_last_V_0_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, i_data_V_last_V_0_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, i_data_V_last_V_0_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, i_data_V_last_V_0_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, i_data_V_last_V_0_state.read())))) {
            i_data_V_last_V_0_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, i_data_V_last_V_0_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, i_data_V_last_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, i_data_V_last_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, i_data_V_last_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, i_data_V_last_V_0_state.read())))) {
            i_data_V_last_V_0_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, i_data_V_last_V_0_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, i_data_V_last_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, i_data_V_last_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, i_data_V_last_V_0_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, i_data_V_last_V_0_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, i_data_V_last_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, i_data_V_last_V_0_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, i_data_V_last_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, i_data_V_last_V_0_ack_out.read()))))) {
            i_data_V_last_V_0_state = ap_const_lv2_3;
        } else {
            i_data_V_last_V_0_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        o_data_V_data_V_1_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, o_data_V_data_V_1_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, o_data_V_data_V_1_vld_out.read()))) {
            o_data_V_data_V_1_sel_rd =  (sc_logic) (~o_data_V_data_V_1_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        o_data_V_data_V_1_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, o_data_V_data_V_1_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, o_data_V_data_V_1_ack_in.read()))) {
            o_data_V_data_V_1_sel_wr =  (sc_logic) (~o_data_V_data_V_1_sel_wr.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        o_data_V_data_V_1_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_data_V_1_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, o_data_V_data_V_1_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, o_data_V_data_V_1_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_data_V_1_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, o_data_V_data_V_1_state.read())))) {
            o_data_V_data_V_1_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, o_data_V_data_V_1_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_data_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, o_data_V_data_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_data_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, o_data_V_data_V_1_state.read())))) {
            o_data_V_data_V_1_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, o_data_V_data_V_1_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, o_data_V_data_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, o_data_V_data_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, o_data_V_data_V_1_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, o_data_V_data_V_1_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, o_data_V_data_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_data_V_1_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_data_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, o_data_V_data_V_1_ack_out.read()))))) {
            o_data_V_data_V_1_state = ap_const_lv2_3;
        } else {
            o_data_V_data_V_1_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        o_data_V_last_V_1_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, o_data_V_last_V_1_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, o_data_V_last_V_1_vld_out.read()))) {
            o_data_V_last_V_1_sel_rd =  (sc_logic) (~o_data_V_last_V_1_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        o_data_V_last_V_1_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_last_V_1_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, o_data_V_last_V_1_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, o_data_V_last_V_1_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_last_V_1_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, o_data_V_last_V_1_state.read())))) {
            o_data_V_last_V_1_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, o_data_V_last_V_1_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_last_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, o_data_V_last_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_last_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, o_data_V_last_V_1_state.read())))) {
            o_data_V_last_V_1_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, o_data_V_last_V_1_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, o_data_V_last_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, o_data_V_last_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, o_data_V_last_V_1_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, o_data_V_last_V_1_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, o_data_V_last_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_last_V_1_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_last_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, o_data_V_last_V_1_ack_out.read()))))) {
            o_data_V_last_V_1_state = ap_const_lv2_3;
        } else {
            o_data_V_last_V_1_state = ap_const_lv2_2;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, firstLoad_V_load_reg_459.read()))) {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read())) {
            reg_210 = data_reg_q_V_q0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(ap_block_state2_io.read(), ap_const_boolean_0))) {
            reg_210 = data_reg_q_V_q1.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, firstLoad_V_load_reg_459.read()))) {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read())) {
            reg_217 = data_reg_q_V_q1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                    esl_seteq<1,1,1>(ap_block_state3_io.read(), ap_const_boolean_0))) {
            reg_217 = data_reg_q_V_q0.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, currentState_load_reg_455.read()))) {
        storemerge_reg_198 = ap_const_lv1_1;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_data_V_1_ack_in.read()) || (esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, i_data_V_data_V_0_vld_out.read())) || esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_last_V_1_ack_in.read())))) {
        storemerge_reg_198 = ap_const_lv1_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) {
        currentState_load_reg_455 = currentState.read();
        currentwrState_load_reg_438 = currentwrState.read();
        p_Result_5_reg_450 = p_Result_5_fu_256_p5.read();
        start_V_read_reg_434 = start_V.read();
        tmp_2_reg_445 = tmp_2_fu_252_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, firstLoad_V_load_reg_459.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()))) {
        data_reg_q_V_load_10_reg_503 = data_reg_q_V_q0.read();
        data_reg_q_V_load_11_reg_508 = data_reg_q_V_q1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, firstLoad_V_load_reg_459.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()))) {
        data_reg_q_V_load_12_reg_513 = data_reg_q_V_q0.read();
        data_reg_q_V_load_13_reg_518 = data_reg_q_V_q1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, firstLoad_V_load_reg_459.read()) && esl_seteq<1,1,1>(ap_block_state3_io.read(), ap_const_boolean_0))) {
        data_reg_q_V_load_3_reg_468 = data_reg_q_V_q1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, firstLoad_V_load_reg_459.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()))) {
        data_reg_q_V_load_4_reg_473 = data_reg_q_V_q0.read();
        data_reg_q_V_load_5_reg_478 = data_reg_q_V_q1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, firstLoad_V_load_reg_459.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()))) {
        data_reg_q_V_load_6_reg_483 = data_reg_q_V_q0.read();
        data_reg_q_V_load_7_reg_488 = data_reg_q_V_q1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, firstLoad_V_load_reg_459.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()))) {
        data_reg_q_V_load_8_reg_493 = data_reg_q_V_q0.read();
        data_reg_q_V_load_9_reg_498 = data_reg_q_V_q1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_load_fu_268_p1.read()))) {
        firstLoad_V_load_reg_459 = firstLoad_V.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, i_data_V_data_V_0_load_A.read())) {
        i_data_V_data_V_0_payload_A = i_data_TDATA.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, i_data_V_data_V_0_load_B.read())) {
        i_data_V_data_V_0_payload_B = i_data_TDATA.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, o_data_V_data_V_1_load_A.read())) {
        o_data_V_data_V_1_payload_A = p_Result_4_fu_372_p1.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, o_data_V_data_V_1_load_B.read())) {
        o_data_V_data_V_1_payload_B = p_Result_4_fu_372_p1.read();
    }
}

void ItoZero::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void ItoZero::thread_ap_CS_fsm_state10() {
    ap_CS_fsm_state10 = ap_CS_fsm.read()[9];
}

void ItoZero::thread_ap_CS_fsm_state11() {
    ap_CS_fsm_state11 = ap_CS_fsm.read()[10];
}

void ItoZero::thread_ap_CS_fsm_state12() {
    ap_CS_fsm_state12 = ap_CS_fsm.read()[11];
}

void ItoZero::thread_ap_CS_fsm_state13() {
    ap_CS_fsm_state13 = ap_CS_fsm.read()[12];
}

void ItoZero::thread_ap_CS_fsm_state14() {
    ap_CS_fsm_state14 = ap_CS_fsm.read()[13];
}

void ItoZero::thread_ap_CS_fsm_state15() {
    ap_CS_fsm_state15 = ap_CS_fsm.read()[14];
}

void ItoZero::thread_ap_CS_fsm_state16() {
    ap_CS_fsm_state16 = ap_CS_fsm.read()[15];
}

void ItoZero::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void ItoZero::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void ItoZero::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[3];
}

void ItoZero::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[4];
}

void ItoZero::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[5];
}

void ItoZero::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[6];
}

void ItoZero::thread_ap_CS_fsm_state8() {
    ap_CS_fsm_state8 = ap_CS_fsm.read()[7];
}

void ItoZero::thread_ap_CS_fsm_state9() {
    ap_CS_fsm_state9 = ap_CS_fsm.read()[8];
}

void ItoZero::thread_ap_block_state16() {
    ap_block_state16 = (esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_data_V_1_ack_in.read()) || (esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, i_data_V_data_V_0_vld_out.read())) || esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_last_V_1_ack_in.read()));
}

void ItoZero::thread_ap_block_state2_io() {
    ap_block_state2_io = (esl_seteq<1,1,1>(ap_const_lv1_1, currentwrState_load_reg_438.read()) && esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_data_V_1_ack_in.read()));
}

void ItoZero::thread_ap_block_state3_io() {
    ap_block_state3_io = (esl_seteq<1,1,1>(ap_const_lv1_1, currentwrState_load_reg_438.read()) && esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_data_V_1_ack_in.read()));
}

void ItoZero::thread_ap_phi_mux_data_valid_reg_V_new_phi_fu_192_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()))) {
        ap_phi_mux_data_valid_reg_V_new_phi_fu_192_p4 = p_Result_s_fu_414_p3.read();
    } else {
        ap_phi_mux_data_valid_reg_V_new_phi_fu_192_p4 = data_valid_reg_V_new_reg_189.read();
    }
}

void ItoZero::thread_ap_phi_mux_storemerge_phi_fu_202_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()))) {
        ap_phi_mux_storemerge_phi_fu_202_p4 = ap_const_lv1_0;
    } else {
        ap_phi_mux_storemerge_phi_fu_202_p4 = storemerge_reg_198.read();
    }
}

void ItoZero::thread_ap_rst_n_inv() {
    ap_rst_n_inv =  (sc_logic) (~ap_rst_n.read());
}

void ItoZero::thread_currentState_load_load_fu_268_p1() {
    currentState_load_load_fu_268_p1 = currentState.read();
}

void ItoZero::thread_currentwrState_load_load_fu_224_p1() {
    currentwrState_load_load_fu_224_p1 = currentwrState.read();
}

void ItoZero::thread_data_reg_q_V_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read())) {
        data_reg_q_V_address0 = ap_const_lv4_F;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) || 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()))) {
        data_reg_q_V_address0 = ap_const_lv4_1;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) || 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read()))) {
        data_reg_q_V_address0 = ap_const_lv4_3;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) || 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read()))) {
        data_reg_q_V_address0 = ap_const_lv4_5;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) || 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()))) {
        data_reg_q_V_address0 = ap_const_lv4_7;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) || 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()))) {
        data_reg_q_V_address0 = ap_const_lv4_9;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) || 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read()))) {
        data_reg_q_V_address0 = ap_const_lv4_B;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) || 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read()))) {
        data_reg_q_V_address0 = ap_const_lv4_D;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) {
        data_reg_q_V_address0 = ap_const_lv4_C;
    } else {
        data_reg_q_V_address0 = "XXXX";
    }
}

void ItoZero::thread_data_reg_q_V_address1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()))) {
        data_reg_q_V_address1 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) || 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read()))) {
        data_reg_q_V_address1 = ap_const_lv4_2;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) || 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read()))) {
        data_reg_q_V_address1 = ap_const_lv4_4;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) || 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()))) {
        data_reg_q_V_address1 = ap_const_lv4_6;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) || 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()))) {
        data_reg_q_V_address1 = ap_const_lv4_8;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) || 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read()))) {
        data_reg_q_V_address1 = ap_const_lv4_A;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) || 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read()))) {
        data_reg_q_V_address1 = ap_const_lv4_C;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read()) || 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        data_reg_q_V_address1 = ap_const_lv4_E;
    } else {
        data_reg_q_V_address1 = "XXXX";
    }
}

void ItoZero::thread_data_reg_q_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(ap_block_state2_io.read(), ap_const_boolean_0)) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
          esl_seteq<1,1,1>(ap_block_state3_io.read(), ap_const_boolean_0)) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_data_V_1_ack_in.read()) || (esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, i_data_V_data_V_0_vld_out.read())) || esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_last_V_1_ack_in.read()))) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read()))) {
        data_reg_q_V_ce0 = ap_const_logic_1;
    } else {
        data_reg_q_V_ce0 = ap_const_logic_0;
    }
}

void ItoZero::thread_data_reg_q_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(ap_block_state2_io.read(), ap_const_boolean_0)) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
          esl_seteq<1,1,1>(ap_block_state3_io.read(), ap_const_boolean_0)) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_data_V_1_ack_in.read()) || (esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, i_data_V_data_V_0_vld_out.read())) || esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_last_V_1_ack_in.read()))) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read()))) {
        data_reg_q_V_ce1 = ap_const_logic_1;
    } else {
        data_reg_q_V_ce1 = ap_const_logic_0;
    }
}

void ItoZero::thread_data_reg_q_V_d0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        data_reg_q_V_d0 = reg_217.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read())) {
        data_reg_q_V_d0 = data_reg_q_V_load_13_reg_518.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read())) {
        data_reg_q_V_d0 = data_reg_q_V_load_11_reg_508.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        data_reg_q_V_d0 = data_reg_q_V_load_9_reg_498.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read())) {
        data_reg_q_V_d0 = data_reg_q_V_load_7_reg_488.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read())) {
        data_reg_q_V_d0 = data_reg_q_V_load_5_reg_478.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        data_reg_q_V_d0 = data_reg_q_V_load_3_reg_468.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read())) {
        data_reg_q_V_d0 = reg_210.read();
    } else {
        data_reg_q_V_d0 =  (sc_lv<16>) ("XXXXXXXXXXXXXXXX");
    }
}

void ItoZero::thread_data_reg_q_V_d1() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        data_reg_q_V_d1 = tmp_3_fu_393_p1.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read())) {
        data_reg_q_V_d1 = reg_210.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read())) {
        data_reg_q_V_d1 = data_reg_q_V_load_12_reg_513.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        data_reg_q_V_d1 = data_reg_q_V_load_10_reg_503.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read())) {
        data_reg_q_V_d1 = data_reg_q_V_load_8_reg_493.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read())) {
        data_reg_q_V_d1 = data_reg_q_V_load_6_reg_483.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        data_reg_q_V_d1 = data_reg_q_V_load_4_reg_473.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read())) {
        data_reg_q_V_d1 = reg_217.read();
    } else {
        data_reg_q_V_d1 =  (sc_lv<16>) ("XXXXXXXXXXXXXXXX");
    }
}

void ItoZero::thread_data_reg_q_V_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, firstLoad_V_load_reg_459.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read())) || 
         (esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, firstLoad_V_load_reg_459.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) || 
         (esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, firstLoad_V_load_reg_459.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read())) || 
         (esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, firstLoad_V_load_reg_459.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read())) || 
         (esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, firstLoad_V_load_reg_459.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) || 
         (esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, firstLoad_V_load_reg_459.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read())) || 
         (esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, firstLoad_V_load_reg_459.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, firstLoad_V_load_reg_459.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_data_V_1_ack_in.read()) || (esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, i_data_V_data_V_0_vld_out.read())) || esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_last_V_1_ack_in.read()))))) {
        data_reg_q_V_we0 = ap_const_logic_1;
    } else {
        data_reg_q_V_we0 = ap_const_logic_0;
    }
}

void ItoZero::thread_data_reg_q_V_we1() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, firstLoad_V_load_reg_459.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_data_V_1_ack_in.read()) || (esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, i_data_V_data_V_0_vld_out.read())) || esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_last_V_1_ack_in.read()))) || 
         (esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, firstLoad_V_load_reg_459.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) || 
         (esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, firstLoad_V_load_reg_459.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read())) || 
         (esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, firstLoad_V_load_reg_459.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read())) || 
         (esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, firstLoad_V_load_reg_459.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) || 
         (esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, firstLoad_V_load_reg_459.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read())) || 
         (esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, firstLoad_V_load_reg_459.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read())))) {
        data_reg_q_V_we1 = ap_const_logic_1;
    } else {
        data_reg_q_V_we1 = ap_const_logic_0;
    }
}

void ItoZero::thread_i_data_TDATA_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()))) {
        i_data_TDATA_blk_n = i_data_V_data_V_0_state.read()[0];
    } else {
        i_data_TDATA_blk_n = ap_const_logic_1;
    }
}

void ItoZero::thread_i_data_TREADY() {
    i_data_TREADY = i_data_V_last_V_0_state.read()[1];
}

void ItoZero::thread_i_data_V_data_V_0_ack_in() {
    i_data_V_data_V_0_ack_in = i_data_V_data_V_0_state.read()[1];
}

void ItoZero::thread_i_data_V_data_V_0_ack_out() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_data_V_1_ack_in.read()) || (esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, i_data_V_data_V_0_vld_out.read())) || esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_last_V_1_ack_in.read())))) {
        i_data_V_data_V_0_ack_out = ap_const_logic_1;
    } else {
        i_data_V_data_V_0_ack_out = ap_const_logic_0;
    }
}

void ItoZero::thread_i_data_V_data_V_0_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, i_data_V_data_V_0_sel.read())) {
        i_data_V_data_V_0_data_out = i_data_V_data_V_0_payload_B.read();
    } else {
        i_data_V_data_V_0_data_out = i_data_V_data_V_0_payload_A.read();
    }
}

void ItoZero::thread_i_data_V_data_V_0_load_A() {
    i_data_V_data_V_0_load_A = (i_data_V_data_V_0_state_cmp_full.read() & ~i_data_V_data_V_0_sel_wr.read());
}

void ItoZero::thread_i_data_V_data_V_0_load_B() {
    i_data_V_data_V_0_load_B = (i_data_V_data_V_0_sel_wr.read() & i_data_V_data_V_0_state_cmp_full.read());
}

void ItoZero::thread_i_data_V_data_V_0_sel() {
    i_data_V_data_V_0_sel = i_data_V_data_V_0_sel_rd.read();
}

void ItoZero::thread_i_data_V_data_V_0_state_cmp_full() {
    i_data_V_data_V_0_state_cmp_full =  (sc_logic) ((!i_data_V_data_V_0_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(i_data_V_data_V_0_state.read() != ap_const_lv2_1))[0];
}

void ItoZero::thread_i_data_V_data_V_0_vld_in() {
    i_data_V_data_V_0_vld_in = i_data_TVALID.read();
}

void ItoZero::thread_i_data_V_data_V_0_vld_out() {
    i_data_V_data_V_0_vld_out = i_data_V_data_V_0_state.read()[0];
}

void ItoZero::thread_i_data_V_last_V_0_ack_out() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_data_V_1_ack_in.read()) || (esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, i_data_V_data_V_0_vld_out.read())) || esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_last_V_1_ack_in.read())))) {
        i_data_V_last_V_0_ack_out = ap_const_logic_1;
    } else {
        i_data_V_last_V_0_ack_out = ap_const_logic_0;
    }
}

void ItoZero::thread_i_data_V_last_V_0_vld_in() {
    i_data_V_last_V_0_vld_in = i_data_TVALID.read();
}

void ItoZero::thread_o_data_TDATA() {
    o_data_TDATA = o_data_V_data_V_1_data_out.read();
}

void ItoZero::thread_o_data_TDATA_blk_n() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, currentwrState_load_reg_438.read())) || 
         (esl_seteq<1,1,1>(ap_const_lv1_1, currentwrState_load_reg_438.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())))) {
        o_data_TDATA_blk_n = o_data_V_data_V_1_state.read()[1];
    } else {
        o_data_TDATA_blk_n = ap_const_logic_1;
    }
}

void ItoZero::thread_o_data_TLAST() {
    o_data_TLAST = o_data_V_last_V_1_data_out.read();
}

void ItoZero::thread_o_data_TVALID() {
    o_data_TVALID = o_data_V_last_V_1_state.read()[0];
}

void ItoZero::thread_o_data_V_data_V_1_ack_in() {
    o_data_V_data_V_1_ack_in = o_data_V_data_V_1_state.read()[1];
}

void ItoZero::thread_o_data_V_data_V_1_ack_out() {
    o_data_V_data_V_1_ack_out = o_data_TREADY.read();
}

void ItoZero::thread_o_data_V_data_V_1_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, o_data_V_data_V_1_sel.read())) {
        o_data_V_data_V_1_data_out = o_data_V_data_V_1_payload_B.read();
    } else {
        o_data_V_data_V_1_data_out = o_data_V_data_V_1_payload_A.read();
    }
}

void ItoZero::thread_o_data_V_data_V_1_load_A() {
    o_data_V_data_V_1_load_A = (o_data_V_data_V_1_state_cmp_full.read() & ~o_data_V_data_V_1_sel_wr.read());
}

void ItoZero::thread_o_data_V_data_V_1_load_B() {
    o_data_V_data_V_1_load_B = (o_data_V_data_V_1_sel_wr.read() & o_data_V_data_V_1_state_cmp_full.read());
}

void ItoZero::thread_o_data_V_data_V_1_sel() {
    o_data_V_data_V_1_sel = o_data_V_data_V_1_sel_rd.read();
}

void ItoZero::thread_o_data_V_data_V_1_state_cmp_full() {
    o_data_V_data_V_1_state_cmp_full =  (sc_logic) ((!o_data_V_data_V_1_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(o_data_V_data_V_1_state.read() != ap_const_lv2_1))[0];
}

void ItoZero::thread_o_data_V_data_V_1_vld_in() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, currentwrState_load_reg_438.read()) && 
         esl_seteq<1,1,1>(ap_block_state2_io.read(), ap_const_boolean_0))) {
        o_data_V_data_V_1_vld_in = ap_const_logic_1;
    } else {
        o_data_V_data_V_1_vld_in = ap_const_logic_0;
    }
}

void ItoZero::thread_o_data_V_data_V_1_vld_out() {
    o_data_V_data_V_1_vld_out = o_data_V_data_V_1_state.read()[0];
}

void ItoZero::thread_o_data_V_last_V_1_ack_in() {
    o_data_V_last_V_1_ack_in = o_data_V_last_V_1_state.read()[1];
}

void ItoZero::thread_o_data_V_last_V_1_ack_out() {
    o_data_V_last_V_1_ack_out = o_data_TREADY.read();
}

void ItoZero::thread_o_data_V_last_V_1_data_out() {
    o_data_V_last_V_1_data_out = ap_const_lv1_0;
}

void ItoZero::thread_o_data_V_last_V_1_sel() {
    o_data_V_last_V_1_sel = o_data_V_last_V_1_sel_rd.read();
}

void ItoZero::thread_o_data_V_last_V_1_vld_in() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, currentwrState_load_reg_438.read()) && 
         esl_seteq<1,1,1>(ap_block_state2_io.read(), ap_const_boolean_0))) {
        o_data_V_last_V_1_vld_in = ap_const_logic_1;
    } else {
        o_data_V_last_V_1_vld_in = ap_const_logic_0;
    }
}

void ItoZero::thread_o_data_V_last_V_1_vld_out() {
    o_data_V_last_V_1_vld_out = o_data_V_last_V_1_state.read()[0];
}

void ItoZero::thread_p_Result_4_fu_372_p1() {
    p_Result_4_fu_372_p1 = esl_zext<32,17>(tmp_fu_364_p3.read());
}

void ItoZero::thread_p_Result_5_fu_256_p5() {
    p_Result_5_fu_256_p5 = esl_partset<24,24,23,32,32>(data_valid_reg_V.read(), tmp_2_fu_252_p1.read(), ap_const_lv32_1, ap_const_lv32_17);
}

void ItoZero::thread_p_Result_s_fu_414_p3() {
    p_Result_s_fu_414_p3 = esl_concat<23,1>(tmp_2_reg_445.read(), ap_const_lv1_1);
}

void ItoZero::thread_tmp_1_fu_232_p3() {
    tmp_1_fu_232_p3 = data_valid_reg_V.read().range(12, 12);
}

void ItoZero::thread_tmp_2_fu_252_p1() {
    tmp_2_fu_252_p1 = data_valid_reg_V.read().range(23-1, 0);
}

void ItoZero::thread_tmp_3_fu_393_p1() {
    tmp_3_fu_393_p1 = i_data_V_data_V_0_data_out.read().range(16-1, 0);
}

void ItoZero::thread_tmp_fu_364_p3() {
    tmp_fu_364_p3 = esl_concat<1,16>(data_reg_i_V_12.read(), data_reg_q_V_q0.read());
}

void ItoZero::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            ap_NS_fsm = ap_ST_fsm_state2;
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_block_state2_io.read(), ap_const_boolean_0))) {
                ap_NS_fsm = ap_ST_fsm_state3;
            } else {
                ap_NS_fsm = ap_ST_fsm_state2;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_block_state3_io.read(), ap_const_boolean_0))) {
                ap_NS_fsm = ap_ST_fsm_state4;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        case 8 : 
            ap_NS_fsm = ap_ST_fsm_state5;
            break;
        case 16 : 
            ap_NS_fsm = ap_ST_fsm_state6;
            break;
        case 32 : 
            ap_NS_fsm = ap_ST_fsm_state7;
            break;
        case 64 : 
            ap_NS_fsm = ap_ST_fsm_state8;
            break;
        case 128 : 
            ap_NS_fsm = ap_ST_fsm_state9;
            break;
        case 256 : 
            ap_NS_fsm = ap_ST_fsm_state10;
            break;
        case 512 : 
            ap_NS_fsm = ap_ST_fsm_state11;
            break;
        case 1024 : 
            ap_NS_fsm = ap_ST_fsm_state12;
            break;
        case 2048 : 
            ap_NS_fsm = ap_ST_fsm_state13;
            break;
        case 4096 : 
            ap_NS_fsm = ap_ST_fsm_state14;
            break;
        case 8192 : 
            ap_NS_fsm = ap_ST_fsm_state15;
            break;
        case 16384 : 
            ap_NS_fsm = ap_ST_fsm_state16;
            break;
        case 32768 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_data_V_1_ack_in.read()) || (esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_455.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, i_data_V_data_V_0_vld_out.read())) || esl_seteq<1,1,1>(ap_const_logic_0, o_data_V_last_V_1_ack_in.read())))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state16;
            }
            break;
        default : 
            ap_NS_fsm =  (sc_lv<16>) ("XXXXXXXXXXXXXXXX");
            break;
    }
}

void ItoZero::thread_hdltv_gen() {
    const char* dump_tv = std::getenv("AP_WRITE_TV");
    if (!(dump_tv && string(dump_tv) == "on")) return;

    wait();

    mHdltvinHandle << "[ " << endl;
    mHdltvoutHandle << "[ " << endl;
    int ap_cycleNo = 0;
    while (1) {
        wait();
        const char* mComma = ap_cycleNo == 0 ? " " : ", " ;
        mHdltvinHandle << mComma << "{"  <<  " \"ap_rst_n\" :  \"" << ap_rst_n.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"i_data_TDATA\" :  \"" << i_data_TDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"i_data_TVALID\" :  \"" << i_data_TVALID.read() << "\" ";
        mHdltvoutHandle << mComma << "{"  <<  " \"i_data_TREADY\" :  \"" << i_data_TREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"i_data_TLAST\" :  \"" << i_data_TLAST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"o_data_TDATA\" :  \"" << o_data_TDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"o_data_TVALID\" :  \"" << o_data_TVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"o_data_TREADY\" :  \"" << o_data_TREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"o_data_TLAST\" :  \"" << o_data_TLAST.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"start_V\" :  \"" << start_V.read() << "\" ";
        mHdltvinHandle << "}" << std::endl;
        mHdltvoutHandle << "}" << std::endl;
        ap_cycleNo++;
    }
}

}

