Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto afb584096c9a49bd8534916cedbe9a58 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RC5_TestBench_behav xil_defaultlib.RC5_TestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.rc5_package
Compiling architecture behavioral of entity xil_defaultlib.RC5_ENC [rc5_enc_default]
Compiling architecture behavioral of entity xil_defaultlib.RC5_KEY_GENERATION [rc5_key_generation_default]
Compiling architecture behavioral of entity xil_defaultlib.RC5_Dec [rc5_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.RC5 [rc5_default]
Compiling architecture behavioral of entity xil_defaultlib.rc5_testbench
Built simulation snapshot RC5_TestBench_behav
