<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln49_fu_4474_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" VARIABLE="icmp_ln49" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_4480_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" VARIABLE="add_ln49_1" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_4495_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" VARIABLE="add_ln49" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln50_fu_4501_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50" VARIABLE="icmp_ln50" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_fu_4507_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" VARIABLE="select_ln49" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln49_fu_4515_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" VARIABLE="xor_ln49" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln51_fu_4521_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:51" VARIABLE="icmp_ln51" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_fu_4527_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" VARIABLE="and_ln49" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_1_fu_4533_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" VARIABLE="select_ln49_1" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_4541_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50" VARIABLE="add_ln50" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_4547_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" VARIABLE="empty" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="m_mid2_fu_4553_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" VARIABLE="m_mid2" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_fu_4561_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50" VARIABLE="select_ln50" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U1" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:53" VARIABLE="mul_ln53" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U1" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:53" VARIABLE="add_ln53" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_4577_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:51" VARIABLE="add_ln51" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_4583_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50" VARIABLE="add_ln50_1" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_1_fu_4589_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50" VARIABLE="select_ln50_1" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="b_exp_fu_924_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317" VARIABLE="b_exp" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="m_exp_fu_934_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317" VARIABLE="m_exp" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="y_is_0_fu_940_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:334" VARIABLE="y_is_0" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln340_fu_946_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:340" VARIABLE="icmp_ln340" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln340_1_fu_487_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:340" VARIABLE="icmp_ln340_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="x_is_1_fu_952_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:340" VARIABLE="x_is_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln341_fu_957_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:341" VARIABLE="xor_ln341" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="x_is_p1_fu_962_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:341" VARIABLE="x_is_p1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="x_is_n1_fu_968_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:342" VARIABLE="x_is_n1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_fu_973_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" VARIABLE="icmp_ln18" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_1_fu_979_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" VARIABLE="icmp_ln18_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="y_is_inf_fu_985_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" VARIABLE="y_is_inf" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln18_2_fu_991_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="icmp_ln18_2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="y_is_NaN_fu_997_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="y_is_NaN" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_3_fu_1003_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="icmp_ln18_3" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln18_4_fu_492_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="icmp_ln18_4" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="x_is_NaN_fu_1008_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="x_is_NaN" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="x_is_0_fu_1013_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:350" VARIABLE="x_is_0" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="x_is_inf_fu_1018_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" VARIABLE="x_is_inf" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln357_fu_1023_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:357" VARIABLE="or_ln357" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln357_fu_1029_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:357" VARIABLE="xor_ln357" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="x_is_neg_fu_1035_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:357" VARIABLE="x_is_neg" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln372_fu_1040_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:372" VARIABLE="icmp_ln372" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln373_fu_1064_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373" VARIABLE="add_ln373" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln373_fu_1074_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373" VARIABLE="lshr_ln373" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln373_1_fu_1080_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373" VARIABLE="and_ln373_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="y_is_int_fu_1112_p4" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373" VARIABLE="icmp_ln373" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln373_fu_1092_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373" VARIABLE="or_ln373" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln373_fu_1098_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373" VARIABLE="xor_ln373" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_0_U269" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373" VARIABLE="y_is_int" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln378_fu_1132_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:378" VARIABLE="and_ln378" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln378_fu_1138_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:378" VARIABLE="or_ln378" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln378_1_fu_1144_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:378" VARIABLE="or_ln378_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln386_fu_1150_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" VARIABLE="or_ln386" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln386_fu_1156_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" VARIABLE="xor_ln386" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln386_fu_1162_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" VARIABLE="and_ln386" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln386_1_fu_1168_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" VARIABLE="or_ln386_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln386_2_fu_1174_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" VARIABLE="or_ln386_2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="y_is_pos_fu_1180_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:413" VARIABLE="y_is_pos" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="y_is_pinf_fu_1186_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:413" VARIABLE="y_is_pinf" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="y_is_ninf_fu_1192_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:414" VARIABLE="y_is_ninf" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="x_abs_greater_1_fu_1206_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:416" VARIABLE="x_abs_greater_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln421_fu_1212_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:421" VARIABLE="icmp_ln421" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln422_fu_1218_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422" VARIABLE="icmp_ln422" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln422_1_fu_1224_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422" VARIABLE="icmp_ln422_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln422_fu_1230_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422" VARIABLE="sub_ln422" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op bitselect" ID="" IMPL="auto" LATENCY="0" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_23ns_32s_1_1_0_U270" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422" VARIABLE="y_is_odd" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln421_fu_1248_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:421" VARIABLE="xor_ln421" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln422_fu_1254_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422" VARIABLE="and_ln422" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln422_1_fu_1260_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422" VARIABLE="and_ln422_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_0_U271" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422" VARIABLE="y_is_odd_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="r_sign_fu_1294_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:424" VARIABLE="r_sign" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_fu_1300_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" VARIABLE="and_ln431" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_1_fu_1306_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" VARIABLE="and_ln431_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_2_fu_1312_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" VARIABLE="and_ln431_2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_3_fu_1318_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" VARIABLE="and_ln431_3" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln431_fu_1324_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" VARIABLE="or_ln431" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln431_1_fu_1330_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" VARIABLE="or_ln431_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln431_2_fu_1336_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" VARIABLE="or_ln431_2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln431_fu_1986_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" VARIABLE="xor_ln431" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_fu_1342_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" VARIABLE="and_ln438" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_1_fu_1348_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" VARIABLE="and_ln438_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_2_fu_1354_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" VARIABLE="and_ln438_2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_3_fu_1360_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" VARIABLE="and_ln438_3" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln438_fu_1366_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" VARIABLE="or_ln438" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln438_1_fu_1372_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" VARIABLE="or_ln438_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln438_2_fu_1378_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" VARIABLE="or_ln438_2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln438_fu_1991_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" VARIABLE="xor_ln438" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="b_exp_1_fu_1384_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:486" VARIABLE="b_exp_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="b_frac_2_fu_517_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:484" VARIABLE="b_frac_2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="b_exp_2_fu_1390_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:484" VARIABLE="b_exp_2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_45ns_52_1_0_U261" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:494" VARIABLE="Elog2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_25ns_6ns_31_1_0_U267" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:508" VARIABLE="b_frac1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln42_fu_608_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:42" VARIABLE="select_ln42" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39ns_4ns_43_1_0_U268" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44" VARIABLE="mul_ln44" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_41ns_6ns_47_1_0_U264" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44" VARIABLE="mul_ln44_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_44ns_6ns_50_1_0_U266" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44" VARIABLE="mul_ln44_2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_1_fu_862_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:142" VARIABLE="add_ln142_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_23ns_45_1_0_U263" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:522" VARIABLE="mul_ln522" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln522_fu_1428_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:522" VARIABLE="sub_ln522" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="e_frac_1_fu_1497_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:537" VARIABLE="e_frac_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="e_frac_2_fu_1503_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:537" VARIABLE="e_frac_2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_43s_25s_67_1_0_U265" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:539" VARIABLE="m_frac_l" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln545_fu_1519_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545" VARIABLE="sub_ln545" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln545_fu_1528_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545" VARIABLE="select_ln545" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln545_fu_1652_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545" VARIABLE="ashr_ln545" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln545_fu_1657_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545" VARIABLE="shl_ln545" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="m_fix_l_fu_1670_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545" VARIABLE="m_fix_l" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln546_fu_1681_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:546" VARIABLE="shl_ln546" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln546_fu_1687_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:546" VARIABLE="ashr_ln546" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="m_fix_back_fu_1693_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:546" VARIABLE="m_fix_back" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln552_fu_1541_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:552" VARIABLE="shl_ln552" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln553_fu_1555_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:553" VARIABLE="select_ln553" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln553_fu_1570_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:553" VARIABLE="shl_ln553" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln553_fu_1576_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:553" VARIABLE="ashr_ln553" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln553_1_fu_1582_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:553" VARIABLE="select_ln553_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="m_fix_0_in_in_v_v_fu_1590_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373" VARIABLE="m_fix_0_in_in_v_v" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_13s_12ns_16s_25_4_0_U274" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563" VARIABLE="mul_ln563" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_13s_12ns_16s_25_4_0_U274" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563" VARIABLE="add_ln563" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln563_fu_1739_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563" VARIABLE="icmp_ln563" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln563_1_fu_1745_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563" VARIABLE="add_ln563_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln563_fu_1751_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563" VARIABLE="select_ln563" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="r_exp_fu_1759_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563" VARIABLE="r_exp" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_36s_36_1_0_U262" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:568" VARIABLE="mul_ln568" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln574_fu_1781_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:574" VARIABLE="sub_ln574" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_1827_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:160" VARIABLE="add_ln160" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_fu_1853_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:616" VARIABLE="add_ln616" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18ns_18ns_36_1_0_U272" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:616" VARIABLE="mul_ln616" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_1_fu_1885_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:616" VARIABLE="add_ln616_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_exp_1_fu_1899_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:624" VARIABLE="r_exp_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="r_exp_2_fu_1904_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:622" VARIABLE="r_exp_2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln628_fu_1704_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628" VARIABLE="icmp_ln628" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln628_fu_1911_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628" VARIABLE="and_ln628" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln628_1_fu_1925_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628" VARIABLE="icmp_ln628_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln628_fu_1931_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628" VARIABLE="or_ln628" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln645_fu_1937_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:645" VARIABLE="icmp_ln645" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_sig_fu_1963_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:622" VARIABLE="out_sig" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_exp_fu_2018_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657" VARIABLE="out_exp" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln386_3_fu_2035_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" VARIABLE="or_ln386_3" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln386_1_fu_2039_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" VARIABLE="xor_ln386_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln342_fu_2045_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:342" VARIABLE="and_ln342" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln386_2_fu_2050_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" VARIABLE="xor_ln386_2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln386_1_fu_2055_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" VARIABLE="and_ln386_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln342_fu_2060_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:342" VARIABLE="xor_ln342" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln342_1_fu_2065_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:342" VARIABLE="and_ln342_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_4_fu_2071_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" VARIABLE="and_ln431_4" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_5_fu_2076_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" VARIABLE="and_ln431_5" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_4_fu_2082_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" VARIABLE="and_ln438_4" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_5_fu_2087_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" VARIABLE="and_ln438_5" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln628_1_fu_2093_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628" VARIABLE="and_ln628_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln629_fu_2098_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:629" VARIABLE="and_ln629" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln629_fu_2103_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:629" VARIABLE="xor_ln629" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln629_1_fu_2108_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:629" VARIABLE="and_ln629_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln628_fu_2114_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628" VARIABLE="xor_ln628" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln645_fu_2119_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:645" VARIABLE="and_ln645" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln645_1_fu_2124_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:645" VARIABLE="and_ln645_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_19_8_32_1_0_U273" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:327" VARIABLE="retval_2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U" SOURCE="" VARIABLE="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="6 64 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log0_lut_table_array_U" SOURCE="" VARIABLE="pow_reduce_anonymous_namespace_log0_lut_table_array" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="56 64 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U" SOURCE="" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="52 16 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U" SOURCE="" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="49 64 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U" SOURCE="" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="44 64 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U" SOURCE="" VARIABLE="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="27 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U" SOURCE="" VARIABLE="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="8 32 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln59_fu_296_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59" VARIABLE="icmp_ln59" MODULE="norm2_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_1_fu_302_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59" VARIABLE="add_ln59_1" MODULE="norm2_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_314_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59" VARIABLE="add_ln59" MODULE="norm2_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_fu_320_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62" VARIABLE="icmp_ln62" MODULE="norm2_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_fu_326_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59" VARIABLE="select_ln59" MODULE="norm2_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_1_fu_334_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59" VARIABLE="select_ln59_1" MODULE="norm2_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U305" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67" VARIABLE="mul_ln67" MODULE="norm2_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U305" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67" VARIABLE="add_ln67" MODULE="norm2_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_346_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62" VARIABLE="add_ln62" MODULE="norm2_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_fu_337_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74" VARIABLE="icmp_ln74" MODULE="norm2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_343_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74" VARIABLE="add_ln74" MODULE="norm2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_1_fu_355_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74" VARIABLE="add_ln74_1" MODULE="norm2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln77_fu_361_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:77" VARIABLE="icmp_ln77" MODULE="norm2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_fu_367_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74" VARIABLE="select_ln74" MODULE="norm2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_1_fu_375_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74" VARIABLE="select_ln74_1" MODULE="norm2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U320" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:82" VARIABLE="mul_ln82" MODULE="norm2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U320" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:82" VARIABLE="add_ln82" MODULE="norm2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_387_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:77" VARIABLE="add_ln77" MODULE="norm2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln89_fu_4668_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89" VARIABLE="icmp_ln89" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_4674_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89" VARIABLE="add_ln89" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_1_fu_5054_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89" VARIABLE="add_ln89_1" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln92_fu_4689_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92" VARIABLE="icmp_ln92" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_fu_4695_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89" VARIABLE="select_ln89" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln89_fu_4703_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89" VARIABLE="xor_ln89" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln95_fu_4709_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:95" VARIABLE="icmp_ln95" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_fu_4715_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89" VARIABLE="and_ln89" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="x_assign_s_fu_5067_p506" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89" VARIABLE="select_ln89_1" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_4721_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92" VARIABLE="add_ln92" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln92_fu_4727_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92" VARIABLE="or_ln92" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_fu_4733_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92" VARIABLE="select_ln92" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_1_fu_4741_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92" VARIABLE="select_ln92_1" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U342" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100" VARIABLE="mul_ln100" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U342" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100" VARIABLE="add_ln100" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_505_8_32_1_1_U337" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100" VARIABLE="x_assign_s" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_505_8_32_1_1_U338" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100" VARIABLE="x_assign_1" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_505_8_32_1_1_U339" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100" VARIABLE="x_assign_2" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_505_8_32_1_1_U340" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100" VARIABLE="x_assign_4" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_505_8_32_1_1_U341" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100" VARIABLE="x_assign_5" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U331" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100" VARIABLE="add170_4" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_4753_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:95" VARIABLE="add_ln95" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_1_fu_4759_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92" VARIABLE="add_ln92_1" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_2_fu_4765_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92" VARIABLE="select_ln92_2" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln107_fu_337_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107" VARIABLE="icmp_ln107" MODULE="norm2_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_343_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107" VARIABLE="add_ln107" MODULE="norm2_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_1_fu_355_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107" VARIABLE="add_ln107_1" MODULE="norm2_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln110_fu_361_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:110" VARIABLE="icmp_ln110" MODULE="norm2_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln107_fu_367_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107" VARIABLE="select_ln107" MODULE="norm2_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln107_1_fu_375_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107" VARIABLE="select_ln107_1" MODULE="norm2_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U611" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:115" VARIABLE="mul_ln115" MODULE="norm2_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U611" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:115" VARIABLE="add_ln115" MODULE="norm2_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_387_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:110" VARIABLE="add_ln110" MODULE="norm2_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln120_fu_296_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120" VARIABLE="icmp_ln120" MODULE="norm2_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_302_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120" VARIABLE="add_ln120" MODULE="norm2_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_1_fu_314_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120" VARIABLE="add_ln120_1" MODULE="norm2_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln123_fu_320_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:123" VARIABLE="icmp_ln123" MODULE="norm2_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln120_fu_326_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120" VARIABLE="select_ln120" MODULE="norm2_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln120_1_fu_334_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120" VARIABLE="select_ln120_1" MODULE="norm2_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U626" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128" VARIABLE="mul_ln128" MODULE="norm2_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U626" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128" VARIABLE="add_ln128" MODULE="norm2_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_346_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:123" VARIABLE="add_ln123" MODULE="norm2_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_1_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_1" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_2_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_2" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_3_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_3" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_4_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_4" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_5_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_5" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_6_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_6" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_7_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_7" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_8_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_8" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_9_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_9" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_10_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_10" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_11_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_11" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_12_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_12" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_13_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_13" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_14_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_14" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_15_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_15" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_16_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_16" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_17_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_17" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_18_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_18" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_19_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_19" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_20_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_20" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_21_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_21" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_22_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_22" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_23_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_23" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_24_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_24" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_25_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_25" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_26_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_26" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_27_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_27" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="grp_pow_generic_float_s_fu_2063" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_28" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U632" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_29" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_30_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_30" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U632" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_31" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U633" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_32" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_33_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_33" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U633" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_34" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U634" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_35" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U637" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_36" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U639" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_37" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U638" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_38" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fptrunc_64ns_32_2_no_dsp_1_U636" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_39" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U640" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_40" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U637" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_41" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U639" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_42" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U638" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_43" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fptrunc_64ns_32_2_no_dsp_1_U636" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_44" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="grp_pow_generic_float_s_fu_2115" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_45" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U635" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_46" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_47_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_47" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_48_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_48" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_49_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_49" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_50_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_50" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_51_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_51" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_52_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_52" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_53_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_53" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_54_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_54" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_55_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_55" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_56_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_56" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_57_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_57" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_58_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_58" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_59_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_59" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_60_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_60" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_61_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_61" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_62_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_62" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_63_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_63" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_64_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_64" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_65_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_65" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_66_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_66" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_67_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_67" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_68_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_68" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_69_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_69" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_70_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_70" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_71_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_71" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_72_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_72" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_73_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_73" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_74_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_74" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_75_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_75" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_76_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_76" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_77_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_77" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_78_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_78" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_79_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_79" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_80_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_80" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_81_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_81" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_82_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_82" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_83_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_83" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_84_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_84" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_85_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_85" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_86_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_86" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_87_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_87" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_88_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_88" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_89_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_89" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_90_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_90" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_91_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_91" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_92_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_92" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_93_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_93" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_94_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_94" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_95_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_95" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_96_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_96" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_97_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_97" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_98_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_98" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_99_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_99" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_100_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_100" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_101_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_101" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_102_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_102" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_103_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_103" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_104_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_104" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_105_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_105" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_106_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_106" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_107_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_107" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_108_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_108" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_109_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_109" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_110_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_110" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_111_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_111" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_112_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_112" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_113_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_113" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_114_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_114" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_115_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_115" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_116_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_116" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_117_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_117" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_118_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_118" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_119_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_119" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_120_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_120" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_121_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_121" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_122_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_122" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_123_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_123" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_124_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_124" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_125_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_125" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_126_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_126" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_127_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_127" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_128_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_128" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_129_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_129" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_130_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_130" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_131_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_131" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_132_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_132" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_133_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_133" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_134_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_134" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_135_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_135" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_136_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_136" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_137_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_137" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_138_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_138" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_139_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_139" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_140_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_140" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_141_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_141" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_142_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_142" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_143_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_143" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_144_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_144" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_145_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_145" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_146_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_146" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_147_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_147" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_148_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_148" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_149_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_149" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_150_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_150" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_151_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_151" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_152_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_152" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_153_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_153" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_154_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_154" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_155_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_155" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_156_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_156" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_157_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_157" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_158_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_158" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_159_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_159" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_160_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_160" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_161_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_161" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_162_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_162" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_163_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_163" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_164_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_164" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_165_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_165" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_166_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_166" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_167_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_167" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_168_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_168" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_169_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_169" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_170_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_170" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_171_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_171" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_172_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_172" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_173_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_173" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_174_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_174" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_175_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_175" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_176_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_176" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_177_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_177" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_178_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_178" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_179_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_179" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_180_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_180" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_181_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_181" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_182_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_182" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_183_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_183" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_184_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_184" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_185_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_185" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_186_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_186" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_187_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_187" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_188_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_188" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_189_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_189" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_190_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_190" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_191_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_191" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_192_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_192" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_193_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_193" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_194_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_194" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_195_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_195" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_196_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_196" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_197_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_197" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_198_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_198" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_199_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_199" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_200_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_200" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_201_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_201" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_202_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_202" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_203_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_203" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_204_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_204" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_205_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_205" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_206_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_206" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_207_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_207" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_208_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_208" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_209_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_209" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_210_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_210" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_211_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_211" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_212_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_212" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_213_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_213" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_214_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_214" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_215_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_215" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_216_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_216" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_217_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_217" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_218_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_218" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_219_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_219" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_220_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_220" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_221_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_221" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_222_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_222" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_223_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_223" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_224_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_224" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_225_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_225" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_226_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_226" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_227_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_227" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_228_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_228" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_229_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_229" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_230_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_230" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_231_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_231" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_232_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_232" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_233_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_233" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_234_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_234" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_235_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_235" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_236_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_236" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_237_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_237" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_238_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_238" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_239_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_239" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_240_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_240" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_241_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_241" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_242_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_242" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_243_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_243" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_244_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_244" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_245_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_245" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_246_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_246" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_247_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_247" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_248_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_248" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_249_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_249" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_250_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_250" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_251_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_251" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_252_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_252" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_253_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_253" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_254_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_254" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_255_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_255" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_1859_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74" VARIABLE="add_ln74" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_1884_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89" VARIABLE="add_ln89" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_1909_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107" VARIABLE="add_ln107" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_1924_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120" VARIABLE="add_ln120" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="norm2" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="s_axilite" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" VARIABLE="" MODULE="norm2" LOOP="" BUNDLEDNAME="gmem0" DSP="0" BRAM="4" URAM="0" USAGE="interface" STORAGESUBTYPE="m_axi" STORAGESIZE=""/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="gmem0" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
</BindInfo>
