Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec 28 19:14:32 2022
| Host         : DESKTOP-IH2NQ0H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_wrapper_timing_summary_routed.rpt -pb top_level_wrapper_timing_summary_routed.pb -rpx top_level_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.523        0.000                      0                 7401        0.035        0.000                      0                 7401        4.520        0.000                       0                  2926  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.500}      11.000          90.909          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.523        0.000                      0                 7401        0.035        0.000                      0                 7401        4.520        0.000                       0                  2926  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.151ns  (logic 4.619ns (45.501%)  route 5.532ns (54.499%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 13.674 - 11.000 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        1.794     3.088    top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     5.542 f  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=4, routed)           1.407     6.949    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road0[35]
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.073 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_17/O
                         net (fo=3, routed)           1.018     8.091    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_17_n_0
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.215 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_7/O
                         net (fo=1, routed)           0.000     8.215    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_7_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.765 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     8.765    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0/CO[3]
                         net (fo=16, routed)          1.092     9.971    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.117    10.088 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_3/O
                         net (fo=5, routed)           0.899    10.988    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_3_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I0_O)        0.348    11.336 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry_i_7/O
                         net (fo=1, routed)           0.000    11.336    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry_i_7_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.886 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.886    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.000 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry__0/CO[3]
                         net (fo=16, routed)          1.116    13.116    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry__0_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I1_O)        0.124    13.240 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[2]_i_1/O
                         net (fo=1, routed)           0.000    13.240    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_temp[2]
    SLICE_X44Y45         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        1.494    13.674    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/clk
    SLICE_X44Y45         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[2]/C
                         clock pessimism              0.230    13.903    
                         clock uncertainty           -0.169    13.734    
    SLICE_X44Y45         FDRE (Setup_fdre_C_D)        0.029    13.763    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[2]
  -------------------------------------------------------------------
                         required time                         13.763    
                         arrival time                         -13.240    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/A_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 1.102ns (11.854%)  route 8.195ns (88.146%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 13.799 - 11.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        1.842     3.136    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/clk
    SLICE_X48Y103        FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/A_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/A_sel_reg/Q
                         net (fo=1, routed)           1.398     4.990    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/CU_0_A_sel
    SLICE_X48Y72         LUT2 (Prop_lut2_I1_O)        0.124     5.114 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/A_reg[0][3]_i_2/O
                         net (fo=2, routed)           1.687     6.801    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/rand/A_reg_reg[0][3]
    SLICE_X47Y50         LUT6 (Prop_lut6_I1_O)        0.124     6.925 f  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/rand/A_reg[0][2]_i_1/O
                         net (fo=30, routed)          1.562     8.487    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/rand/r_lsfr_reg[1]_0
    SLICE_X48Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.611 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/rand/rd_addr[9]_INST_0_i_4/O
                         net (fo=7, routed)           0.494     9.105    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/rand/rd_addr[9]_INST_0_i_4_n_0
    SLICE_X46Y75         LUT6 (Prop_lut6_I2_O)        0.124     9.229 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/rand/rd_addr[9]_INST_0_i_1/O
                         net (fo=8, routed)           0.820    10.049    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/rand/L_curr_reg[3][3]
    SLICE_X44Y73         LUT3 (Prop_lut3_I2_O)        0.150    10.199 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/rand/rd_addr[9]_INST_0/O
                         net (fo=9, routed)           2.234    12.433    top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y8          RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        1.620    13.799    top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115    13.914    
                         clock uncertainty           -0.169    13.745    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.768    12.977    top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.977    
                         arrival time                         -12.433    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.091ns  (logic 4.988ns (49.430%)  route 5.103ns (50.570%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 13.674 - 11.000 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        1.794     3.088    top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     5.542 f  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=4, routed)           1.407     6.949    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road0[35]
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.073 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_17/O
                         net (fo=3, routed)           1.018     8.091    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_17_n_0
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.215 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_7/O
                         net (fo=1, routed)           0.000     8.215    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_7_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.765 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     8.765    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0/CO[3]
                         net (fo=16, routed)          1.122    10.001    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.150    10.151 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[0]_i_3/O
                         net (fo=5, routed)           0.872    11.023    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[0]_i_3_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I3_O)        0.328    11.351 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.351    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/i__carry_i_8_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.864 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.864    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.981 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.981    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/p_1_in
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.200 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__1/O[0]
                         net (fo=16, routed)          0.684    12.884    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__1_n_7
    SLICE_X43Y45         LUT6 (Prop_lut6_I4_O)        0.295    13.179 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[10]_i_1/O
                         net (fo=1, routed)           0.000    13.179    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_temp[10]
    SLICE_X43Y45         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        1.495    13.674    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/clk
    SLICE_X43Y45         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[10]/C
                         clock pessimism              0.230    13.904    
                         clock uncertainty           -0.169    13.735    
    SLICE_X43Y45         FDRE (Setup_fdre_C_D)        0.029    13.764    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[10]
  -------------------------------------------------------------------
                         required time                         13.764    
                         arrival time                         -13.179    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.084ns  (logic 4.619ns (45.806%)  route 5.465ns (54.194%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 13.674 - 11.000 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        1.794     3.088    top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     5.542 f  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=4, routed)           1.407     6.949    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road0[35]
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.073 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_17/O
                         net (fo=3, routed)           1.018     8.091    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_17_n_0
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.215 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_7/O
                         net (fo=1, routed)           0.000     8.215    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_7_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.765 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     8.765    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0/CO[3]
                         net (fo=16, routed)          1.092     9.971    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.117    10.088 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_3/O
                         net (fo=5, routed)           0.899    10.988    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_3_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I0_O)        0.348    11.336 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry_i_7/O
                         net (fo=1, routed)           0.000    11.336    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry_i_7_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.886 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.886    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.000 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry__0/CO[3]
                         net (fo=16, routed)          1.049    13.048    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry__0_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I1_O)        0.124    13.172 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_1/O
                         net (fo=1, routed)           0.000    13.172    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_temp[3]
    SLICE_X45Y47         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        1.495    13.675    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/clk
    SLICE_X45Y47         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[3]/C
                         clock pessimism              0.230    13.904    
                         clock uncertainty           -0.169    13.735    
    SLICE_X45Y47         FDRE (Setup_fdre_C_D)        0.031    13.766    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[3]
  -------------------------------------------------------------------
                         required time                         13.766    
                         arrival time                         -13.172    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/genblk2[3].Q_reg_reg[3][0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/ENV_0/RD_0/R_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.094ns  (logic 3.269ns (32.385%)  route 6.825ns (67.615%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 13.646 - 11.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        1.669     2.963    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/clk
    SLICE_X33Y43         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/genblk2[3].Q_reg_reg[3][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/genblk2[3].Q_reg_reg[3][0][0]/Q
                         net (fo=2, routed)           1.346     4.765    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/genblk2[3].Q_reg_reg[3][0]_1[0]
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.889 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.889    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/i__carry_i_4__0_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.421 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/A_dur_gred2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.421    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/A_dur_gred2_inferred__0/i__carry_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.578 f  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/A_dur_gred2_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           0.986     6.564    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/rand/CO[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I3_O)        0.329     6.893 f  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/rand/A_reg[0][3]_i_1/O
                         net (fo=30, routed)          1.527     8.420    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/rand/r_lsfr_reg[2]_0
    SLICE_X48Y73         LUT2 (Prop_lut2_I1_O)        0.150     8.570 f  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/rand/rd_addr[3]_INST_0_i_4/O
                         net (fo=13, routed)          0.647     9.217    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/rand/rd_addr[3]_INST_0_i_4_n_0
    SLICE_X46Y73         LUT4 (Prop_lut4_I0_O)        0.326     9.543 f  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/rand/rd_addr[2]_INST_0_i_2/O
                         net (fo=4, routed)           0.713    10.256    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/rand/rd_addr[2]_INST_0_i_2_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.380 f  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/rand/rd_addr[2]_INST_0_i_1/O
                         net (fo=10, routed)          0.973    11.353    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/rand/L_curr_reg[0][2]
    SLICE_X45Y69         LUT3 (Prop_lut3_I1_O)        0.150    11.503 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/rand/R0__2_carry_i_1/O
                         net (fo=2, routed)           0.633    12.136    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/ENV_0/RD_0/DI[2]
    SLICE_X44Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    12.723 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/ENV_0/RD_0/R0__2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.723    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/ENV_0/RD_0/R0__2_carry_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.057 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/ENV_0/RD_0/R0__2_carry__0/O[1]
                         net (fo=1, routed)           0.000    13.057    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/ENV_0/RD_0/R0__2_carry__0_n_6
    SLICE_X44Y70         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/ENV_0/RD_0/R_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        1.467    13.646    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/ENV_0/RD_0/clk
    SLICE_X44Y70         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/ENV_0/RD_0/R_reg[14]/C
                         clock pessimism              0.115    13.761    
                         clock uncertainty           -0.169    13.592    
    SLICE_X44Y70         FDRE (Setup_fdre_C_D)        0.062    13.654    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/ENV_0/RD_0/R_reg[14]
  -------------------------------------------------------------------
                         required time                         13.654    
                         arrival time                         -13.057    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.042ns  (logic 4.988ns (49.670%)  route 5.054ns (50.330%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 13.674 - 11.000 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        1.794     3.088    top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     5.542 f  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=4, routed)           1.407     6.949    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road0[35]
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.073 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_17/O
                         net (fo=3, routed)           1.018     8.091    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_17_n_0
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.215 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_7/O
                         net (fo=1, routed)           0.000     8.215    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_7_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.765 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     8.765    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0/CO[3]
                         net (fo=16, routed)          1.122    10.001    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.150    10.151 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[0]_i_3/O
                         net (fo=5, routed)           0.872    11.023    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[0]_i_3_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I3_O)        0.328    11.351 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.351    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/i__carry_i_8_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.864 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.864    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.981 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.981    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/p_1_in
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.200 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__1/O[0]
                         net (fo=16, routed)          0.635    12.836    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__1_n_7
    SLICE_X45Y46         LUT6 (Prop_lut6_I4_O)        0.295    13.131 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[4]_i_1/O
                         net (fo=1, routed)           0.000    13.131    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_temp[4]
    SLICE_X45Y46         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        1.494    13.674    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/clk
    SLICE_X45Y46         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[4]/C
                         clock pessimism              0.230    13.903    
                         clock uncertainty           -0.169    13.734    
    SLICE_X45Y46         FDRE (Setup_fdre_C_D)        0.031    13.765    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[4]
  -------------------------------------------------------------------
                         required time                         13.765    
                         arrival time                         -13.131    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.041ns  (logic 4.988ns (49.675%)  route 5.053ns (50.325%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 13.674 - 11.000 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        1.794     3.088    top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     5.542 f  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=4, routed)           1.407     6.949    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road0[35]
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.073 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_17/O
                         net (fo=3, routed)           1.018     8.091    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_17_n_0
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.215 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_7/O
                         net (fo=1, routed)           0.000     8.215    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_7_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.765 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     8.765    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0/CO[3]
                         net (fo=16, routed)          1.122    10.001    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.150    10.151 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[0]_i_3/O
                         net (fo=5, routed)           0.872    11.023    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[0]_i_3_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I3_O)        0.328    11.351 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.351    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/i__carry_i_8_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.864 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.864    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.981 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.981    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/p_1_in
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.200 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__1/O[0]
                         net (fo=16, routed)          0.634    12.835    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__1_n_7
    SLICE_X45Y46         LUT6 (Prop_lut6_I4_O)        0.295    13.130 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[6]_i_1/O
                         net (fo=1, routed)           0.000    13.130    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_temp[6]
    SLICE_X45Y46         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        1.494    13.674    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/clk
    SLICE_X45Y46         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[6]/C
                         clock pessimism              0.230    13.903    
                         clock uncertainty           -0.169    13.734    
    SLICE_X45Y46         FDRE (Setup_fdre_C_D)        0.032    13.766    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[6]
  -------------------------------------------------------------------
                         required time                         13.766    
                         arrival time                         -13.130    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.033ns  (logic 4.619ns (46.038%)  route 5.414ns (53.962%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 13.674 - 11.000 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        1.794     3.088    top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     5.542 f  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=4, routed)           1.407     6.949    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road0[35]
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.073 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_17/O
                         net (fo=3, routed)           1.018     8.091    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_17_n_0
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.215 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_7/O
                         net (fo=1, routed)           0.000     8.215    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_7_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.765 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     8.765    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0/CO[3]
                         net (fo=16, routed)          1.092     9.971    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.117    10.088 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_3/O
                         net (fo=5, routed)           0.899    10.988    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_3_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I0_O)        0.348    11.336 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry_i_7/O
                         net (fo=1, routed)           0.000    11.336    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry_i_7_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.886 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.886    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.000 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry__0/CO[3]
                         net (fo=16, routed)          0.998    12.998    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry__0_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.124    13.122 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[1]_i_1/O
                         net (fo=1, routed)           0.000    13.122    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_temp[1]
    SLICE_X45Y46         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        1.494    13.674    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/clk
    SLICE_X45Y46         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[1]/C
                         clock pessimism              0.230    13.903    
                         clock uncertainty           -0.169    13.734    
    SLICE_X45Y46         FDRE (Setup_fdre_C_D)        0.031    13.765    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[1]
  -------------------------------------------------------------------
                         required time                         13.765    
                         arrival time                         -13.122    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.018ns  (logic 4.619ns (46.109%)  route 5.399ns (53.891%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 13.674 - 11.000 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        1.794     3.088    top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     5.542 f  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=4, routed)           1.407     6.949    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road0[35]
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.073 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_17/O
                         net (fo=3, routed)           1.018     8.091    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_17_n_0
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.215 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_7/O
                         net (fo=1, routed)           0.000     8.215    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_7_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.765 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     8.765    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0/CO[3]
                         net (fo=16, routed)          1.092     9.971    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.117    10.088 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_3/O
                         net (fo=5, routed)           0.899    10.988    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_3_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I0_O)        0.348    11.336 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry_i_7/O
                         net (fo=1, routed)           0.000    11.336    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry_i_7_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.886 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.886    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.000 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry__0/CO[3]
                         net (fo=16, routed)          0.983    12.982    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry__0_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.124    13.106 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[15]_i_1/O
                         net (fo=1, routed)           0.000    13.106    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_temp[15]
    SLICE_X44Y49         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        1.495    13.675    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/clk
    SLICE_X44Y49         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[15]/C
                         clock pessimism              0.230    13.904    
                         clock uncertainty           -0.169    13.735    
    SLICE_X44Y49         FDRE (Setup_fdre_C_D)        0.031    13.766    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[15]
  -------------------------------------------------------------------
                         required time                         13.766    
                         arrival time                         -13.106    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.010ns  (logic 4.619ns (46.146%)  route 5.391ns (53.854%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 13.674 - 11.000 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        1.794     3.088    top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     5.542 f  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=4, routed)           1.407     6.949    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road0[35]
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.073 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_17/O
                         net (fo=3, routed)           1.018     8.091    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_17_n_0
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.215 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_7/O
                         net (fo=1, routed)           0.000     8.215    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_i_7_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.765 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     8.765    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0/CO[3]
                         net (fo=16, routed)          1.092     9.971    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.117    10.088 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_3/O
                         net (fo=5, routed)           0.899    10.988    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_3_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I0_O)        0.348    11.336 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry_i_7/O
                         net (fo=1, routed)           0.000    11.336    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry_i_7_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.886 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.886    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.000 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry__0/CO[3]
                         net (fo=16, routed)          0.974    12.974    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry__0_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I1_O)        0.124    13.098 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[7]_i_1/O
                         net (fo=1, routed)           0.000    13.098    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_temp[7]
    SLICE_X45Y47         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        1.495    13.675    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/clk
    SLICE_X45Y47         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[7]/C
                         clock pessimism              0.230    13.904    
                         clock uncertainty           -0.169    13.735    
    SLICE_X45Y47         FDRE (Setup_fdre_C_D)        0.032    13.767    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[7]
  -------------------------------------------------------------------
                         required time                         13.767    
                         arrival time                         -13.098    
  -------------------------------------------------------------------
                         slack                                  0.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg48_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg48_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        0.557     0.893    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y99         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg48_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg48_reg[19]/Q
                         net (fo=2, routed)           0.134     1.167    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/p_0_in[3]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.327 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg48_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.328    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg48_reg[20]_i_1_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.382 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg48_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.382    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg480[5]
    SLICE_X40Y100        FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg48_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        0.911     1.277    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg48_reg[21]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg48_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg55_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg55_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        0.557     0.893    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y99         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg55_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg55_reg[27]/Q
                         net (fo=2, routed)           0.134     1.167    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg55[27]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.327 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg55_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.328    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg55_reg[28]_i_1_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.382 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg55_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.382    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg550[13]
    SLICE_X44Y100        FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg55_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        0.911     1.277    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y100        FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg55_reg[29]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg55_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 top_level_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.573%)  route 0.240ns (59.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        0.641     0.977    top_level_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y100        FDRE                                         r  top_level_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  top_level_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.240     1.381    top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X32Y95         SRLC32E                                      r  top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        0.825     1.191    top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y95         SRLC32E                                      r  top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X32Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.339    top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        0.575     0.911    top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y90         FDRE                                         r  top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.102     1.154    top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X30Y90         SRLC32E                                      r  top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        0.843     1.209    top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_0/Q_act_reg_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_0/Q_act_reg_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.405%)  route 0.236ns (62.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        0.563     0.899    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_0/clk
    SLICE_X44Y49         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_0/Q_act_reg_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_0/Q_act_reg_reg[0][10]/Q
                         net (fo=1, routed)           0.236     1.275    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_0/Q_act_reg_reg[0]_5[10]
    SLICE_X44Y53         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_0/Q_act_reg_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        0.824     1.190    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_0/clk
    SLICE_X44Y53         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_0/Q_act_reg_reg[1][10]/C
                         clock pessimism             -0.030     1.160    
    SLICE_X44Y53         FDRE (Hold_fdre_C_D)         0.070     1.230    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_0/Q_act_reg_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg48_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg48_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        0.557     0.893    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y99         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg48_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg48_reg[19]/Q
                         net (fo=2, routed)           0.134     1.167    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/p_0_in[3]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.327 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg48_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.328    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg48_reg[20]_i_1_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.393 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg48_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.393    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg480[7]
    SLICE_X40Y100        FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg48_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        0.911     1.277    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg48_reg[23]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg48_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg55_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg55_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        0.557     0.893    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y99         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg55_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg55_reg[27]/Q
                         net (fo=2, routed)           0.134     1.167    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg55[27]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.327 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg55_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.328    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg55_reg[28]_i_1_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.393 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg55_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.393    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg550[15]
    SLICE_X44Y100        FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg55_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        0.911     1.277    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y100        FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg55_reg[31]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg55_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.804%)  route 0.233ns (61.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        0.551     0.887    top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clka
    SLICE_X50Y59         FDRE                                         r  top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.233     1.268    top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]
    SLICE_X46Y59         SRL16E                                       r  top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        0.823     1.189    top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clka
    SLICE_X46Y59         SRL16E                                       r  top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.216    top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg51_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg51_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.392ns (77.197%)  route 0.116ns (22.803%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        0.557     0.893    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y99         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg51_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg51_reg[25]/Q
                         net (fo=2, routed)           0.115     1.149    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg51[25]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.346 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg51_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.346    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg51_reg[28]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.400 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg51_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.400    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg510[13]
    SLICE_X43Y100        FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg51_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        0.911     1.277    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y100        FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg51_reg[29]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg51_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg52_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg52_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.392ns (77.197%)  route 0.116ns (22.803%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        0.557     0.893    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y99         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg52_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg52_reg[25]/Q
                         net (fo=2, routed)           0.115     1.149    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg52[25]
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.346 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg52_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.346    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg52_reg[28]_i_1_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.400 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg52_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.400    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg520[13]
    SLICE_X41Y100        FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg52_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        0.911     1.277    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y100        FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg52_reg[29]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg52_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.500 }
Period(ns):         11.000
Sources:            { top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         11.000      8.056      RAMB36_X2Y8   top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         11.000      8.056      RAMB36_X2Y8   top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         11.000      8.056      RAMB36_X1Y8   top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         11.000      8.056      RAMB36_X1Y8   top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         11.000      8.056      RAMB36_X3Y8   top_level_i/Q_Matrix_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         11.000      8.056      RAMB36_X3Y8   top_level_i/Q_Matrix_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         11.000      8.056      RAMB36_X1Y9   top_level_i/Q_Matrix_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         11.000      8.056      RAMB36_X1Y9   top_level_i/Q_Matrix_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         11.000      8.056      RAMB36_X3Y10  top_level_i/Q_Matrix_0/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         11.000      8.056      RAMB36_X3Y10  top_level_i/Q_Matrix_0/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.500       4.520      SLICE_X50Y43  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][0]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.500       4.520      SLICE_X50Y43  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][0]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.500       4.520      SLICE_X38Y49  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][10]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.500       4.520      SLICE_X38Y49  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][10]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.500       4.520      SLICE_X38Y53  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][11]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.500       4.520      SLICE_X38Y53  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][11]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.500       4.520      SLICE_X50Y51  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][12]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.500       4.520      SLICE_X50Y51  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][12]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.500       4.520      SLICE_X46Y52  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][13]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.500       4.520      SLICE_X46Y52  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][13]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.500       4.520      SLICE_X50Y43  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][0]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.500       4.520      SLICE_X50Y43  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][0]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.500       4.520      SLICE_X38Y49  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][10]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.500       4.520      SLICE_X38Y49  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][10]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.500       4.520      SLICE_X38Y53  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][11]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.500       4.520      SLICE_X38Y53  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][11]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.500       4.520      SLICE_X50Y51  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][12]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.500       4.520      SLICE_X50Y51  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][12]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.500       4.520      SLICE_X46Y52  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][13]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.500       4.520      SLICE_X46Y52  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][13]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.322ns  (logic 0.124ns (9.383%)  route 1.198ns (90.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.198     1.198    top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y85         LUT1 (Prop_lut1_I0_O)        0.124     1.322 r  top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.322    top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y85         FDRE                                         r  top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        1.520     2.699    top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y85         FDRE                                         r  top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.045ns (9.584%)  route 0.425ns (90.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.425     0.425    top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.470 r  top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.470    top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y85         FDRE                                         r  top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        0.839     1.205    top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y85         FDRE                                         r  top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/FSM_onehot_cs_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            finish
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.399ns  (logic 4.028ns (47.959%)  route 4.371ns (52.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        1.650     2.944    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/clk
    SLICE_X48Y93         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/FSM_onehot_cs_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/FSM_onehot_cs_reg[12]/Q
                         net (fo=5, routed)           4.371     7.771    finish_OBUF
    L15                  OBUF (Prop_obuf_I_O)         3.572    11.343 r  finish_OBUF_inst/O
                         net (fo=0)                   0.000    11.343    finish
    L15                                                               r  finish (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/FSM_onehot_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.341ns  (logic 3.969ns (47.585%)  route 4.372ns (52.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        1.651     2.945    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/clk
    SLICE_X47Y93         FDSE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/FSM_onehot_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDSE (Prop_fdse_C_Q)         0.456     3.401 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/FSM_onehot_cs_reg[0]/Q
                         net (fo=37, routed)          4.372     7.773    idle_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.513    11.286 r  idle_OBUF_inst/O
                         net (fo=0)                   0.000    11.286    idle
    G17                                                               r  idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/FSM_onehot_cs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            learning
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.153ns  (logic 4.031ns (49.439%)  route 4.122ns (50.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        1.647     2.941    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/clk
    SLICE_X48Y88         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/FSM_onehot_cs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/FSM_onehot_cs_reg[9]/Q
                         net (fo=20, routed)          4.122     7.519    learning_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.575    11.094 r  learning_OBUF_inst/O
                         net (fo=0)                   0.000    11.094    learning
    N15                                                               r  learning (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg0_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            mode
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.696ns  (logic 4.013ns (52.148%)  route 3.683ns (47.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        1.638     2.932    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y80         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg0_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg0_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.683     7.071    lopt
    P14                  OBUF (Prop_obuf_I_O)         3.557    10.628 r  mode_OBUF_inst/O
                         net (fo=0)                   0.000    10.628    mode
    P14                                                               r  mode (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            run
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.636ns  (logic 3.986ns (52.196%)  route 3.650ns (47.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        1.638     2.932    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y80         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.650     7.038    lopt_1
    R14                  OBUF (Prop_obuf_I_O)         3.530    10.568 r  run_OBUF_inst/O
                         net (fo=0)                   0.000    10.568    run
    R14                                                               r  run (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            run
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.699ns  (logic 1.372ns (50.820%)  route 1.327ns (49.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        0.547     0.883    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y80         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.327     2.351    lopt_1
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.582 r  run_OBUF_inst/O
                         net (fo=0)                   0.000     3.582    run
    R14                                                               r  run (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg0_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            mode
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.771ns  (logic 1.399ns (50.492%)  route 1.372ns (49.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        0.547     0.883    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y80         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg0_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg0_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.372     2.395    lopt
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.653 r  mode_OBUF_inst/O
                         net (fo=0)                   0.000     3.653    mode
    P14                                                               r  mode (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/FSM_onehot_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.988ns  (logic 1.355ns (45.351%)  route 1.633ns (54.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        0.556     0.892    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/clk
    SLICE_X47Y93         FDSE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/FSM_onehot_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDSE (Prop_fdse_C_Q)         0.141     1.033 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/FSM_onehot_cs_reg[0]/Q
                         net (fo=37, routed)          1.633     2.665    idle_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.214     3.879 r  idle_OBUF_inst/O
                         net (fo=0)                   0.000     3.879    idle
    G17                                                               r  idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/FSM_onehot_cs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            learning
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.006ns  (logic 1.416ns (47.123%)  route 1.589ns (52.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        0.553     0.889    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/clk
    SLICE_X48Y88         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/FSM_onehot_cs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/FSM_onehot_cs_reg[9]/Q
                         net (fo=20, routed)          1.589     2.619    learning_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.275     3.894 r  learning_OBUF_inst/O
                         net (fo=0)                   0.000     3.894    learning
    N15                                                               r  learning (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/FSM_onehot_cs_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            finish
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.016ns  (logic 1.414ns (46.862%)  route 1.603ns (53.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2926, routed)        0.555     0.891    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/clk
    SLICE_X48Y93         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/FSM_onehot_cs_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/FSM_onehot_cs_reg[12]/Q
                         net (fo=5, routed)           1.603     2.634    finish_OBUF
    L15                  OBUF (Prop_obuf_I_O)         1.273     3.907 r  finish_OBUF_inst/O
                         net (fo=0)                   0.000     3.907    finish
    L15                                                               r  finish (OUT)
  -------------------------------------------------------------------    -------------------





