107. Printing statistics.

=== pipelined_mult ===

   Number of wires:               7149
   Number of wire bits:           9001
   Number of public wires:          19
   Number of public wire bits:     564
   Number of ports:                  5
   Number of port bits:            130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7749
     $_ANDNOT_                    1945
     $_AND_                        752
     $_MUX_                        450
     $_NAND_                       534
     $_NOR_                        289
     $_NOT_                        178
     $_ORNOT_                      118
     $_OR_                         879
     $_XNOR_                       480
     $_XOR_                       1674
     sky130_fd_sc_hd__dfxtp_2      450

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '\pipelined_mult': 9571.680000
     of which used for sequential elements: 9571.680000 (100.00%)

