#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 20:00:34 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Thu Jan 25 12:14:45 2024
# Process ID: 17264
# Current directory: C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14828 C:\Users\iones\Desktop\AMD\Binary_Calculator\Modules\Binary_Calculator\Binary_Calculator\Binary_Calculator.xpr
# Log file: C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/vivado.log
# Journal file: C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator\vivado.jou
# Running On: LAPTOP-IONESI, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 8266 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1112.656 ; gain = 292.668
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Binary_Calculator'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Binary_Calculator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_Binary_Calculator_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Concatenator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Concatenator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Control_RW_Flow.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_RW_Flow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/DecInputKey.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecInputKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Eight_bit_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Eight_bit_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Four_bit_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/FrequencyDivider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FrequencyDivider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Full_Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Mux_32b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_32b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Mux_4b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Mux_8b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/SerialTranceiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SerialTranceiver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Binary_Calculator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_Calculator
INFO: [VRFC 10-311] analyzing module tb_Binary_Calculator
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Binary_Calculator_behav xil_defaultlib.tb_Binary_Calculator xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Binary_Calculator_behav xil_defaultlib.tb_Binary_Calculator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'Flag' might have multiple concurrent drivers [C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/ALU.sv:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux_8b
Compiling module xil_defaultlib.Mux_4b
Compiling module xil_defaultlib.Mux_32b
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.Eight_bit_adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Concatenator
Compiling module xil_defaultlib.DecInputKey
Compiling module xil_defaultlib.Control_RW_Flow
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.FrequencyDivider
Compiling module xil_defaultlib.SerialTranceiver
Compiling module xil_defaultlib.Binary_Calculator
Compiling module xil_defaultlib.tb_Binary_Calculator
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Binary_Calculator_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Binary_Calculator_behav -key {Behavioral:sim_1:Functional:tb_Binary_Calculator} -tclbatch {tb_Binary_Calculator.tcl} -view {C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/tb_Binary_Calculator_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/tb_Binary_Calculator_behav.wcfg
source tb_Binary_Calculator.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Waiting for trasfer to be done!
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Binary_Calculator_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1207.840 ; gain = 58.598
run 1 us
Waiting for trasfer to be done!
Waiting for trasfer to be done!
run 1 us
Waiting for trasfer to be done!
Waiting for trasfer to be done!
run 1 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_Binary_Calculator'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Binary_Calculator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_Binary_Calculator_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Concatenator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Concatenator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Control_RW_Flow.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_RW_Flow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/DecInputKey.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecInputKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Eight_bit_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Eight_bit_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Four_bit_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/FrequencyDivider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FrequencyDivider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Full_Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Mux_32b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_32b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Mux_4b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Mux_8b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/SerialTranceiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SerialTranceiver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Binary_Calculator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_Calculator
INFO: [VRFC 10-311] analyzing module tb_Binary_Calculator
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_Binary_Calculator'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Binary_Calculator_behav xil_defaultlib.tb_Binary_Calculator xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Binary_Calculator_behav xil_defaultlib.tb_Binary_Calculator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'Flag' might have multiple concurrent drivers [C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/ALU.sv:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux_8b
Compiling module xil_defaultlib.Mux_4b
Compiling module xil_defaultlib.Mux_32b
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.Eight_bit_adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Concatenator
Compiling module xil_defaultlib.DecInputKey
Compiling module xil_defaultlib.Control_RW_Flow
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.FrequencyDivider
Compiling module xil_defaultlib.SerialTranceiver
Compiling module xil_defaultlib.Binary_Calculator
Compiling module xil_defaultlib.tb_Binary_Calculator
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Binary_Calculator_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Waiting for trasfer to be done!
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1759.004 ; gain = 0.000
run 1 us
Waiting for trasfer to be done!
Waiting for trasfer to be done!
run 1 us
Waiting for trasfer to be done!
Waiting for trasfer to be done!
run 1 us
save_wave_config {C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/tb_Binary_Calculator_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Binary_Calculator'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Binary_Calculator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_Binary_Calculator_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Concatenator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Concatenator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Control_RW_Flow.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_RW_Flow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/DecInputKey.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecInputKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Eight_bit_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Eight_bit_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Four_bit_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/FrequencyDivider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FrequencyDivider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Full_Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Mux_32b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_32b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Mux_4b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Mux_8b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/SerialTranceiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SerialTranceiver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/Binary_Calculator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_Calculator
INFO: [VRFC 10-311] analyzing module tb_Binary_Calculator
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Binary_Calculator_behav xil_defaultlib.tb_Binary_Calculator xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Binary_Calculator_behav xil_defaultlib.tb_Binary_Calculator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'Flag' might have multiple concurrent drivers [C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/ALU.sv:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux_8b
Compiling module xil_defaultlib.Mux_4b
Compiling module xil_defaultlib.Mux_32b
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.Eight_bit_adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Concatenator
Compiling module xil_defaultlib.DecInputKey
Compiling module xil_defaultlib.Control_RW_Flow
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.FrequencyDivider
Compiling module xil_defaultlib.SerialTranceiver
Compiling module xil_defaultlib.Binary_Calculator
Compiling module xil_defaultlib.tb_Binary_Calculator
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Binary_Calculator_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Binary_Calculator_behav -key {Behavioral:sim_1:Functional:tb_Binary_Calculator} -tclbatch {tb_Binary_Calculator.tcl} -view {C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/tb_Binary_Calculator_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/tb_Binary_Calculator_behav.wcfg
source tb_Binary_Calculator.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Waiting for trasfer to be done!
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Binary_Calculator_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1759.004 ; gain = 0.000
run 1 us
Waiting for trasfer to be done!
Waiting for trasfer to be done!
run 1 us
Waiting for trasfer to be done!
Waiting for trasfer to be done!
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 29 13:11:51 2024...
