`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 30 2023 22:08:15 CST (May 30 2023 14:08:15 UTC)

module SobelFilter_Add2i1u5_4(in1, out1);
  input [4:0] in1;
  output [5:0] out1;
  wire [4:0] in1;
  wire [5:0] out1;
  wire inc_add_21_2_1_n_0, inc_add_21_2_1_n_2, inc_add_21_2_1_n_3;
  INVX1 g3(.A (in1[0]), .Y (out1[0]));
  XNOR2X1 inc_add_21_2_1_g46(.A (in1[3]), .B (inc_add_21_2_1_n_3), .Y
       (out1[3]));
  XNOR2X1 inc_add_21_2_1_g47(.A (in1[4]), .B (inc_add_21_2_1_n_2), .Y
       (out1[4]));
  NOR2BX1 inc_add_21_2_1_g48(.AN (in1[4]), .B (inc_add_21_2_1_n_2), .Y
       (out1[5]));
  XNOR2X1 inc_add_21_2_1_g49(.A (in1[2]), .B (inc_add_21_2_1_n_0), .Y
       (out1[2]));
  NAND2BX1 inc_add_21_2_1_g50(.AN (inc_add_21_2_1_n_0), .B (in1[2]), .Y
       (inc_add_21_2_1_n_3));
  NAND3BXL inc_add_21_2_1_g51(.AN (inc_add_21_2_1_n_0), .B (in1[3]), .C
       (in1[2]), .Y (inc_add_21_2_1_n_2));
  XOR2XL inc_add_21_2_1_g52(.A (in1[1]), .B (in1[0]), .Y (out1[1]));
  NAND2X1 inc_add_21_2_1_g53(.A (in1[1]), .B (in1[0]), .Y
       (inc_add_21_2_1_n_0));
endmodule

