{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1744349677386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1744349677386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 11 13:34:37 2025 " "Processing started: Fri Apr 11 13:34:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1744349677386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1744349677386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seg7led_key -c seg7led_key " "Command: quartus_map --read_settings_files=on --write_settings_files=off seg7led_key -c seg7led_key" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1744349677386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1744349677600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7led_key.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7led_key.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7led_key-behav " "Found design unit 1: seg7led_key-behav" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744349677850 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7led_key " "Found entity 1: seg7led_key" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744349677850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744349677850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyfilt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyfilt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyfilt-behavioral " "Found design unit 1: keyfilt-behavioral" {  } { { "keyfilt.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/keyfilt.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744349677850 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyfilt " "Found entity 1: keyfilt" {  } { { "keyfilt.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/keyfilt.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744349677850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744349677850 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seg7led_key " "Elaborating entity \"seg7led_key\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1744349677871 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keysetfilt seg7led_key.vhd(98) " "VHDL Process Statement warning at seg7led_key.vhd(98): signal \"keysetfilt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1744349677871 "|seg7led_key"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q seg7led_key.vhd(121) " "VHDL Process Statement warning at seg7led_key.vhd(121): signal \"q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1744349677871 "|seg7led_key"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode seg7led_key.vhd(129) " "VHDL Process Statement warning at seg7led_key.vhd(129): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1744349677871 "|seg7led_key"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode seg7led_key.vhd(187) " "VHDL Process Statement warning at seg7led_key.vhd(187): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1744349677871 "|seg7led_key"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcddata1 seg7led_key.vhd(188) " "VHDL Process Statement warning at seg7led_key.vhd(188): signal \"bcddata1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1744349677871 "|seg7led_key"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcddata seg7led_key.vhd(190) " "VHDL Process Statement warning at seg7led_key.vhd(190): signal \"bcddata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1744349677871 "|seg7led_key"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode seg7led_key.vhd(199) " "VHDL Process Statement warning at seg7led_key.vhd(199): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1744349677871 "|seg7led_key"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcddata seg7led_key.vhd(201) " "VHDL Process Statement warning at seg7led_key.vhd(201): signal \"bcddata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1744349677871 "|seg7led_key"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcddata seg7led_key.vhd(204) " "VHDL Process Statement warning at seg7led_key.vhd(204): signal \"bcddata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1744349677871 "|seg7led_key"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcddata seg7led_key.vhd(207) " "VHDL Process Statement warning at seg7led_key.vhd(207): signal \"bcddata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1744349677871 "|seg7led_key"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz seg7led_key.vhd(209) " "VHDL Process Statement warning at seg7led_key.vhd(209): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1744349677871 "|seg7led_key"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcddata seg7led_key.vhd(210) " "VHDL Process Statement warning at seg7led_key.vhd(210): signal \"bcddata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1744349677871 "|seg7led_key"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcddata1 seg7led_key.vhd(217) " "VHDL Process Statement warning at seg7led_key.vhd(217): signal \"bcddata1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1744349677871 "|seg7led_key"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcddata1 seg7led_key.vhd(220) " "VHDL Process Statement warning at seg7led_key.vhd(220): signal \"bcddata1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1744349677871 "|seg7led_key"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcddata1 seg7led_key.vhd(223) " "VHDL Process Statement warning at seg7led_key.vhd(223): signal \"bcddata1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1744349677871 "|seg7led_key"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz seg7led_key.vhd(225) " "VHDL Process Statement warning at seg7led_key.vhd(225): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1744349677871 "|seg7led_key"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcddata1 seg7led_key.vhd(226) " "VHDL Process Statement warning at seg7led_key.vhd(226): signal \"bcddata1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1744349677871 "|seg7led_key"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyfilt keyfilt:akeyfilt " "Elaborating entity \"keyfilt\" for hierarchy \"keyfilt:akeyfilt\"" {  } { { "seg7led_key.vhd" "akeyfilt" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744349677871 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata\[8\] bcddata\[8\]~_emulated bcddata\[8\]~1 " "Register \"bcddata\[8\]\" is converted into an equivalent circuit using register \"bcddata\[8\]~_emulated\" and latch \"bcddata\[8\]~1\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata\[4\] bcddata\[4\]~_emulated bcddata\[4\]~6 " "Register \"bcddata\[4\]\" is converted into an equivalent circuit using register \"bcddata\[4\]~_emulated\" and latch \"bcddata\[4\]~6\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata\[0\] bcddata\[0\]~_emulated bcddata\[0\]~11 " "Register \"bcddata\[0\]\" is converted into an equivalent circuit using register \"bcddata\[0\]~_emulated\" and latch \"bcddata\[0\]~11\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata\[12\] bcddata\[12\]~_emulated bcddata\[12\]~16 " "Register \"bcddata\[12\]\" is converted into an equivalent circuit using register \"bcddata\[12\]~_emulated\" and latch \"bcddata\[12\]~16\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata1\[4\] bcddata1\[4\]~_emulated bcddata1\[4\]~1 " "Register \"bcddata1\[4\]\" is converted into an equivalent circuit using register \"bcddata1\[4\]~_emulated\" and latch \"bcddata1\[4\]~1\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata1[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata1\[8\] bcddata1\[8\]~_emulated bcddata1\[8\]~5 " "Register \"bcddata1\[8\]\" is converted into an equivalent circuit using register \"bcddata1\[8\]~_emulated\" and latch \"bcddata1\[8\]~5\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata1[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata1\[0\] bcddata1\[0\]~_emulated bcddata1\[0\]~9 " "Register \"bcddata1\[0\]\" is converted into an equivalent circuit using register \"bcddata1\[0\]~_emulated\" and latch \"bcddata1\[0\]~9\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata1\[12\] bcddata1\[12\]~_emulated bcddata1\[12\]~13 " "Register \"bcddata1\[12\]\" is converted into an equivalent circuit using register \"bcddata1\[12\]~_emulated\" and latch \"bcddata1\[12\]~13\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata1[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata\[9\] bcddata\[9\]~_emulated bcddata\[9\]~21 " "Register \"bcddata\[9\]\" is converted into an equivalent circuit using register \"bcddata\[9\]~_emulated\" and latch \"bcddata\[9\]~21\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata\[5\] bcddata\[5\]~_emulated bcddata\[5\]~26 " "Register \"bcddata\[5\]\" is converted into an equivalent circuit using register \"bcddata\[5\]~_emulated\" and latch \"bcddata\[5\]~26\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata\[1\] bcddata\[1\]~_emulated bcddata\[1\]~31 " "Register \"bcddata\[1\]\" is converted into an equivalent circuit using register \"bcddata\[1\]~_emulated\" and latch \"bcddata\[1\]~31\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata\[13\] bcddata\[13\]~_emulated bcddata\[13\]~36 " "Register \"bcddata\[13\]\" is converted into an equivalent circuit using register \"bcddata\[13\]~_emulated\" and latch \"bcddata\[13\]~36\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata1\[5\] bcddata1\[5\]~_emulated bcddata1\[5\]~17 " "Register \"bcddata1\[5\]\" is converted into an equivalent circuit using register \"bcddata1\[5\]~_emulated\" and latch \"bcddata1\[5\]~17\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata1[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata1\[9\] bcddata1\[9\]~_emulated bcddata1\[9\]~21 " "Register \"bcddata1\[9\]\" is converted into an equivalent circuit using register \"bcddata1\[9\]~_emulated\" and latch \"bcddata1\[9\]~21\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata1[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata1\[1\] bcddata1\[1\]~_emulated bcddata1\[1\]~25 " "Register \"bcddata1\[1\]\" is converted into an equivalent circuit using register \"bcddata1\[1\]~_emulated\" and latch \"bcddata1\[1\]~25\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata1\[13\] bcddata1\[13\]~_emulated bcddata1\[13\]~29 " "Register \"bcddata1\[13\]\" is converted into an equivalent circuit using register \"bcddata1\[13\]~_emulated\" and latch \"bcddata1\[13\]~29\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata1[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata\[10\] bcddata\[10\]~_emulated bcddata\[10\]~41 " "Register \"bcddata\[10\]\" is converted into an equivalent circuit using register \"bcddata\[10\]~_emulated\" and latch \"bcddata\[10\]~41\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata\[6\] bcddata\[6\]~_emulated bcddata\[6\]~46 " "Register \"bcddata\[6\]\" is converted into an equivalent circuit using register \"bcddata\[6\]~_emulated\" and latch \"bcddata\[6\]~46\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata\[2\] bcddata\[2\]~_emulated bcddata\[2\]~51 " "Register \"bcddata\[2\]\" is converted into an equivalent circuit using register \"bcddata\[2\]~_emulated\" and latch \"bcddata\[2\]~51\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata\[14\] bcddata\[14\]~_emulated bcddata\[14\]~56 " "Register \"bcddata\[14\]\" is converted into an equivalent circuit using register \"bcddata\[14\]~_emulated\" and latch \"bcddata\[14\]~56\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata1\[6\] bcddata1\[6\]~_emulated bcddata1\[6\]~33 " "Register \"bcddata1\[6\]\" is converted into an equivalent circuit using register \"bcddata1\[6\]~_emulated\" and latch \"bcddata1\[6\]~33\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata1[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata1\[10\] bcddata1\[10\]~_emulated bcddata1\[10\]~37 " "Register \"bcddata1\[10\]\" is converted into an equivalent circuit using register \"bcddata1\[10\]~_emulated\" and latch \"bcddata1\[10\]~37\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata1[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata1\[2\] bcddata1\[2\]~_emulated bcddata1\[2\]~41 " "Register \"bcddata1\[2\]\" is converted into an equivalent circuit using register \"bcddata1\[2\]~_emulated\" and latch \"bcddata1\[2\]~41\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata1\[14\] bcddata1\[14\]~_emulated bcddata1\[14\]~45 " "Register \"bcddata1\[14\]\" is converted into an equivalent circuit using register \"bcddata1\[14\]~_emulated\" and latch \"bcddata1\[14\]~45\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata1[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata\[11\] bcddata\[11\]~_emulated bcddata\[11\]~61 " "Register \"bcddata\[11\]\" is converted into an equivalent circuit using register \"bcddata\[11\]~_emulated\" and latch \"bcddata\[11\]~61\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata\[7\] bcddata\[7\]~_emulated bcddata\[7\]~66 " "Register \"bcddata\[7\]\" is converted into an equivalent circuit using register \"bcddata\[7\]~_emulated\" and latch \"bcddata\[7\]~66\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata\[3\] bcddata\[3\]~_emulated bcddata\[3\]~71 " "Register \"bcddata\[3\]\" is converted into an equivalent circuit using register \"bcddata\[3\]~_emulated\" and latch \"bcddata\[3\]~71\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata\[15\] bcddata\[15\]~_emulated bcddata\[15\]~76 " "Register \"bcddata\[15\]\" is converted into an equivalent circuit using register \"bcddata\[15\]~_emulated\" and latch \"bcddata\[15\]~76\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 161 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata1\[7\] bcddata1\[7\]~_emulated bcddata1\[7\]~49 " "Register \"bcddata1\[7\]\" is converted into an equivalent circuit using register \"bcddata1\[7\]~_emulated\" and latch \"bcddata1\[7\]~49\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata1[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata1\[11\] bcddata1\[11\]~_emulated bcddata1\[11\]~53 " "Register \"bcddata1\[11\]\" is converted into an equivalent circuit using register \"bcddata1\[11\]~_emulated\" and latch \"bcddata1\[11\]~53\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata1[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata1\[3\] bcddata1\[3\]~_emulated bcddata1\[3\]~57 " "Register \"bcddata1\[3\]\" is converted into an equivalent circuit using register \"bcddata1\[3\]~_emulated\" and latch \"bcddata1\[3\]~57\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bcddata1\[15\] bcddata1\[15\]~_emulated bcddata1\[15\]~61 " "Register \"bcddata1\[15\]\" is converted into an equivalent circuit using register \"bcddata1\[15\]~_emulated\" and latch \"bcddata1\[15\]~61\"" {  } { { "seg7led_key.vhd" "" { Text "D:/quartus/quartus/quartusproject/settime/seg7led_key.vhd" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1744349678240 "|seg7led_key|bcddata1[15]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1744349678240 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1744349678376 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1744349678531 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1744349678660 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744349678660 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "487 " "Implemented 487 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1744349678695 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1744349678695 ""} { "Info" "ICUT_CUT_TM_LCELLS" "469 " "Implemented 469 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1744349678695 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1744349678695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1744349678727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 11 13:34:38 2025 " "Processing ended: Fri Apr 11 13:34:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1744349678727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1744349678727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1744349678727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1744349678727 ""}
