Parameter,Throughput_Value,Tool,Resource_Type,Resource_Value,Flow
Throughput,0.0646929452860709,catapult,CLB,33,catapult_fpga_latency
Throughput,0.0646929452860709,catapult,LUT,138,catapult_fpga_latency
Throughput,0.0646929452860709,catapult,FF,50,catapult_fpga_latency
Throughput,0.0646929452860709,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0646929452860709,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11525008750362893,catapult,CLB,59,catapult_fpga_latency
Throughput,0.11525008750362893,catapult,LUT,181,catapult_fpga_latency
Throughput,0.11525008750362893,catapult,FF,52,catapult_fpga_latency
Throughput,0.11525008750362893,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11525008750362893,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1254096191686095,catapult,CLB,112,catapult_fpga_latency
Throughput,0.1254096191686095,catapult,LUT,439,catapult_fpga_latency
Throughput,0.1254096191686095,catapult,FF,66,catapult_fpga_latency
Throughput,0.1254096191686095,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1254096191686095,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05232623881977959,catapult,CLB,35,catapult_fpga_latency
Throughput,0.05232623881977959,catapult,LUT,127,catapult_fpga_latency
Throughput,0.05232623881977959,catapult,FF,44,catapult_fpga_latency
Throughput,0.05232623881977959,catapult,DSP,1,catapult_fpga_latency
Throughput,0.05232623881977959,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04755314122973849,catapult,CLB,42,catapult_fpga_latency
Throughput,0.04755314122973849,catapult,LUT,198,catapult_fpga_latency
Throughput,0.04755314122973849,catapult,FF,46,catapult_fpga_latency
Throughput,0.04755314122973849,catapult,DSP,1,catapult_fpga_latency
Throughput,0.04755314122973849,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03724707467062598,catapult,CLB,105,catapult_fpga_latency
Throughput,0.03724707467062598,catapult,LUT,316,catapult_fpga_latency
Throughput,0.03724707467062598,catapult,FF,52,catapult_fpga_latency
Throughput,0.03724707467062598,catapult,DSP,1,catapult_fpga_latency
Throughput,0.03724707467062598,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05765257841356016,catapult,CLB,30,catapult_fpga_latency
Throughput,0.05765257841356016,catapult,LUT,126,catapult_fpga_latency
Throughput,0.05765257841356016,catapult,FF,47,catapult_fpga_latency
Throughput,0.05765257841356016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.05765257841356016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1331640551863804,catapult,CLB,50,catapult_fpga_latency
Throughput,0.1331640551863804,catapult,LUT,196,catapult_fpga_latency
Throughput,0.1331640551863804,catapult,FF,49,catapult_fpga_latency
Throughput,0.1331640551863804,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1331640551863804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08755434279171224,catapult,CLB,104,catapult_fpga_latency
Throughput,0.08755434279171224,catapult,LUT,300,catapult_fpga_latency
Throughput,0.08755434279171224,catapult,FF,56,catapult_fpga_latency
Throughput,0.08755434279171224,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08755434279171224,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05966815317936682,catapult,CLB,30,catapult_fpga_latency
Throughput,0.05966815317936682,catapult,LUT,124,catapult_fpga_latency
Throughput,0.05966815317936682,catapult,FF,48,catapult_fpga_latency
Throughput,0.05966815317936682,catapult,DSP,1,catapult_fpga_latency
Throughput,0.05966815317936682,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14225708216214264,catapult,CLB,44,catapult_fpga_latency
Throughput,0.14225708216214264,catapult,LUT,196,catapult_fpga_latency
Throughput,0.14225708216214264,catapult,FF,50,catapult_fpga_latency
Throughput,0.14225708216214264,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14225708216214264,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08744320017628548,catapult,CLB,104,catapult_fpga_latency
Throughput,0.08744320017628548,catapult,LUT,300,catapult_fpga_latency
Throughput,0.08744320017628548,catapult,FF,57,catapult_fpga_latency
Throughput,0.08744320017628548,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08744320017628548,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05979427182834739,catapult,CLB,32,catapult_fpga_latency
Throughput,0.05979427182834739,catapult,LUT,123,catapult_fpga_latency
Throughput,0.05979427182834739,catapult,FF,49,catapult_fpga_latency
Throughput,0.05979427182834739,catapult,DSP,1,catapult_fpga_latency
Throughput,0.05979427182834739,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1293929722794966,catapult,CLB,52,catapult_fpga_latency
Throughput,0.1293929722794966,catapult,LUT,197,catapult_fpga_latency
Throughput,0.1293929722794966,catapult,FF,51,catapult_fpga_latency
Throughput,0.1293929722794966,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1293929722794966,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0911535232249606,catapult,CLB,112,catapult_fpga_latency
Throughput,0.0911535232249606,catapult,LUT,301,catapult_fpga_latency
Throughput,0.0911535232249606,catapult,FF,58,catapult_fpga_latency
Throughput,0.0911535232249606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0911535232249606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11687581593929004,catapult,CLB,27,catapult_fpga_latency
Throughput,0.11687581593929004,catapult,LUT,139,catapult_fpga_latency
Throughput,0.11687581593929004,catapult,FF,50,catapult_fpga_latency
Throughput,0.11687581593929004,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11687581593929004,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13569047591263378,catapult,CLB,58,catapult_fpga_latency
Throughput,0.13569047591263378,catapult,LUT,182,catapult_fpga_latency
Throughput,0.13569047591263378,catapult,FF,52,catapult_fpga_latency
Throughput,0.13569047591263378,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13569047591263378,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15947991685355056,catapult,CLB,120,catapult_fpga_latency
Throughput,0.15947991685355056,catapult,LUT,441,catapult_fpga_latency
Throughput,0.15947991685355056,catapult,FF,66,catapult_fpga_latency
Throughput,0.15947991685355056,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15947991685355056,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10800434220657408,catapult,CLB,39,catapult_fpga_latency
Throughput,0.10800434220657408,catapult,LUT,135,catapult_fpga_latency
Throughput,0.10800434220657408,catapult,FF,44,catapult_fpga_latency
Throughput,0.10800434220657408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10800434220657408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10535129811762516,catapult,CLB,53,catapult_fpga_latency
Throughput,0.10535129811762516,catapult,LUT,185,catapult_fpga_latency
Throughput,0.10535129811762516,catapult,FF,46,catapult_fpga_latency
Throughput,0.10535129811762516,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10535129811762516,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07331311650832499,catapult,CLB,111,catapult_fpga_latency
Throughput,0.07331311650832499,catapult,LUT,286,catapult_fpga_latency
Throughput,0.07331311650832499,catapult,FF,53,catapult_fpga_latency
Throughput,0.07331311650832499,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07331311650832499,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13733605679889702,catapult,CLB,42,catapult_fpga_latency
Throughput,0.13733605679889702,catapult,LUT,128,catapult_fpga_latency
Throughput,0.13733605679889702,catapult,FF,47,catapult_fpga_latency
Throughput,0.13733605679889702,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13733605679889702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1646611216485081,catapult,CLB,56,catapult_fpga_latency
Throughput,0.1646611216485081,catapult,LUT,195,catapult_fpga_latency
Throughput,0.1646611216485081,catapult,FF,49,catapult_fpga_latency
Throughput,0.1646611216485081,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1646611216485081,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12263199157174848,catapult,CLB,97,catapult_fpga_latency
Throughput,0.12263199157174848,catapult,LUT,311,catapult_fpga_latency
Throughput,0.12263199157174848,catapult,FF,56,catapult_fpga_latency
Throughput,0.12263199157174848,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12263199157174848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17283261420563106,catapult,CLB,39,catapult_fpga_latency
Throughput,0.17283261420563106,catapult,LUT,130,catapult_fpga_latency
Throughput,0.17283261420563106,catapult,FF,48,catapult_fpga_latency
Throughput,0.17283261420563106,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17283261420563106,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15039928000856675,catapult,CLB,48,catapult_fpga_latency
Throughput,0.15039928000856675,catapult,LUT,195,catapult_fpga_latency
Throughput,0.15039928000856675,catapult,FF,50,catapult_fpga_latency
Throughput,0.15039928000856675,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15039928000856675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09886804981090992,catapult,CLB,94,catapult_fpga_latency
Throughput,0.09886804981090992,catapult,LUT,311,catapult_fpga_latency
Throughput,0.09886804981090992,catapult,FF,57,catapult_fpga_latency
Throughput,0.09886804981090992,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09886804981090992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16310417251463086,catapult,CLB,45,catapult_fpga_latency
Throughput,0.16310417251463086,catapult,LUT,131,catapult_fpga_latency
Throughput,0.16310417251463086,catapult,FF,49,catapult_fpga_latency
Throughput,0.16310417251463086,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16310417251463086,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14120031849143838,catapult,CLB,49,catapult_fpga_latency
Throughput,0.14120031849143838,catapult,LUT,196,catapult_fpga_latency
Throughput,0.14120031849143838,catapult,FF,51,catapult_fpga_latency
Throughput,0.14120031849143838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14120031849143838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.130357395657378,catapult,CLB,98,catapult_fpga_latency
Throughput,0.130357395657378,catapult,LUT,312,catapult_fpga_latency
Throughput,0.130357395657378,catapult,FF,58,catapult_fpga_latency
Throughput,0.130357395657378,catapult,DSP,1,catapult_fpga_latency
Throughput,0.130357395657378,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11941192492858868,catapult,CLB,34,catapult_fpga_latency
Throughput,0.11941192492858868,catapult,LUT,139,catapult_fpga_latency
Throughput,0.11941192492858868,catapult,FF,55,catapult_fpga_latency
Throughput,0.11941192492858868,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11941192492858868,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14669478316677365,catapult,CLB,54,catapult_fpga_latency
Throughput,0.14669478316677365,catapult,LUT,201,catapult_fpga_latency
Throughput,0.14669478316677365,catapult,FF,57,catapult_fpga_latency
Throughput,0.14669478316677365,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14669478316677365,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1381348643833342,catapult,CLB,96,catapult_fpga_latency
Throughput,0.1381348643833342,catapult,LUT,317,catapult_fpga_latency
Throughput,0.1381348643833342,catapult,FF,64,catapult_fpga_latency
Throughput,0.1381348643833342,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1381348643833342,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12534232555889202,catapult,CLB,35,catapult_fpga_latency
Throughput,0.12534232555889202,catapult,LUT,141,catapult_fpga_latency
Throughput,0.12534232555889202,catapult,FF,45,catapult_fpga_latency
Throughput,0.12534232555889202,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12534232555889202,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1252832654632123,catapult,CLB,61,catapult_fpga_latency
Throughput,0.1252832654632123,catapult,LUT,186,catapult_fpga_latency
Throughput,0.1252832654632123,catapult,FF,47,catapult_fpga_latency
Throughput,0.1252832654632123,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1252832654632123,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11483848770573603,catapult,CLB,108,catapult_fpga_latency
Throughput,0.11483848770573603,catapult,LUT,303,catapult_fpga_latency
Throughput,0.11483848770573603,catapult,FF,54,catapult_fpga_latency
Throughput,0.11483848770573603,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11483848770573603,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08991244416100046,catapult,CLB,43,catapult_fpga_latency
Throughput,0.08991244416100046,catapult,LUT,142,catapult_fpga_latency
Throughput,0.08991244416100046,catapult,FF,48,catapult_fpga_latency
Throughput,0.08991244416100046,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08991244416100046,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1292466073088698,catapult,CLB,54,catapult_fpga_latency
Throughput,0.1292466073088698,catapult,LUT,192,catapult_fpga_latency
Throughput,0.1292466073088698,catapult,FF,50,catapult_fpga_latency
Throughput,0.1292466073088698,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1292466073088698,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13723931049872493,catapult,CLB,103,catapult_fpga_latency
Throughput,0.13723931049872493,catapult,LUT,307,catapult_fpga_latency
Throughput,0.13723931049872493,catapult,FF,57,catapult_fpga_latency
Throughput,0.13723931049872493,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13723931049872493,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11234749529685298,catapult,CLB,42,catapult_fpga_latency
Throughput,0.11234749529685298,catapult,LUT,143,catapult_fpga_latency
Throughput,0.11234749529685298,catapult,FF,49,catapult_fpga_latency
Throughput,0.11234749529685298,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11234749529685298,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11652480160487279,catapult,CLB,47,catapult_fpga_latency
Throughput,0.11652480160487279,catapult,LUT,195,catapult_fpga_latency
Throughput,0.11652480160487279,catapult,FF,51,catapult_fpga_latency
Throughput,0.11652480160487279,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11652480160487279,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1264207479708838,catapult,CLB,102,catapult_fpga_latency
Throughput,0.1264207479708838,catapult,LUT,313,catapult_fpga_latency
Throughput,0.1264207479708838,catapult,FF,58,catapult_fpga_latency
Throughput,0.1264207479708838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1264207479708838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14884394397156722,catapult,CLB,39,catapult_fpga_latency
Throughput,0.14884394397156722,catapult,LUT,149,catapult_fpga_latency
Throughput,0.14884394397156722,catapult,FF,50,catapult_fpga_latency
Throughput,0.14884394397156722,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14884394397156722,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12668494139174558,catapult,CLB,53,catapult_fpga_latency
Throughput,0.12668494139174558,catapult,LUT,196,catapult_fpga_latency
Throughput,0.12668494139174558,catapult,FF,52,catapult_fpga_latency
Throughput,0.12668494139174558,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12668494139174558,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15242875403821876,catapult,CLB,81,catapult_fpga_latency
Throughput,0.15242875403821876,catapult,LUT,314,catapult_fpga_latency
Throughput,0.15242875403821876,catapult,FF,59,catapult_fpga_latency
Throughput,0.15242875403821876,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15242875403821876,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15584188905304233,catapult,CLB,33,catapult_fpga_latency
Throughput,0.15584188905304233,catapult,LUT,139,catapult_fpga_latency
Throughput,0.15584188905304233,catapult,FF,55,catapult_fpga_latency
Throughput,0.15584188905304233,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15584188905304233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13501322184481526,catapult,CLB,50,catapult_fpga_latency
Throughput,0.13501322184481526,catapult,LUT,200,catapult_fpga_latency
Throughput,0.13501322184481526,catapult,FF,57,catapult_fpga_latency
Throughput,0.13501322184481526,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13501322184481526,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17481701466032967,catapult,CLB,98,catapult_fpga_latency
Throughput,0.17481701466032967,catapult,LUT,316,catapult_fpga_latency
Throughput,0.17481701466032967,catapult,FF,64,catapult_fpga_latency
Throughput,0.17481701466032967,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17481701466032967,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12806374910979687,catapult,CLB,39,catapult_fpga_latency
Throughput,0.12806374910979687,catapult,LUT,141,catapult_fpga_latency
Throughput,0.12806374910979687,catapult,FF,45,catapult_fpga_latency
Throughput,0.12806374910979687,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12806374910979687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13379986670857277,catapult,CLB,53,catapult_fpga_latency
Throughput,0.13379986670857277,catapult,LUT,191,catapult_fpga_latency
Throughput,0.13379986670857277,catapult,FF,47,catapult_fpga_latency
Throughput,0.13379986670857277,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13379986670857277,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12629944765462559,catapult,CLB,99,catapult_fpga_latency
Throughput,0.12629944765462559,catapult,LUT,305,catapult_fpga_latency
Throughput,0.12629944765462559,catapult,FF,54,catapult_fpga_latency
Throughput,0.12629944765462559,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12629944765462559,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1415185191841797,catapult,CLB,44,catapult_fpga_latency
Throughput,0.1415185191841797,catapult,LUT,147,catapult_fpga_latency
Throughput,0.1415185191841797,catapult,FF,48,catapult_fpga_latency
Throughput,0.1415185191841797,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1415185191841797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10421986222134214,catapult,CLB,54,catapult_fpga_latency
Throughput,0.10421986222134214,catapult,LUT,194,catapult_fpga_latency
Throughput,0.10421986222134214,catapult,FF,50,catapult_fpga_latency
Throughput,0.10421986222134214,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10421986222134214,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12600877903163513,catapult,CLB,101,catapult_fpga_latency
Throughput,0.12600877903163513,catapult,LUT,312,catapult_fpga_latency
Throughput,0.12600877903163513,catapult,FF,57,catapult_fpga_latency
Throughput,0.12600877903163513,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12600877903163513,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09790610178240017,catapult,CLB,41,catapult_fpga_latency
Throughput,0.09790610178240017,catapult,LUT,143,catapult_fpga_latency
Throughput,0.09790610178240017,catapult,FF,49,catapult_fpga_latency
Throughput,0.09790610178240017,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09790610178240017,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1123518752876208,catapult,CLB,54,catapult_fpga_latency
Throughput,0.1123518752876208,catapult,LUT,193,catapult_fpga_latency
Throughput,0.1123518752876208,catapult,FF,51,catapult_fpga_latency
Throughput,0.1123518752876208,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1123518752876208,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13745727140718308,catapult,CLB,99,catapult_fpga_latency
Throughput,0.13745727140718308,catapult,LUT,306,catapult_fpga_latency
Throughput,0.13745727140718308,catapult,FF,58,catapult_fpga_latency
Throughput,0.13745727140718308,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13745727140718308,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14156690211130046,catapult,CLB,41,catapult_fpga_latency
Throughput,0.14156690211130046,catapult,LUT,148,catapult_fpga_latency
Throughput,0.14156690211130046,catapult,FF,50,catapult_fpga_latency
Throughput,0.14156690211130046,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14156690211130046,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1338927192620476,catapult,CLB,46,catapult_fpga_latency
Throughput,0.1338927192620476,catapult,LUT,195,catapult_fpga_latency
Throughput,0.1338927192620476,catapult,FF,52,catapult_fpga_latency
Throughput,0.1338927192620476,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1338927192620476,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12456030213346884,catapult,CLB,96,catapult_fpga_latency
Throughput,0.12456030213346884,catapult,LUT,312,catapult_fpga_latency
Throughput,0.12456030213346884,catapult,FF,59,catapult_fpga_latency
Throughput,0.12456030213346884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12456030213346884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1012840282683723,catapult,CLB,39,catapult_fpga_latency
Throughput,0.1012840282683723,catapult,LUT,146,catapult_fpga_latency
Throughput,0.1012840282683723,catapult,FF,55,catapult_fpga_latency
Throughput,0.1012840282683723,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1012840282683723,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09510324789003935,catapult,CLB,63,catapult_fpga_latency
Throughput,0.09510324789003935,catapult,LUT,207,catapult_fpga_latency
Throughput,0.09510324789003935,catapult,FF,57,catapult_fpga_latency
Throughput,0.09510324789003935,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09510324789003935,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10764723827780781,catapult,CLB,99,catapult_fpga_latency
Throughput,0.10764723827780781,catapult,LUT,327,catapult_fpga_latency
Throughput,0.10764723827780781,catapult,FF,65,catapult_fpga_latency
Throughput,0.10764723827780781,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10764723827780781,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12212447243754464,catapult,CLB,31,catapult_fpga_latency
Throughput,0.12212447243754464,catapult,LUT,148,catapult_fpga_latency
Throughput,0.12212447243754464,catapult,FF,48,catapult_fpga_latency
Throughput,0.12212447243754464,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12212447243754464,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12429405637008904,catapult,CLB,55,catapult_fpga_latency
Throughput,0.12429405637008904,catapult,LUT,201,catapult_fpga_latency
Throughput,0.12429405637008904,catapult,FF,47,catapult_fpga_latency
Throughput,0.12429405637008904,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12429405637008904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1236581391601708,catapult,CLB,91,catapult_fpga_latency
Throughput,0.1236581391601708,catapult,LUT,306,catapult_fpga_latency
Throughput,0.1236581391601708,catapult,FF,53,catapult_fpga_latency
Throughput,0.1236581391601708,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1236581391601708,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13797461543025316,catapult,CLB,42,catapult_fpga_latency
Throughput,0.13797461543025316,catapult,LUT,163,catapult_fpga_latency
Throughput,0.13797461543025316,catapult,FF,48,catapult_fpga_latency
Throughput,0.13797461543025316,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13797461543025316,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11973958555974125,catapult,CLB,52,catapult_fpga_latency
Throughput,0.11973958555974125,catapult,LUT,203,catapult_fpga_latency
Throughput,0.11973958555974125,catapult,FF,50,catapult_fpga_latency
Throughput,0.11973958555974125,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11973958555974125,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11424474285679033,catapult,CLB,98,catapult_fpga_latency
Throughput,0.11424474285679033,catapult,LUT,318,catapult_fpga_latency
Throughput,0.11424474285679033,catapult,FF,56,catapult_fpga_latency
Throughput,0.11424474285679033,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11424474285679033,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13803350293969952,catapult,CLB,44,catapult_fpga_latency
Throughput,0.13803350293969952,catapult,LUT,152,catapult_fpga_latency
Throughput,0.13803350293969952,catapult,FF,49,catapult_fpga_latency
Throughput,0.13803350293969952,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13803350293969952,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09823103586002549,catapult,CLB,51,catapult_fpga_latency
Throughput,0.09823103586002549,catapult,LUT,201,catapult_fpga_latency
Throughput,0.09823103586002549,catapult,FF,51,catapult_fpga_latency
Throughput,0.09823103586002549,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09823103586002549,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10242114365702272,catapult,CLB,104,catapult_fpga_latency
Throughput,0.10242114365702272,catapult,LUT,306,catapult_fpga_latency
Throughput,0.10242114365702272,catapult,FF,57,catapult_fpga_latency
Throughput,0.10242114365702272,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10242114365702272,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12314902398856782,catapult,CLB,39,catapult_fpga_latency
Throughput,0.12314902398856782,catapult,LUT,151,catapult_fpga_latency
Throughput,0.12314902398856782,catapult,FF,51,catapult_fpga_latency
Throughput,0.12314902398856782,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12314902398856782,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1244097689536417,catapult,CLB,53,catapult_fpga_latency
Throughput,0.1244097689536417,catapult,LUT,198,catapult_fpga_latency
Throughput,0.1244097689536417,catapult,FF,52,catapult_fpga_latency
Throughput,0.1244097689536417,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1244097689536417,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12171820337115605,catapult,CLB,93,catapult_fpga_latency
Throughput,0.12171820337115605,catapult,LUT,303,catapult_fpga_latency
Throughput,0.12171820337115605,catapult,FF,58,catapult_fpga_latency
Throughput,0.12171820337115605,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12171820337115605,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1026899635964079,catapult,CLB,31,catapult_fpga_latency
Throughput,0.1026899635964079,catapult,LUT,134,catapult_fpga_latency
Throughput,0.1026899635964079,catapult,FF,53,catapult_fpga_latency
Throughput,0.1026899635964079,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1026899635964079,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2368722441394846,catapult,CLB,51,catapult_fpga_latency
Throughput,0.2368722441394846,catapult,LUT,180,catapult_fpga_latency
Throughput,0.2368722441394846,catapult,FF,55,catapult_fpga_latency
Throughput,0.2368722441394846,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2368722441394846,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1947153096664663,catapult,CLB,98,catapult_fpga_latency
Throughput,0.1947153096664663,catapult,LUT,285,catapult_fpga_latency
Throughput,0.1947153096664663,catapult,FF,64,catapult_fpga_latency
Throughput,0.1947153096664663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1947153096664663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08778570736318422,catapult,CLB,27,catapult_fpga_latency
Throughput,0.08778570736318422,catapult,LUT,136,catapult_fpga_latency
Throughput,0.08778570736318422,catapult,FF,44,catapult_fpga_latency
Throughput,0.08778570736318422,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08778570736318422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06969868006033675,catapult,CLB,55,catapult_fpga_latency
Throughput,0.06969868006033675,catapult,LUT,199,catapult_fpga_latency
Throughput,0.06969868006033675,catapult,FF,46,catapult_fpga_latency
Throughput,0.06969868006033675,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06969868006033675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.053553944164979134,catapult,CLB,105,catapult_fpga_latency
Throughput,0.053553944164979134,catapult,LUT,327,catapult_fpga_latency
Throughput,0.053553944164979134,catapult,FF,54,catapult_fpga_latency
Throughput,0.053553944164979134,catapult,DSP,1,catapult_fpga_latency
Throughput,0.053553944164979134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08458949437391043,catapult,CLB,29,catapult_fpga_latency
Throughput,0.08458949437391043,catapult,LUT,136,catapult_fpga_latency
Throughput,0.08458949437391043,catapult,FF,47,catapult_fpga_latency
Throughput,0.08458949437391043,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08458949437391043,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18816254383716866,catapult,CLB,46,catapult_fpga_latency
Throughput,0.18816254383716866,catapult,LUT,195,catapult_fpga_latency
Throughput,0.18816254383716866,catapult,FF,49,catapult_fpga_latency
Throughput,0.18816254383716866,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18816254383716866,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16019987818401263,catapult,CLB,94,catapult_fpga_latency
Throughput,0.16019987818401263,catapult,LUT,316,catapult_fpga_latency
Throughput,0.16019987818401263,catapult,FF,59,catapult_fpga_latency
Throughput,0.16019987818401263,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16019987818401263,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10411218129179063,catapult,CLB,36,catapult_fpga_latency
Throughput,0.10411218129179063,catapult,LUT,145,catapult_fpga_latency
Throughput,0.10411218129179063,catapult,FF,48,catapult_fpga_latency
Throughput,0.10411218129179063,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10411218129179063,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.229938709836893,catapult,CLB,52,catapult_fpga_latency
Throughput,0.229938709836893,catapult,LUT,195,catapult_fpga_latency
Throughput,0.229938709836893,catapult,FF,50,catapult_fpga_latency
Throughput,0.229938709836893,catapult,DSP,1,catapult_fpga_latency
Throughput,0.229938709836893,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19698987649325714,catapult,CLB,94,catapult_fpga_latency
Throughput,0.19698987649325714,catapult,LUT,316,catapult_fpga_latency
Throughput,0.19698987649325714,catapult,FF,60,catapult_fpga_latency
Throughput,0.19698987649325714,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19698987649325714,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22798705215933376,catapult,CLB,29,catapult_fpga_latency
Throughput,0.22798705215933376,catapult,LUT,135,catapult_fpga_latency
Throughput,0.22798705215933376,catapult,FF,53,catapult_fpga_latency
Throughput,0.22798705215933376,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22798705215933376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24110602082722027,catapult,CLB,49,catapult_fpga_latency
Throughput,0.24110602082722027,catapult,LUT,180,catapult_fpga_latency
Throughput,0.24110602082722027,catapult,FF,55,catapult_fpga_latency
Throughput,0.24110602082722027,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24110602082722027,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2659196805560062,catapult,CLB,97,catapult_fpga_latency
Throughput,0.2659196805560062,catapult,LUT,299,catapult_fpga_latency
Throughput,0.2659196805560062,catapult,FF,64,catapult_fpga_latency
Throughput,0.2659196805560062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2659196805560062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16069665212629794,catapult,CLB,38,catapult_fpga_latency
Throughput,0.16069665212629794,catapult,LUT,142,catapult_fpga_latency
Throughput,0.16069665212629794,catapult,FF,44,catapult_fpga_latency
Throughput,0.16069665212629794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16069665212629794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20767077702513273,catapult,CLB,49,catapult_fpga_latency
Throughput,0.20767077702513273,catapult,LUT,185,catapult_fpga_latency
Throughput,0.20767077702513273,catapult,FF,46,catapult_fpga_latency
Throughput,0.20767077702513273,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20767077702513273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2159125381490466,catapult,CLB,93,catapult_fpga_latency
Throughput,0.2159125381490466,catapult,LUT,302,catapult_fpga_latency
Throughput,0.2159125381490466,catapult,FF,55,catapult_fpga_latency
Throughput,0.2159125381490466,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2159125381490466,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1719428475730095,catapult,CLB,43,catapult_fpga_latency
Throughput,0.1719428475730095,catapult,LUT,125,catapult_fpga_latency
Throughput,0.1719428475730095,catapult,FF,47,catapult_fpga_latency
Throughput,0.1719428475730095,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1719428475730095,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1688262640993144,catapult,CLB,44,catapult_fpga_latency
Throughput,0.1688262640993144,catapult,LUT,196,catapult_fpga_latency
Throughput,0.1688262640993144,catapult,FF,49,catapult_fpga_latency
Throughput,0.1688262640993144,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1688262640993144,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21344052031676283,catapult,CLB,95,catapult_fpga_latency
Throughput,0.21344052031676283,catapult,LUT,317,catapult_fpga_latency
Throughput,0.21344052031676283,catapult,FF,59,catapult_fpga_latency
Throughput,0.21344052031676283,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21344052031676283,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21124892051801616,catapult,CLB,39,catapult_fpga_latency
Throughput,0.21124892051801616,catapult,LUT,130,catapult_fpga_latency
Throughput,0.21124892051801616,catapult,FF,48,catapult_fpga_latency
Throughput,0.21124892051801616,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21124892051801616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22217561471549083,catapult,CLB,47,catapult_fpga_latency
Throughput,0.22217561471549083,catapult,LUT,196,catapult_fpga_latency
Throughput,0.22217561471549083,catapult,FF,50,catapult_fpga_latency
Throughput,0.22217561471549083,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22217561471549083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20152656372018035,catapult,CLB,102,catapult_fpga_latency
Throughput,0.20152656372018035,catapult,LUT,317,catapult_fpga_latency
Throughput,0.20152656372018035,catapult,FF,60,catapult_fpga_latency
Throughput,0.20152656372018035,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20152656372018035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1612078725542146,catapult,CLB,33,catapult_fpga_latency
Throughput,0.1612078725542146,catapult,LUT,141,catapult_fpga_latency
Throughput,0.1612078725542146,catapult,FF,54,catapult_fpga_latency
Throughput,0.1612078725542146,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1612078725542146,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17544281327463485,catapult,CLB,57,catapult_fpga_latency
Throughput,0.17544281327463485,catapult,LUT,199,catapult_fpga_latency
Throughput,0.17544281327463485,catapult,FF,56,catapult_fpga_latency
Throughput,0.17544281327463485,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17544281327463485,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2082057639267274,catapult,CLB,89,catapult_fpga_latency
Throughput,0.2082057639267274,catapult,LUT,314,catapult_fpga_latency
Throughput,0.2082057639267274,catapult,FF,66,catapult_fpga_latency
Throughput,0.2082057639267274,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2082057639267274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20917920173033036,catapult,CLB,35,catapult_fpga_latency
Throughput,0.20917920173033036,catapult,LUT,139,catapult_fpga_latency
Throughput,0.20917920173033036,catapult,FF,45,catapult_fpga_latency
Throughput,0.20917920173033036,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20917920173033036,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2340533047039331,catapult,CLB,54,catapult_fpga_latency
Throughput,0.2340533047039331,catapult,LUT,187,catapult_fpga_latency
Throughput,0.2340533047039331,catapult,FF,47,catapult_fpga_latency
Throughput,0.2340533047039331,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2340533047039331,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2385101321489238,catapult,CLB,88,catapult_fpga_latency
Throughput,0.2385101321489238,catapult,LUT,304,catapult_fpga_latency
Throughput,0.2385101321489238,catapult,FF,56,catapult_fpga_latency
Throughput,0.2385101321489238,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2385101321489238,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20848778803630355,catapult,CLB,34,catapult_fpga_latency
Throughput,0.20848778803630355,catapult,LUT,139,catapult_fpga_latency
Throughput,0.20848778803630355,catapult,FF,48,catapult_fpga_latency
Throughput,0.20848778803630355,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20848778803630355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18294977607862156,catapult,CLB,56,catapult_fpga_latency
Throughput,0.18294977607862156,catapult,LUT,190,catapult_fpga_latency
Throughput,0.18294977607862156,catapult,FF,50,catapult_fpga_latency
Throughput,0.18294977607862156,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18294977607862156,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2310537645936446,catapult,CLB,95,catapult_fpga_latency
Throughput,0.2310537645936446,catapult,LUT,293,catapult_fpga_latency
Throughput,0.2310537645936446,catapult,FF,59,catapult_fpga_latency
Throughput,0.2310537645936446,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2310537645936446,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.237919008087105,catapult,CLB,35,catapult_fpga_latency
Throughput,0.237919008087105,catapult,LUT,142,catapult_fpga_latency
Throughput,0.237919008087105,catapult,FF,49,catapult_fpga_latency
Throughput,0.237919008087105,catapult,DSP,1,catapult_fpga_latency
Throughput,0.237919008087105,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17976736305546992,catapult,CLB,54,catapult_fpga_latency
Throughput,0.17976736305546992,catapult,LUT,196,catapult_fpga_latency
Throughput,0.17976736305546992,catapult,FF,51,catapult_fpga_latency
Throughput,0.17976736305546992,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17976736305546992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18592022423466406,catapult,CLB,98,catapult_fpga_latency
Throughput,0.18592022423466406,catapult,LUT,312,catapult_fpga_latency
Throughput,0.18592022423466406,catapult,FF,61,catapult_fpga_latency
Throughput,0.18592022423466406,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18592022423466406,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20446431474091611,catapult,CLB,31,catapult_fpga_latency
Throughput,0.20446431474091611,catapult,LUT,141,catapult_fpga_latency
Throughput,0.20446431474091611,catapult,FF,54,catapult_fpga_latency
Throughput,0.20446431474091611,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20446431474091611,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19844293733648302,catapult,CLB,55,catapult_fpga_latency
Throughput,0.19844293733648302,catapult,LUT,198,catapult_fpga_latency
Throughput,0.19844293733648302,catapult,FF,56,catapult_fpga_latency
Throughput,0.19844293733648302,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19844293733648302,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2546285745714155,catapult,CLB,93,catapult_fpga_latency
Throughput,0.2546285745714155,catapult,LUT,310,catapult_fpga_latency
Throughput,0.2546285745714155,catapult,FF,66,catapult_fpga_latency
Throughput,0.2546285745714155,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2546285745714155,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20616482300337613,catapult,CLB,35,catapult_fpga_latency
Throughput,0.20616482300337613,catapult,LUT,140,catapult_fpga_latency
Throughput,0.20616482300337613,catapult,FF,45,catapult_fpga_latency
Throughput,0.20616482300337613,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20616482300337613,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1868718419826654,catapult,CLB,47,catapult_fpga_latency
Throughput,0.1868718419826654,catapult,LUT,189,catapult_fpga_latency
Throughput,0.1868718419826654,catapult,FF,47,catapult_fpga_latency
Throughput,0.1868718419826654,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1868718419826654,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1758232484048436,catapult,CLB,94,catapult_fpga_latency
Throughput,0.1758232484048436,catapult,LUT,305,catapult_fpga_latency
Throughput,0.1758232484048436,catapult,FF,56,catapult_fpga_latency
Throughput,0.1758232484048436,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1758232484048436,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1662137894948896,catapult,CLB,32,catapult_fpga_latency
Throughput,0.1662137894948896,catapult,LUT,141,catapult_fpga_latency
Throughput,0.1662137894948896,catapult,FF,48,catapult_fpga_latency
Throughput,0.1662137894948896,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1662137894948896,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1929633595384008,catapult,CLB,52,catapult_fpga_latency
Throughput,0.1929633595384008,catapult,LUT,195,catapult_fpga_latency
Throughput,0.1929633595384008,catapult,FF,50,catapult_fpga_latency
Throughput,0.1929633595384008,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1929633595384008,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1731859636240202,catapult,CLB,92,catapult_fpga_latency
Throughput,0.1731859636240202,catapult,LUT,308,catapult_fpga_latency
Throughput,0.1731859636240202,catapult,FF,60,catapult_fpga_latency
Throughput,0.1731859636240202,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1731859636240202,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21521871817453206,catapult,CLB,31,catapult_fpga_latency
Throughput,0.21521871817453206,catapult,LUT,139,catapult_fpga_latency
Throughput,0.21521871817453206,catapult,FF,49,catapult_fpga_latency
Throughput,0.21521871817453206,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21521871817453206,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2042043636430467,catapult,CLB,52,catapult_fpga_latency
Throughput,0.2042043636430467,catapult,LUT,189,catapult_fpga_latency
Throughput,0.2042043636430467,catapult,FF,51,catapult_fpga_latency
Throughput,0.2042043636430467,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2042043636430467,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22465528892467398,catapult,CLB,93,catapult_fpga_latency
Throughput,0.22465528892467398,catapult,LUT,292,catapult_fpga_latency
Throughput,0.22465528892467398,catapult,FF,60,catapult_fpga_latency
Throughput,0.22465528892467398,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22465528892467398,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13307555710751226,catapult,CLB,48,catapult_fpga_latency
Throughput,0.13307555710751226,catapult,LUT,145,catapult_fpga_latency
Throughput,0.13307555710751226,catapult,FF,54,catapult_fpga_latency
Throughput,0.13307555710751226,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13307555710751226,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20803848212626977,catapult,CLB,49,catapult_fpga_latency
Throughput,0.20803848212626977,catapult,LUT,202,catapult_fpga_latency
Throughput,0.20803848212626977,catapult,FF,56,catapult_fpga_latency
Throughput,0.20803848212626977,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20803848212626977,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20878578953807816,catapult,CLB,83,catapult_fpga_latency
Throughput,0.20878578953807816,catapult,LUT,327,catapult_fpga_latency
Throughput,0.20878578953807816,catapult,FF,66,catapult_fpga_latency
Throughput,0.20878578953807816,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20878578953807816,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1666821403253602,catapult,CLB,38,catapult_fpga_latency
Throughput,0.1666821403253602,catapult,LUT,149,catapult_fpga_latency
Throughput,0.1666821403253602,catapult,FF,45,catapult_fpga_latency
Throughput,0.1666821403253602,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1666821403253602,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14137198971320855,catapult,CLB,49,catapult_fpga_latency
Throughput,0.14137198971320855,catapult,LUT,198,catapult_fpga_latency
Throughput,0.14137198971320855,catapult,FF,47,catapult_fpga_latency
Throughput,0.14137198971320855,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14137198971320855,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20983333567647225,catapult,CLB,84,catapult_fpga_latency
Throughput,0.20983333567647225,catapult,LUT,305,catapult_fpga_latency
Throughput,0.20983333567647225,catapult,FF,55,catapult_fpga_latency
Throughput,0.20983333567647225,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20983333567647225,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1634255031380965,catapult,CLB,36,catapult_fpga_latency
Throughput,0.1634255031380965,catapult,LUT,152,catapult_fpga_latency
Throughput,0.1634255031380965,catapult,FF,48,catapult_fpga_latency
Throughput,0.1634255031380965,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1634255031380965,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1848979769942541,catapult,CLB,55,catapult_fpga_latency
Throughput,0.1848979769942541,catapult,LUT,203,catapult_fpga_latency
Throughput,0.1848979769942541,catapult,FF,50,catapult_fpga_latency
Throughput,0.1848979769942541,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1848979769942541,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17899939695103165,catapult,CLB,95,catapult_fpga_latency
Throughput,0.17899939695103165,catapult,LUT,323,catapult_fpga_latency
Throughput,0.17899939695103165,catapult,FF,60,catapult_fpga_latency
Throughput,0.17899939695103165,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17899939695103165,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19073457224338952,catapult,CLB,33,catapult_fpga_latency
Throughput,0.19073457224338952,catapult,LUT,151,catapult_fpga_latency
Throughput,0.19073457224338952,catapult,FF,49,catapult_fpga_latency
Throughput,0.19073457224338952,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19073457224338952,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1833658227010189,catapult,CLB,50,catapult_fpga_latency
Throughput,0.1833658227010189,catapult,LUT,203,catapult_fpga_latency
Throughput,0.1833658227010189,catapult,FF,51,catapult_fpga_latency
Throughput,0.1833658227010189,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1833658227010189,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16982919768101626,catapult,CLB,98,catapult_fpga_latency
Throughput,0.16982919768101626,catapult,LUT,312,catapult_fpga_latency
Throughput,0.16982919768101626,catapult,FF,60,catapult_fpga_latency
Throughput,0.16982919768101626,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16982919768101626,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11705165149930875,catapult,CLB,38,catapult_fpga_latency
Throughput,0.11705165149930875,catapult,LUT,151,catapult_fpga_latency
Throughput,0.11705165149930875,catapult,FF,53,catapult_fpga_latency
Throughput,0.11705165149930875,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11705165149930875,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24856453978275458,catapult,CLB,62,catapult_fpga_latency
Throughput,0.24856453978275458,catapult,LUT,251,catapult_fpga_latency
Throughput,0.24856453978275458,catapult,FF,55,catapult_fpga_latency
Throughput,0.24856453978275458,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24856453978275458,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24846485986333436,catapult,CLB,113,catapult_fpga_latency
Throughput,0.24846485986333436,catapult,LUT,409,catapult_fpga_latency
Throughput,0.24846485986333436,catapult,FF,62,catapult_fpga_latency
Throughput,0.24846485986333436,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24846485986333436,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12966685602349876,catapult,CLB,35,catapult_fpga_latency
Throughput,0.12966685602349876,catapult,LUT,153,catapult_fpga_latency
Throughput,0.12966685602349876,catapult,FF,45,catapult_fpga_latency
Throughput,0.12966685602349876,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12966685602349876,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09349406583814718,catapult,CLB,68,catapult_fpga_latency
Throughput,0.09349406583814718,catapult,LUT,270,catapult_fpga_latency
Throughput,0.09349406583814718,catapult,FF,47,catapult_fpga_latency
Throughput,0.09349406583814718,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09349406583814718,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0784975506016798,catapult,CLB,104,catapult_fpga_latency
Throughput,0.0784975506016798,catapult,LUT,377,catapult_fpga_latency
Throughput,0.0784975506016798,catapult,FF,51,catapult_fpga_latency
Throughput,0.0784975506016798,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0784975506016798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10986720680315325,catapult,CLB,37,catapult_fpga_latency
Throughput,0.10986720680315325,catapult,LUT,152,catapult_fpga_latency
Throughput,0.10986720680315325,catapult,FF,48,catapult_fpga_latency
Throughput,0.10986720680315325,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10986720680315325,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27504898622444657,catapult,CLB,72,catapult_fpga_latency
Throughput,0.27504898622444657,catapult,LUT,267,catapult_fpga_latency
Throughput,0.27504898622444657,catapult,FF,50,catapult_fpga_latency
Throughput,0.27504898622444657,catapult,DSP,1,catapult_fpga_latency
Throughput,0.27504898622444657,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23131062217699844,catapult,CLB,173,catapult_fpga_latency
Throughput,0.23131062217699844,catapult,LUT,371,catapult_fpga_latency
Throughput,0.23131062217699844,catapult,FF,54,catapult_fpga_latency
Throughput,0.23131062217699844,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23131062217699844,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25259688542988323,catapult,CLB,32,catapult_fpga_latency
Throughput,0.25259688542988323,catapult,LUT,169,catapult_fpga_latency
Throughput,0.25259688542988323,catapult,FF,53,catapult_fpga_latency
Throughput,0.25259688542988323,catapult,DSP,1,catapult_fpga_latency
Throughput,0.25259688542988323,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31417780767354164,catapult,CLB,64,catapult_fpga_latency
Throughput,0.31417780767354164,catapult,LUT,253,catapult_fpga_latency
Throughput,0.31417780767354164,catapult,FF,55,catapult_fpga_latency
Throughput,0.31417780767354164,catapult,DSP,1,catapult_fpga_latency
Throughput,0.31417780767354164,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15594284133470854,catapult,CLB,136,catapult_fpga_latency
Throughput,0.15594284133470854,catapult,LUT,356,catapult_fpga_latency
Throughput,0.15594284133470854,catapult,FF,59,catapult_fpga_latency
Throughput,0.15594284133470854,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15594284133470854,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21234204140967086,catapult,CLB,36,catapult_fpga_latency
Throughput,0.21234204140967086,catapult,LUT,163,catapult_fpga_latency
Throughput,0.21234204140967086,catapult,FF,45,catapult_fpga_latency
Throughput,0.21234204140967086,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21234204140967086,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16416002516244865,catapult,CLB,81,catapult_fpga_latency
Throughput,0.16416002516244865,catapult,LUT,256,catapult_fpga_latency
Throughput,0.16416002516244865,catapult,FF,47,catapult_fpga_latency
Throughput,0.16416002516244865,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16416002516244865,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27433449879772903,catapult,CLB,118,catapult_fpga_latency
Throughput,0.27433449879772903,catapult,LUT,411,catapult_fpga_latency
Throughput,0.27433449879772903,catapult,FF,54,catapult_fpga_latency
Throughput,0.27433449879772903,catapult,DSP,1,catapult_fpga_latency
Throughput,0.27433449879772903,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2543233054501739,catapult,CLB,34,catapult_fpga_latency
Throughput,0.2543233054501739,catapult,LUT,158,catapult_fpga_latency
Throughput,0.2543233054501739,catapult,FF,48,catapult_fpga_latency
Throughput,0.2543233054501739,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2543233054501739,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22025039386276682,catapult,CLB,59,catapult_fpga_latency
Throughput,0.22025039386276682,catapult,LUT,266,catapult_fpga_latency
Throughput,0.22025039386276682,catapult,FF,50,catapult_fpga_latency
Throughput,0.22025039386276682,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22025039386276682,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19777886424300536,catapult,CLB,106,catapult_fpga_latency
Throughput,0.19777886424300536,catapult,LUT,423,catapult_fpga_latency
Throughput,0.19777886424300536,catapult,FF,57,catapult_fpga_latency
Throughput,0.19777886424300536,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19777886424300536,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2435419968690241,catapult,CLB,36,catapult_fpga_latency
Throughput,0.2435419968690241,catapult,LUT,163,catapult_fpga_latency
Throughput,0.2435419968690241,catapult,FF,54,catapult_fpga_latency
Throughput,0.2435419968690241,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2435419968690241,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2745107189572985,catapult,CLB,69,catapult_fpga_latency
Throughput,0.2745107189572985,catapult,LUT,270,catapult_fpga_latency
Throughput,0.2745107189572985,catapult,FF,56,catapult_fpga_latency
Throughput,0.2745107189572985,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2745107189572985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14210338589737578,catapult,CLB,176,catapult_fpga_latency
Throughput,0.14210338589737578,catapult,LUT,374,catapult_fpga_latency
Throughput,0.14210338589737578,catapult,FF,60,catapult_fpga_latency
Throughput,0.14210338589737578,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14210338589737578,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23073996229247534,catapult,CLB,33,catapult_fpga_latency
Throughput,0.23073996229247534,catapult,LUT,165,catapult_fpga_latency
Throughput,0.23073996229247534,catapult,FF,46,catapult_fpga_latency
Throughput,0.23073996229247534,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23073996229247534,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26359650544840796,catapult,CLB,61,catapult_fpga_latency
Throughput,0.26359650544840796,catapult,LUT,256,catapult_fpga_latency
Throughput,0.26359650544840796,catapult,FF,48,catapult_fpga_latency
Throughput,0.26359650544840796,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26359650544840796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19462553269008295,catapult,CLB,128,catapult_fpga_latency
Throughput,0.19462553269008295,catapult,LUT,410,catapult_fpga_latency
Throughput,0.19462553269008295,catapult,FF,55,catapult_fpga_latency
Throughput,0.19462553269008295,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19462553269008295,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2626217317382039,catapult,CLB,36,catapult_fpga_latency
Throughput,0.2626217317382039,catapult,LUT,165,catapult_fpga_latency
Throughput,0.2626217317382039,catapult,FF,49,catapult_fpga_latency
Throughput,0.2626217317382039,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2626217317382039,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24053304046030327,catapult,CLB,68,catapult_fpga_latency
Throughput,0.24053304046030327,catapult,LUT,259,catapult_fpga_latency
Throughput,0.24053304046030327,catapult,FF,51,catapult_fpga_latency
Throughput,0.24053304046030327,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24053304046030327,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23946784497618015,catapult,CLB,124,catapult_fpga_latency
Throughput,0.23946784497618015,catapult,LUT,415,catapult_fpga_latency
Throughput,0.23946784497618015,catapult,FF,58,catapult_fpga_latency
Throughput,0.23946784497618015,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23946784497618015,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2646822555692455,catapult,CLB,33,catapult_fpga_latency
Throughput,0.2646822555692455,catapult,LUT,161,catapult_fpga_latency
Throughput,0.2646822555692455,catapult,FF,54,catapult_fpga_latency
Throughput,0.2646822555692455,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2646822555692455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3180806251683839,catapult,CLB,62,catapult_fpga_latency
Throughput,0.3180806251683839,catapult,LUT,269,catapult_fpga_latency
Throughput,0.3180806251683839,catapult,FF,56,catapult_fpga_latency
Throughput,0.3180806251683839,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3180806251683839,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16924912625138572,catapult,CLB,182,catapult_fpga_latency
Throughput,0.16924912625138572,catapult,LUT,372,catapult_fpga_latency
Throughput,0.16924912625138572,catapult,FF,60,catapult_fpga_latency
Throughput,0.16924912625138572,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16924912625138572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20658984416721465,catapult,CLB,38,catapult_fpga_latency
Throughput,0.20658984416721465,catapult,LUT,164,catapult_fpga_latency
Throughput,0.20658984416721465,catapult,FF,46,catapult_fpga_latency
Throughput,0.20658984416721465,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20658984416721465,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17483107384567345,catapult,CLB,69,catapult_fpga_latency
Throughput,0.17483107384567345,catapult,LUT,257,catapult_fpga_latency
Throughput,0.17483107384567345,catapult,FF,48,catapult_fpga_latency
Throughput,0.17483107384567345,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17483107384567345,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24635972708269435,catapult,CLB,123,catapult_fpga_latency
Throughput,0.24635972708269435,catapult,LUT,412,catapult_fpga_latency
Throughput,0.24635972708269435,catapult,FF,55,catapult_fpga_latency
Throughput,0.24635972708269435,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24635972708269435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2407464874485615,catapult,CLB,35,catapult_fpga_latency
Throughput,0.2407464874485615,catapult,LUT,167,catapult_fpga_latency
Throughput,0.2407464874485615,catapult,FF,49,catapult_fpga_latency
Throughput,0.2407464874485615,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2407464874485615,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2537903590118419,catapult,CLB,66,catapult_fpga_latency
Throughput,0.2537903590118419,catapult,LUT,265,catapult_fpga_latency
Throughput,0.2537903590118419,catapult,FF,51,catapult_fpga_latency
Throughput,0.2537903590118419,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2537903590118419,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1963963624251337,catapult,CLB,123,catapult_fpga_latency
Throughput,0.1963963624251337,catapult,LUT,423,catapult_fpga_latency
Throughput,0.1963963624251337,catapult,FF,58,catapult_fpga_latency
Throughput,0.1963963624251337,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1963963624251337,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26390383977447834,catapult,CLB,42,catapult_fpga_latency
Throughput,0.26390383977447834,catapult,LUT,178,catapult_fpga_latency
Throughput,0.26390383977447834,catapult,FF,54,catapult_fpga_latency
Throughput,0.26390383977447834,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26390383977447834,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2854197325502938,catapult,CLB,65,catapult_fpga_latency
Throughput,0.2854197325502938,catapult,LUT,275,catapult_fpga_latency
Throughput,0.2854197325502938,catapult,FF,56,catapult_fpga_latency
Throughput,0.2854197325502938,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2854197325502938,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21083573387385993,catapult,CLB,112,catapult_fpga_latency
Throughput,0.21083573387385993,catapult,LUT,430,catapult_fpga_latency
Throughput,0.21083573387385993,catapult,FF,63,catapult_fpga_latency
Throughput,0.21083573387385993,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21083573387385993,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22773435516220267,catapult,CLB,40,catapult_fpga_latency
Throughput,0.22773435516220267,catapult,LUT,177,catapult_fpga_latency
Throughput,0.22773435516220267,catapult,FF,46,catapult_fpga_latency
Throughput,0.22773435516220267,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22773435516220267,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23067289821812104,catapult,CLB,62,catapult_fpga_latency
Throughput,0.23067289821812104,catapult,LUT,268,catapult_fpga_latency
Throughput,0.23067289821812104,catapult,FF,48,catapult_fpga_latency
Throughput,0.23067289821812104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23067289821812104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2534642222577072,catapult,CLB,129,catapult_fpga_latency
Throughput,0.2534642222577072,catapult,LUT,425,catapult_fpga_latency
Throughput,0.2534642222577072,catapult,FF,55,catapult_fpga_latency
Throughput,0.2534642222577072,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2534642222577072,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21368813541502615,catapult,CLB,39,catapult_fpga_latency
Throughput,0.21368813541502615,catapult,LUT,179,catapult_fpga_latency
Throughput,0.21368813541502615,catapult,FF,49,catapult_fpga_latency
Throughput,0.21368813541502615,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21368813541502615,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21208831272506548,catapult,CLB,67,catapult_fpga_latency
Throughput,0.21208831272506548,catapult,LUT,274,catapult_fpga_latency
Throughput,0.21208831272506548,catapult,FF,51,catapult_fpga_latency
Throughput,0.21208831272506548,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21208831272506548,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22500295878890808,catapult,CLB,125,catapult_fpga_latency
Throughput,0.22500295878890808,catapult,LUT,429,catapult_fpga_latency
Throughput,0.22500295878890808,catapult,FF,58,catapult_fpga_latency
Throughput,0.22500295878890808,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22500295878890808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13914561254403263,catapult,CLB,37,catapult_fpga_latency
Throughput,0.13914561254403263,catapult,LUT,130,catapult_fpga_latency
Throughput,0.13914561254403263,catapult,FF,55,catapult_fpga_latency
Throughput,0.13914561254403263,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13914561254403263,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3110108412159031,catapult,CLB,51,catapult_fpga_latency
Throughput,0.3110108412159031,catapult,LUT,190,catapult_fpga_latency
Throughput,0.3110108412159031,catapult,FF,57,catapult_fpga_latency
Throughput,0.3110108412159031,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3110108412159031,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3484837819132735,catapult,CLB,111,catapult_fpga_latency
Throughput,0.3484837819132735,catapult,LUT,310,catapult_fpga_latency
Throughput,0.3484837819132735,catapult,FF,64,catapult_fpga_latency
Throughput,0.3484837819132735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3484837819132735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16003587364143548,catapult,CLB,29,catapult_fpga_latency
Throughput,0.16003587364143548,catapult,LUT,136,catapult_fpga_latency
Throughput,0.16003587364143548,catapult,FF,48,catapult_fpga_latency
Throughput,0.16003587364143548,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16003587364143548,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11981701545399866,catapult,CLB,46,catapult_fpga_latency
Throughput,0.11981701545399866,catapult,LUT,220,catapult_fpga_latency
Throughput,0.11981701545399866,catapult,FF,50,catapult_fpga_latency
Throughput,0.11981701545399866,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11981701545399866,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09301087455242005,catapult,CLB,146,catapult_fpga_latency
Throughput,0.09301087455242005,catapult,LUT,468,catapult_fpga_latency
Throughput,0.09301087455242005,catapult,FF,54,catapult_fpga_latency
Throughput,0.09301087455242005,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09301087455242005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3004467342491551,catapult,CLB,33,catapult_fpga_latency
Throughput,0.3004467342491551,catapult,LUT,156,catapult_fpga_latency
Throughput,0.3004467342491551,catapult,FF,55,catapult_fpga_latency
Throughput,0.3004467342491551,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3004467342491551,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2564157792116548,catapult,CLB,51,catapult_fpga_latency
Throughput,0.2564157792116548,catapult,LUT,199,catapult_fpga_latency
Throughput,0.2564157792116548,catapult,FF,57,catapult_fpga_latency
Throughput,0.2564157792116548,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2564157792116548,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29321987678900774,catapult,CLB,100,catapult_fpga_latency
Throughput,0.29321987678900774,catapult,LUT,383,catapult_fpga_latency
Throughput,0.29321987678900774,catapult,FF,61,catapult_fpga_latency
Throughput,0.29321987678900774,catapult,DSP,1,catapult_fpga_latency
Throughput,0.29321987678900774,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3480401164959878,catapult,CLB,38,catapult_fpga_latency
Throughput,0.3480401164959878,catapult,LUT,176,catapult_fpga_latency
Throughput,0.3480401164959878,catapult,FF,48,catapult_fpga_latency
Throughput,0.3480401164959878,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3480401164959878,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30901470044732965,catapult,CLB,55,catapult_fpga_latency
Throughput,0.30901470044732965,catapult,LUT,218,catapult_fpga_latency
Throughput,0.30901470044732965,catapult,FF,50,catapult_fpga_latency
Throughput,0.30901470044732965,catapult,DSP,1,catapult_fpga_latency
Throughput,0.30901470044732965,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29122602954954036,catapult,CLB,102,catapult_fpga_latency
Throughput,0.29122602954954036,catapult,LUT,393,catapult_fpga_latency
Throughput,0.29122602954954036,catapult,FF,54,catapult_fpga_latency
Throughput,0.29122602954954036,catapult,DSP,1,catapult_fpga_latency
Throughput,0.29122602954954036,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2702440492935956,catapult,CLB,39,catapult_fpga_latency
Throughput,0.2702440492935956,catapult,LUT,155,catapult_fpga_latency
Throughput,0.2702440492935956,catapult,FF,56,catapult_fpga_latency
Throughput,0.2702440492935956,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2702440492935956,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28572514326973,catapult,CLB,58,catapult_fpga_latency
Throughput,0.28572514326973,catapult,LUT,250,catapult_fpga_latency
Throughput,0.28572514326973,catapult,FF,58,catapult_fpga_latency
Throughput,0.28572514326973,catapult,DSP,1,catapult_fpga_latency
Throughput,0.28572514326973,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3310338617847558,catapult,CLB,102,catapult_fpga_latency
Throughput,0.3310338617847558,catapult,LUT,440,catapult_fpga_latency
Throughput,0.3310338617847558,catapult,FF,64,catapult_fpga_latency
Throughput,0.3310338617847558,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3310338617847558,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27267615834195447,catapult,CLB,36,catapult_fpga_latency
Throughput,0.27267615834195447,catapult,LUT,159,catapult_fpga_latency
Throughput,0.27267615834195447,catapult,FF,38,catapult_fpga_latency
Throughput,0.27267615834195447,catapult,DSP,1,catapult_fpga_latency
Throughput,0.27267615834195447,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4070542501551894,catapult,CLB,53,catapult_fpga_latency
Throughput,0.4070542501551894,catapult,LUT,249,catapult_fpga_latency
Throughput,0.4070542501551894,catapult,FF,35,catapult_fpga_latency
Throughput,0.4070542501551894,catapult,DSP,1,catapult_fpga_latency
Throughput,0.4070542501551894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26711977303367124,catapult,CLB,131,catapult_fpga_latency
Throughput,0.26711977303367124,catapult,LUT,407,catapult_fpga_latency
Throughput,0.26711977303367124,catapult,FF,38,catapult_fpga_latency
Throughput,0.26711977303367124,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26711977303367124,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2747665651953741,catapult,CLB,42,catapult_fpga_latency
Throughput,0.2747665651953741,catapult,LUT,153,catapult_fpga_latency
Throughput,0.2747665651953741,catapult,FF,56,catapult_fpga_latency
Throughput,0.2747665651953741,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2747665651953741,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2902161181388556,catapult,CLB,62,catapult_fpga_latency
Throughput,0.2902161181388556,catapult,LUT,249,catapult_fpga_latency
Throughput,0.2902161181388556,catapult,FF,58,catapult_fpga_latency
Throughput,0.2902161181388556,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2902161181388556,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35664279299810336,catapult,CLB,104,catapult_fpga_latency
Throughput,0.35664279299810336,catapult,LUT,439,catapult_fpga_latency
Throughput,0.35664279299810336,catapult,FF,64,catapult_fpga_latency
Throughput,0.35664279299810336,catapult,DSP,1,catapult_fpga_latency
Throughput,0.35664279299810336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3197529972047193,catapult,CLB,40,catapult_fpga_latency
Throughput,0.3197529972047193,catapult,LUT,158,catapult_fpga_latency
Throughput,0.3197529972047193,catapult,FF,35,catapult_fpga_latency
Throughput,0.3197529972047193,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3197529972047193,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27386193250672675,catapult,CLB,62,catapult_fpga_latency
Throughput,0.27386193250672675,catapult,LUT,253,catapult_fpga_latency
Throughput,0.27386193250672675,catapult,FF,35,catapult_fpga_latency
Throughput,0.27386193250672675,catapult,DSP,1,catapult_fpga_latency
Throughput,0.27386193250672675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.34035242131817817,catapult,CLB,148,catapult_fpga_latency
Throughput,0.34035242131817817,catapult,LUT,416,catapult_fpga_latency
Throughput,0.34035242131817817,catapult,FF,39,catapult_fpga_latency
Throughput,0.34035242131817817,catapult,DSP,1,catapult_fpga_latency
Throughput,0.34035242131817817,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25333323200004054,catapult,CLB,38,catapult_fpga_latency
Throughput,0.25333323200004054,catapult,LUT,150,catapult_fpga_latency
Throughput,0.25333323200004054,catapult,FF,56,catapult_fpga_latency
Throughput,0.25333323200004054,catapult,DSP,1,catapult_fpga_latency
Throughput,0.25333323200004054,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25853207555755026,catapult,CLB,63,catapult_fpga_latency
Throughput,0.25853207555755026,catapult,LUT,222,catapult_fpga_latency
Throughput,0.25853207555755026,catapult,FF,59,catapult_fpga_latency
Throughput,0.25853207555755026,catapult,DSP,1,catapult_fpga_latency
Throughput,0.25853207555755026,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29297581689714586,catapult,CLB,98,catapult_fpga_latency
Throughput,0.29297581689714586,catapult,LUT,348,catapult_fpga_latency
Throughput,0.29297581689714586,catapult,FF,63,catapult_fpga_latency
Throughput,0.29297581689714586,catapult,DSP,1,catapult_fpga_latency
Throughput,0.29297581689714586,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26786448521401435,catapult,CLB,41,catapult_fpga_latency
Throughput,0.26786448521401435,catapult,LUT,166,catapult_fpga_latency
Throughput,0.26786448521401435,catapult,FF,35,catapult_fpga_latency
Throughput,0.26786448521401435,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26786448521401435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28228301469226635,catapult,CLB,59,catapult_fpga_latency
Throughput,0.28228301469226635,catapult,LUT,220,catapult_fpga_latency
Throughput,0.28228301469226635,catapult,FF,35,catapult_fpga_latency
Throughput,0.28228301469226635,catapult,DSP,1,catapult_fpga_latency
Throughput,0.28228301469226635,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3207819895027302,catapult,CLB,147,catapult_fpga_latency
Throughput,0.3207819895027302,catapult,LUT,431,catapult_fpga_latency
Throughput,0.3207819895027302,catapult,FF,38,catapult_fpga_latency
Throughput,0.3207819895027302,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3207819895027302,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0646929452860709,catapult,CLB,33,catapult_fpga_latency
Throughput,0.0646929452860709,catapult,LUT,138,catapult_fpga_latency
Throughput,0.0646929452860709,catapult,FF,50,catapult_fpga_latency
Throughput,0.0646929452860709,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0646929452860709,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11525008750362893,catapult,CLB,59,catapult_fpga_latency
Throughput,0.11525008750362893,catapult,LUT,181,catapult_fpga_latency
Throughput,0.11525008750362893,catapult,FF,52,catapult_fpga_latency
Throughput,0.11525008750362893,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11525008750362893,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1254096191686095,catapult,CLB,112,catapult_fpga_latency
Throughput,0.1254096191686095,catapult,LUT,439,catapult_fpga_latency
Throughput,0.1254096191686095,catapult,FF,66,catapult_fpga_latency
Throughput,0.1254096191686095,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1254096191686095,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05232623881977959,catapult,CLB,35,catapult_fpga_latency
Throughput,0.05232623881977959,catapult,LUT,127,catapult_fpga_latency
Throughput,0.05232623881977959,catapult,FF,44,catapult_fpga_latency
Throughput,0.05232623881977959,catapult,DSP,1,catapult_fpga_latency
Throughput,0.05232623881977959,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04755314122973849,catapult,CLB,42,catapult_fpga_latency
Throughput,0.04755314122973849,catapult,LUT,198,catapult_fpga_latency
Throughput,0.04755314122973849,catapult,FF,46,catapult_fpga_latency
Throughput,0.04755314122973849,catapult,DSP,1,catapult_fpga_latency
Throughput,0.04755314122973849,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03724707467062598,catapult,CLB,105,catapult_fpga_latency
Throughput,0.03724707467062598,catapult,LUT,316,catapult_fpga_latency
Throughput,0.03724707467062598,catapult,FF,52,catapult_fpga_latency
Throughput,0.03724707467062598,catapult,DSP,1,catapult_fpga_latency
Throughput,0.03724707467062598,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05765257841356016,catapult,CLB,30,catapult_fpga_latency
Throughput,0.05765257841356016,catapult,LUT,126,catapult_fpga_latency
Throughput,0.05765257841356016,catapult,FF,47,catapult_fpga_latency
Throughput,0.05765257841356016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.05765257841356016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1331640551863804,catapult,CLB,50,catapult_fpga_latency
Throughput,0.1331640551863804,catapult,LUT,196,catapult_fpga_latency
Throughput,0.1331640551863804,catapult,FF,49,catapult_fpga_latency
Throughput,0.1331640551863804,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1331640551863804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08755434279171224,catapult,CLB,104,catapult_fpga_latency
Throughput,0.08755434279171224,catapult,LUT,300,catapult_fpga_latency
Throughput,0.08755434279171224,catapult,FF,56,catapult_fpga_latency
Throughput,0.08755434279171224,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08755434279171224,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05966815317936682,catapult,CLB,30,catapult_fpga_latency
Throughput,0.05966815317936682,catapult,LUT,124,catapult_fpga_latency
Throughput,0.05966815317936682,catapult,FF,48,catapult_fpga_latency
Throughput,0.05966815317936682,catapult,DSP,1,catapult_fpga_latency
Throughput,0.05966815317936682,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14225708216214264,catapult,CLB,44,catapult_fpga_latency
Throughput,0.14225708216214264,catapult,LUT,196,catapult_fpga_latency
Throughput,0.14225708216214264,catapult,FF,50,catapult_fpga_latency
Throughput,0.14225708216214264,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14225708216214264,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08744320017628548,catapult,CLB,104,catapult_fpga_latency
Throughput,0.08744320017628548,catapult,LUT,300,catapult_fpga_latency
Throughput,0.08744320017628548,catapult,FF,57,catapult_fpga_latency
Throughput,0.08744320017628548,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08744320017628548,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05979427182834739,catapult,CLB,32,catapult_fpga_latency
Throughput,0.05979427182834739,catapult,LUT,123,catapult_fpga_latency
Throughput,0.05979427182834739,catapult,FF,49,catapult_fpga_latency
Throughput,0.05979427182834739,catapult,DSP,1,catapult_fpga_latency
Throughput,0.05979427182834739,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1293929722794966,catapult,CLB,52,catapult_fpga_latency
Throughput,0.1293929722794966,catapult,LUT,197,catapult_fpga_latency
Throughput,0.1293929722794966,catapult,FF,51,catapult_fpga_latency
Throughput,0.1293929722794966,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1293929722794966,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0911535232249606,catapult,CLB,112,catapult_fpga_latency
Throughput,0.0911535232249606,catapult,LUT,301,catapult_fpga_latency
Throughput,0.0911535232249606,catapult,FF,58,catapult_fpga_latency
Throughput,0.0911535232249606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0911535232249606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10604732764976214,catapult,CLB,39,catapult_fpga_latency
Throughput,0.10604732764976214,catapult,LUT,136,catapult_fpga_latency
Throughput,0.10604732764976214,catapult,FF,59,catapult_fpga_latency
Throughput,0.10604732764976214,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10604732764976214,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11475709709529132,catapult,CLB,57,catapult_fpga_latency
Throughput,0.11475709709529132,catapult,LUT,186,catapult_fpga_latency
Throughput,0.11475709709529132,catapult,FF,61,catapult_fpga_latency
Throughput,0.11475709709529132,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11475709709529132,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14360575968236702,catapult,CLB,97,catapult_fpga_latency
Throughput,0.14360575968236702,catapult,LUT,287,catapult_fpga_latency
Throughput,0.14360575968236702,catapult,FF,68,catapult_fpga_latency
Throughput,0.14360575968236702,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14360575968236702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,CLB,30,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,LUT,141,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,FF,50,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11591398116189161,catapult,CLB,57,catapult_fpga_latency
Throughput,0.11591398116189161,catapult,LUT,185,catapult_fpga_latency
Throughput,0.11591398116189161,catapult,FF,52,catapult_fpga_latency
Throughput,0.11591398116189161,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11591398116189161,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09765210169294566,catapult,CLB,95,catapult_fpga_latency
Throughput,0.09765210169294566,catapult,LUT,304,catapult_fpga_latency
Throughput,0.09765210169294566,catapult,FF,59,catapult_fpga_latency
Throughput,0.09765210169294566,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09765210169294566,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,CLB,28,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,LUT,135,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,FF,53,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12466072026720278,catapult,CLB,54,catapult_fpga_latency
Throughput,0.12466072026720278,catapult,LUT,199,catapult_fpga_latency
Throughput,0.12466072026720278,catapult,FF,55,catapult_fpga_latency
Throughput,0.12466072026720278,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12466072026720278,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11313539240501747,catapult,CLB,101,catapult_fpga_latency
Throughput,0.11313539240501747,catapult,LUT,317,catapult_fpga_latency
Throughput,0.11313539240501747,catapult,FF,62,catapult_fpga_latency
Throughput,0.11313539240501747,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11313539240501747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1248597824642926,catapult,CLB,34,catapult_fpga_latency
Throughput,0.1248597824642926,catapult,LUT,130,catapult_fpga_latency
Throughput,0.1248597824642926,catapult,FF,54,catapult_fpga_latency
Throughput,0.1248597824642926,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1248597824642926,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08336802137756152,catapult,CLB,60,catapult_fpga_latency
Throughput,0.08336802137756152,catapult,LUT,199,catapult_fpga_latency
Throughput,0.08336802137756152,catapult,FF,56,catapult_fpga_latency
Throughput,0.08336802137756152,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08336802137756152,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,CLB,93,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,LUT,317,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,FF,63,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15842706010231536,catapult,CLB,31,catapult_fpga_latency
Throughput,0.15842706010231536,catapult,LUT,129,catapult_fpga_latency
Throughput,0.15842706010231536,catapult,FF,55,catapult_fpga_latency
Throughput,0.15842706010231536,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15842706010231536,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1100554470347706,catapult,CLB,61,catapult_fpga_latency
Throughput,0.1100554470347706,catapult,LUT,201,catapult_fpga_latency
Throughput,0.1100554470347706,catapult,FF,57,catapult_fpga_latency
Throughput,0.1100554470347706,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1100554470347706,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,CLB,89,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,LUT,318,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,FF,64,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13172554403308315,catapult,CLB,33,catapult_fpga_latency
Throughput,0.13172554403308315,catapult,LUT,137,catapult_fpga_latency
Throughput,0.13172554403308315,catapult,FF,59,catapult_fpga_latency
Throughput,0.13172554403308315,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13172554403308315,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15095554102692338,catapult,CLB,64,catapult_fpga_latency
Throughput,0.15095554102692338,catapult,LUT,187,catapult_fpga_latency
Throughput,0.15095554102692338,catapult,FF,61,catapult_fpga_latency
Throughput,0.15095554102692338,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15095554102692338,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1539521913785849,catapult,CLB,89,catapult_fpga_latency
Throughput,0.1539521913785849,catapult,LUT,303,catapult_fpga_latency
Throughput,0.1539521913785849,catapult,FF,68,catapult_fpga_latency
Throughput,0.1539521913785849,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1539521913785849,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12525917689439162,catapult,CLB,27,catapult_fpga_latency
Throughput,0.12525917689439162,catapult,LUT,139,catapult_fpga_latency
Throughput,0.12525917689439162,catapult,FF,50,catapult_fpga_latency
Throughput,0.12525917689439162,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12525917689439162,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11239443072108446,catapult,CLB,53,catapult_fpga_latency
Throughput,0.11239443072108446,catapult,LUT,189,catapult_fpga_latency
Throughput,0.11239443072108446,catapult,FF,52,catapult_fpga_latency
Throughput,0.11239443072108446,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11239443072108446,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1022789279327332,catapult,CLB,103,catapult_fpga_latency
Throughput,0.1022789279327332,catapult,LUT,292,catapult_fpga_latency
Throughput,0.1022789279327332,catapult,FF,59,catapult_fpga_latency
Throughput,0.1022789279327332,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1022789279327332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12784249804241174,catapult,CLB,37,catapult_fpga_latency
Throughput,0.12784249804241174,catapult,LUT,134,catapult_fpga_latency
Throughput,0.12784249804241174,catapult,FF,53,catapult_fpga_latency
Throughput,0.12784249804241174,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12784249804241174,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09834037827413226,catapult,CLB,53,catapult_fpga_latency
Throughput,0.09834037827413226,catapult,LUT,200,catapult_fpga_latency
Throughput,0.09834037827413226,catapult,FF,55,catapult_fpga_latency
Throughput,0.09834037827413226,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09834037827413226,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12175474892222697,catapult,CLB,105,catapult_fpga_latency
Throughput,0.12175474892222697,catapult,LUT,305,catapult_fpga_latency
Throughput,0.12175474892222697,catapult,FF,62,catapult_fpga_latency
Throughput,0.12175474892222697,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12175474892222697,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1419512908340632,catapult,CLB,33,catapult_fpga_latency
Throughput,0.1419512908340632,catapult,LUT,133,catapult_fpga_latency
Throughput,0.1419512908340632,catapult,FF,54,catapult_fpga_latency
Throughput,0.1419512908340632,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1419512908340632,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1357401141492916,catapult,CLB,58,catapult_fpga_latency
Throughput,0.1357401141492916,catapult,LUT,200,catapult_fpga_latency
Throughput,0.1357401141492916,catapult,FF,56,catapult_fpga_latency
Throughput,0.1357401141492916,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1357401141492916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10774740474213569,catapult,CLB,92,catapult_fpga_latency
Throughput,0.10774740474213569,catapult,LUT,305,catapult_fpga_latency
Throughput,0.10774740474213569,catapult,FF,63,catapult_fpga_latency
Throughput,0.10774740474213569,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10774740474213569,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.145261616898342,catapult,CLB,34,catapult_fpga_latency
Throughput,0.145261616898342,catapult,LUT,132,catapult_fpga_latency
Throughput,0.145261616898342,catapult,FF,55,catapult_fpga_latency
Throughput,0.145261616898342,catapult,DSP,1,catapult_fpga_latency
Throughput,0.145261616898342,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14160637421268626,catapult,CLB,55,catapult_fpga_latency
Throughput,0.14160637421268626,catapult,LUT,201,catapult_fpga_latency
Throughput,0.14160637421268626,catapult,FF,57,catapult_fpga_latency
Throughput,0.14160637421268626,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14160637421268626,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13494107528065719,catapult,CLB,107,catapult_fpga_latency
Throughput,0.13494107528065719,catapult,LUT,306,catapult_fpga_latency
Throughput,0.13494107528065719,catapult,FF,64,catapult_fpga_latency
Throughput,0.13494107528065719,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13494107528065719,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13978180340052784,catapult,CLB,31,catapult_fpga_latency
Throughput,0.13978180340052784,catapult,LUT,137,catapult_fpga_latency
Throughput,0.13978180340052784,catapult,FF,60,catapult_fpga_latency
Throughput,0.13978180340052784,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13978180340052784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15657538321825043,catapult,CLB,62,catapult_fpga_latency
Throughput,0.15657538321825043,catapult,LUT,206,catapult_fpga_latency
Throughput,0.15657538321825043,catapult,FF,62,catapult_fpga_latency
Throughput,0.15657538321825043,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15657538321825043,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1418270730863273,catapult,CLB,96,catapult_fpga_latency
Throughput,0.1418270730863273,catapult,LUT,308,catapult_fpga_latency
Throughput,0.1418270730863273,catapult,FF,69,catapult_fpga_latency
Throughput,0.1418270730863273,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1418270730863273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09654953213062224,catapult,CLB,30,catapult_fpga_latency
Throughput,0.09654953213062224,catapult,LUT,140,catapult_fpga_latency
Throughput,0.09654953213062224,catapult,FF,51,catapult_fpga_latency
Throughput,0.09654953213062224,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09654953213062224,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10427349268756063,catapult,CLB,48,catapult_fpga_latency
Throughput,0.10427349268756063,catapult,LUT,190,catapult_fpga_latency
Throughput,0.10427349268756063,catapult,FF,53,catapult_fpga_latency
Throughput,0.10427349268756063,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10427349268756063,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11153414774080891,catapult,CLB,80,catapult_fpga_latency
Throughput,0.11153414774080891,catapult,LUT,293,catapult_fpga_latency
Throughput,0.11153414774080891,catapult,FF,60,catapult_fpga_latency
Throughput,0.11153414774080891,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11153414774080891,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14512667526977596,catapult,CLB,32,catapult_fpga_latency
Throughput,0.14512667526977596,catapult,LUT,142,catapult_fpga_latency
Throughput,0.14512667526977596,catapult,FF,54,catapult_fpga_latency
Throughput,0.14512667526977596,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14512667526977596,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12071455775316407,catapult,CLB,53,catapult_fpga_latency
Throughput,0.12071455775316407,catapult,LUT,201,catapult_fpga_latency
Throughput,0.12071455775316407,catapult,FF,56,catapult_fpga_latency
Throughput,0.12071455775316407,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12071455775316407,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12921252203719563,catapult,CLB,93,catapult_fpga_latency
Throughput,0.12921252203719563,catapult,LUT,303,catapult_fpga_latency
Throughput,0.12921252203719563,catapult,FF,63,catapult_fpga_latency
Throughput,0.12921252203719563,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12921252203719563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14112746449127148,catapult,CLB,36,catapult_fpga_latency
Throughput,0.14112746449127148,catapult,LUT,151,catapult_fpga_latency
Throughput,0.14112746449127148,catapult,FF,55,catapult_fpga_latency
Throughput,0.14112746449127148,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14112746449127148,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12857468151087081,catapult,CLB,57,catapult_fpga_latency
Throughput,0.12857468151087081,catapult,LUT,200,catapult_fpga_latency
Throughput,0.12857468151087081,catapult,FF,57,catapult_fpga_latency
Throughput,0.12857468151087081,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12857468151087081,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11591239572955551,catapult,CLB,98,catapult_fpga_latency
Throughput,0.11591239572955551,catapult,LUT,316,catapult_fpga_latency
Throughput,0.11591239572955551,catapult,FF,64,catapult_fpga_latency
Throughput,0.11591239572955551,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11591239572955551,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10328041313817742,catapult,CLB,29,catapult_fpga_latency
Throughput,0.10328041313817742,catapult,LUT,149,catapult_fpga_latency
Throughput,0.10328041313817742,catapult,FF,56,catapult_fpga_latency
Throughput,0.10328041313817742,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10328041313817742,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09894203263345697,catapult,CLB,58,catapult_fpga_latency
Throughput,0.09894203263345697,catapult,LUT,201,catapult_fpga_latency
Throughput,0.09894203263345697,catapult,FF,58,catapult_fpga_latency
Throughput,0.09894203263345697,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09894203263345697,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12613158955569895,catapult,CLB,95,catapult_fpga_latency
Throughput,0.12613158955569895,catapult,LUT,318,catapult_fpga_latency
Throughput,0.12613158955569895,catapult,FF,65,catapult_fpga_latency
Throughput,0.12613158955569895,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12613158955569895,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12050586917810538,catapult,CLB,31,catapult_fpga_latency
Throughput,0.12050586917810538,catapult,LUT,149,catapult_fpga_latency
Throughput,0.12050586917810538,catapult,FF,60,catapult_fpga_latency
Throughput,0.12050586917810538,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12050586917810538,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13054803018688213,catapult,CLB,51,catapult_fpga_latency
Throughput,0.13054803018688213,catapult,LUT,206,catapult_fpga_latency
Throughput,0.13054803018688213,catapult,FF,62,catapult_fpga_latency
Throughput,0.13054803018688213,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13054803018688213,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10264134148948803,catapult,CLB,103,catapult_fpga_latency
Throughput,0.10264134148948803,catapult,LUT,312,catapult_fpga_latency
Throughput,0.10264134148948803,catapult,FF,69,catapult_fpga_latency
Throughput,0.10264134148948803,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10264134148948803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11186455618520386,catapult,CLB,27,catapult_fpga_latency
Throughput,0.11186455618520386,catapult,LUT,151,catapult_fpga_latency
Throughput,0.11186455618520386,catapult,FF,51,catapult_fpga_latency
Throughput,0.11186455618520386,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11186455618520386,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10227001595514519,catapult,CLB,49,catapult_fpga_latency
Throughput,0.10227001595514519,catapult,LUT,202,catapult_fpga_latency
Throughput,0.10227001595514519,catapult,FF,53,catapult_fpga_latency
Throughput,0.10227001595514519,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10227001595514519,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1136819397594854,catapult,CLB,103,catapult_fpga_latency
Throughput,0.1136819397594854,catapult,LUT,308,catapult_fpga_latency
Throughput,0.1136819397594854,catapult,FF,59,catapult_fpga_latency
Throughput,0.1136819397594854,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1136819397594854,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14182284907921516,catapult,CLB,40,catapult_fpga_latency
Throughput,0.14182284907921516,catapult,LUT,157,catapult_fpga_latency
Throughput,0.14182284907921516,catapult,FF,54,catapult_fpga_latency
Throughput,0.14182284907921516,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14182284907921516,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11504231141171412,catapult,CLB,54,catapult_fpga_latency
Throughput,0.11504231141171412,catapult,LUT,218,catapult_fpga_latency
Throughput,0.11504231141171412,catapult,FF,56,catapult_fpga_latency
Throughput,0.11504231141171412,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11504231141171412,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09914830613546574,catapult,CLB,97,catapult_fpga_latency
Throughput,0.09914830613546574,catapult,LUT,321,catapult_fpga_latency
Throughput,0.09914830613546574,catapult,FF,63,catapult_fpga_latency
Throughput,0.09914830613546574,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09914830613546574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13147229911525718,catapult,CLB,36,catapult_fpga_latency
Throughput,0.13147229911525718,catapult,LUT,149,catapult_fpga_latency
Throughput,0.13147229911525718,catapult,FF,55,catapult_fpga_latency
Throughput,0.13147229911525718,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13147229911525718,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11595980276629067,catapult,CLB,47,catapult_fpga_latency
Throughput,0.11595980276629067,catapult,LUT,209,catapult_fpga_latency
Throughput,0.11595980276629067,catapult,FF,57,catapult_fpga_latency
Throughput,0.11595980276629067,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11595980276629067,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10275526952142042,catapult,CLB,96,catapult_fpga_latency
Throughput,0.10275526952142042,catapult,LUT,313,catapult_fpga_latency
Throughput,0.10275526952142042,catapult,FF,63,catapult_fpga_latency
Throughput,0.10275526952142042,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10275526952142042,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12592501366916023,catapult,CLB,33,catapult_fpga_latency
Throughput,0.12592501366916023,catapult,LUT,157,catapult_fpga_latency
Throughput,0.12592501366916023,catapult,FF,56,catapult_fpga_latency
Throughput,0.12592501366916023,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12592501366916023,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12556075432883257,catapult,CLB,64,catapult_fpga_latency
Throughput,0.12556075432883257,catapult,LUT,219,catapult_fpga_latency
Throughput,0.12556075432883257,catapult,FF,58,catapult_fpga_latency
Throughput,0.12556075432883257,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12556075432883257,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12139714517617518,catapult,CLB,104,catapult_fpga_latency
Throughput,0.12139714517617518,catapult,LUT,334,catapult_fpga_latency
Throughput,0.12139714517617518,catapult,FF,64,catapult_fpga_latency
Throughput,0.12139714517617518,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12139714517617518,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1026899635964079,catapult,CLB,31,catapult_fpga_latency
Throughput,0.1026899635964079,catapult,LUT,134,catapult_fpga_latency
Throughput,0.1026899635964079,catapult,FF,53,catapult_fpga_latency
Throughput,0.1026899635964079,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1026899635964079,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26861942241989034,catapult,CLB,59,catapult_fpga_latency
Throughput,0.26861942241989034,catapult,LUT,180,catapult_fpga_latency
Throughput,0.26861942241989034,catapult,FF,55,catapult_fpga_latency
Throughput,0.26861942241989034,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26861942241989034,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1947153096664663,catapult,CLB,98,catapult_fpga_latency
Throughput,0.1947153096664663,catapult,LUT,285,catapult_fpga_latency
Throughput,0.1947153096664663,catapult,FF,64,catapult_fpga_latency
Throughput,0.1947153096664663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1947153096664663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08778570736318422,catapult,CLB,27,catapult_fpga_latency
Throughput,0.08778570736318422,catapult,LUT,136,catapult_fpga_latency
Throughput,0.08778570736318422,catapult,FF,44,catapult_fpga_latency
Throughput,0.08778570736318422,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08778570736318422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06969868006033675,catapult,CLB,55,catapult_fpga_latency
Throughput,0.06969868006033675,catapult,LUT,199,catapult_fpga_latency
Throughput,0.06969868006033675,catapult,FF,46,catapult_fpga_latency
Throughput,0.06969868006033675,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06969868006033675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.053553944164979134,catapult,CLB,105,catapult_fpga_latency
Throughput,0.053553944164979134,catapult,LUT,327,catapult_fpga_latency
Throughput,0.053553944164979134,catapult,FF,54,catapult_fpga_latency
Throughput,0.053553944164979134,catapult,DSP,1,catapult_fpga_latency
Throughput,0.053553944164979134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08458949437391043,catapult,CLB,29,catapult_fpga_latency
Throughput,0.08458949437391043,catapult,LUT,136,catapult_fpga_latency
Throughput,0.08458949437391043,catapult,FF,47,catapult_fpga_latency
Throughput,0.08458949437391043,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08458949437391043,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18816254383716866,catapult,CLB,46,catapult_fpga_latency
Throughput,0.18816254383716866,catapult,LUT,195,catapult_fpga_latency
Throughput,0.18816254383716866,catapult,FF,49,catapult_fpga_latency
Throughput,0.18816254383716866,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18816254383716866,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16019987818401263,catapult,CLB,94,catapult_fpga_latency
Throughput,0.16019987818401263,catapult,LUT,316,catapult_fpga_latency
Throughput,0.16019987818401263,catapult,FF,59,catapult_fpga_latency
Throughput,0.16019987818401263,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16019987818401263,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10411218129179063,catapult,CLB,36,catapult_fpga_latency
Throughput,0.10411218129179063,catapult,LUT,145,catapult_fpga_latency
Throughput,0.10411218129179063,catapult,FF,48,catapult_fpga_latency
Throughput,0.10411218129179063,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10411218129179063,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.229938709836893,catapult,CLB,52,catapult_fpga_latency
Throughput,0.229938709836893,catapult,LUT,195,catapult_fpga_latency
Throughput,0.229938709836893,catapult,FF,50,catapult_fpga_latency
Throughput,0.229938709836893,catapult,DSP,1,catapult_fpga_latency
Throughput,0.229938709836893,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19698987649325714,catapult,CLB,94,catapult_fpga_latency
Throughput,0.19698987649325714,catapult,LUT,316,catapult_fpga_latency
Throughput,0.19698987649325714,catapult,FF,60,catapult_fpga_latency
Throughput,0.19698987649325714,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19698987649325714,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,CLB,32,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,LUT,165,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,FF,59,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20744581100524923,catapult,CLB,75,catapult_fpga_latency
Throughput,0.20744581100524923,catapult,LUT,259,catapult_fpga_latency
Throughput,0.20744581100524923,catapult,FF,61,catapult_fpga_latency
Throughput,0.20744581100524923,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20744581100524923,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14288588333196162,catapult,CLB,156,catapult_fpga_latency
Throughput,0.14288588333196162,catapult,LUT,355,catapult_fpga_latency
Throughput,0.14288588333196162,catapult,FF,65,catapult_fpga_latency
Throughput,0.14288588333196162,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14288588333196162,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,CLB,33,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,LUT,169,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,FF,51,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11960442034016694,catapult,CLB,73,catapult_fpga_latency
Throughput,0.11960442034016694,catapult,LUT,260,catapult_fpga_latency
Throughput,0.11960442034016694,catapult,FF,53,catapult_fpga_latency
Throughput,0.11960442034016694,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11960442034016694,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14932195141690852,catapult,CLB,122,catapult_fpga_latency
Throughput,0.14932195141690852,catapult,LUT,403,catapult_fpga_latency
Throughput,0.14932195141690852,catapult,FF,59,catapult_fpga_latency
Throughput,0.14932195141690852,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14932195141690852,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15311874557773925,catapult,CLB,35,catapult_fpga_latency
Throughput,0.15311874557773925,catapult,LUT,158,catapult_fpga_latency
Throughput,0.15311874557773925,catapult,FF,54,catapult_fpga_latency
Throughput,0.15311874557773925,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15311874557773925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17323564690694682,catapult,CLB,64,catapult_fpga_latency
Throughput,0.17323564690694682,catapult,LUT,272,catapult_fpga_latency
Throughput,0.17323564690694682,catapult,FF,56,catapult_fpga_latency
Throughput,0.17323564690694682,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17323564690694682,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15152872022328062,catapult,CLB,110,catapult_fpga_latency
Throughput,0.15152872022328062,catapult,LUT,429,catapult_fpga_latency
Throughput,0.15152872022328062,catapult,FF,62,catapult_fpga_latency
Throughput,0.15152872022328062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15152872022328062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12904619505358192,catapult,CLB,36,catapult_fpga_latency
Throughput,0.12904619505358192,catapult,LUT,157,catapult_fpga_latency
Throughput,0.12904619505358192,catapult,FF,55,catapult_fpga_latency
Throughput,0.12904619505358192,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12904619505358192,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14041608938101918,catapult,CLB,59,catapult_fpga_latency
Throughput,0.14041608938101918,catapult,LUT,271,catapult_fpga_latency
Throughput,0.14041608938101918,catapult,FF,57,catapult_fpga_latency
Throughput,0.14041608938101918,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14041608938101918,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17481258342930545,catapult,CLB,119,catapult_fpga_latency
Throughput,0.17481258342930545,catapult,LUT,429,catapult_fpga_latency
Throughput,0.17481258342930545,catapult,FF,63,catapult_fpga_latency
Throughput,0.17481258342930545,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17481258342930545,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17686321416702644,catapult,CLB,36,catapult_fpga_latency
Throughput,0.17686321416702644,catapult,LUT,167,catapult_fpga_latency
Throughput,0.17686321416702644,catapult,FF,59,catapult_fpga_latency
Throughput,0.17686321416702644,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17686321416702644,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18106275508347264,catapult,CLB,103,catapult_fpga_latency
Throughput,0.18106275508347264,catapult,LUT,260,catapult_fpga_latency
Throughput,0.18106275508347264,catapult,FF,61,catapult_fpga_latency
Throughput,0.18106275508347264,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18106275508347264,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22779152246514162,catapult,CLB,116,catapult_fpga_latency
Throughput,0.22779152246514162,catapult,LUT,376,catapult_fpga_latency
Throughput,0.22779152246514162,catapult,FF,65,catapult_fpga_latency
Throughput,0.22779152246514162,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22779152246514162,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14768474623330055,catapult,CLB,39,catapult_fpga_latency
Throughput,0.14768474623330055,catapult,LUT,168,catapult_fpga_latency
Throughput,0.14768474623330055,catapult,FF,51,catapult_fpga_latency
Throughput,0.14768474623330055,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14768474623330055,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17732304268608945,catapult,CLB,73,catapult_fpga_latency
Throughput,0.17732304268608945,catapult,LUT,262,catapult_fpga_latency
Throughput,0.17732304268608945,catapult,FF,53,catapult_fpga_latency
Throughput,0.17732304268608945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17732304268608945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1283816529779729,catapult,CLB,123,catapult_fpga_latency
Throughput,0.1283816529779729,catapult,LUT,404,catapult_fpga_latency
Throughput,0.1283816529779729,catapult,FF,59,catapult_fpga_latency
Throughput,0.1283816529779729,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1283816529779729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10890963593251261,catapult,CLB,38,catapult_fpga_latency
Throughput,0.10890963593251261,catapult,LUT,164,catapult_fpga_latency
Throughput,0.10890963593251261,catapult,FF,54,catapult_fpga_latency
Throughput,0.10890963593251261,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10890963593251261,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14050601555429693,catapult,CLB,66,catapult_fpga_latency
Throughput,0.14050601555429693,catapult,LUT,272,catapult_fpga_latency
Throughput,0.14050601555429693,catapult,FF,56,catapult_fpga_latency
Throughput,0.14050601555429693,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14050601555429693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1595542182784674,catapult,CLB,107,catapult_fpga_latency
Throughput,0.1595542182784674,catapult,LUT,404,catapult_fpga_latency
Throughput,0.1595542182784674,catapult,FF,60,catapult_fpga_latency
Throughput,0.1595542182784674,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1595542182784674,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1448987454811515,catapult,CLB,34,catapult_fpga_latency
Throughput,0.1448987454811515,catapult,LUT,163,catapult_fpga_latency
Throughput,0.1448987454811515,catapult,FF,55,catapult_fpga_latency
Throughput,0.1448987454811515,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1448987454811515,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.183212764066847,catapult,CLB,67,catapult_fpga_latency
Throughput,0.183212764066847,catapult,LUT,272,catapult_fpga_latency
Throughput,0.183212764066847,catapult,FF,57,catapult_fpga_latency
Throughput,0.183212764066847,catapult,DSP,1,catapult_fpga_latency
Throughput,0.183212764066847,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14803735041565927,catapult,CLB,114,catapult_fpga_latency
Throughput,0.14803735041565927,catapult,LUT,404,catapult_fpga_latency
Throughput,0.14803735041565927,catapult,FF,61,catapult_fpga_latency
Throughput,0.14803735041565927,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14803735041565927,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18053774249829574,catapult,CLB,38,catapult_fpga_latency
Throughput,0.18053774249829574,catapult,LUT,165,catapult_fpga_latency
Throughput,0.18053774249829574,catapult,FF,60,catapult_fpga_latency
Throughput,0.18053774249829574,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18053774249829574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17963122069653442,catapult,CLB,66,catapult_fpga_latency
Throughput,0.17963122069653442,catapult,LUT,274,catapult_fpga_latency
Throughput,0.17963122069653442,catapult,FF,62,catapult_fpga_latency
Throughput,0.17963122069653442,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17963122069653442,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22966183672513243,catapult,CLB,150,catapult_fpga_latency
Throughput,0.22966183672513243,catapult,LUT,393,catapult_fpga_latency
Throughput,0.22966183672513243,catapult,FF,66,catapult_fpga_latency
Throughput,0.22966183672513243,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22966183672513243,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18416484374165504,catapult,CLB,40,catapult_fpga_latency
Throughput,0.18416484374165504,catapult,LUT,177,catapult_fpga_latency
Throughput,0.18416484374165504,catapult,FF,39,catapult_fpga_latency
Throughput,0.18416484374165504,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18416484374165504,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20316956714926887,catapult,CLB,67,catapult_fpga_latency
Throughput,0.20316956714926887,catapult,LUT,250,catapult_fpga_latency
Throughput,0.20316956714926887,catapult,FF,41,catapult_fpga_latency
Throughput,0.20316956714926887,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20316956714926887,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12257637396776902,catapult,CLB,138,catapult_fpga_latency
Throughput,0.12257637396776902,catapult,LUT,335,catapult_fpga_latency
Throughput,0.12257637396776902,catapult,FF,45,catapult_fpga_latency
Throughput,0.12257637396776902,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12257637396776902,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13874528751630952,catapult,CLB,45,catapult_fpga_latency
Throughput,0.13874528751630952,catapult,LUT,183,catapult_fpga_latency
Throughput,0.13874528751630952,catapult,FF,42,catapult_fpga_latency
Throughput,0.13874528751630952,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13874528751630952,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15871695751020073,catapult,CLB,83,catapult_fpga_latency
Throughput,0.15871695751020073,catapult,LUT,270,catapult_fpga_latency
Throughput,0.15871695751020073,catapult,FF,44,catapult_fpga_latency
Throughput,0.15871695751020073,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15871695751020073,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1418934833998814,catapult,CLB,111,catapult_fpga_latency
Throughput,0.1418934833998814,catapult,LUT,327,catapult_fpga_latency
Throughput,0.1418934833998814,catapult,FF,48,catapult_fpga_latency
Throughput,0.1418934833998814,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1418934833998814,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19231974927658926,catapult,CLB,39,catapult_fpga_latency
Throughput,0.19231974927658926,catapult,LUT,187,catapult_fpga_latency
Throughput,0.19231974927658926,catapult,FF,43,catapult_fpga_latency
Throughput,0.19231974927658926,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19231974927658926,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13244927854877975,catapult,CLB,67,catapult_fpga_latency
Throughput,0.13244927854877975,catapult,LUT,216,catapult_fpga_latency
Throughput,0.13244927854877975,catapult,FF,45,catapult_fpga_latency
Throughput,0.13244927854877975,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13244927854877975,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09791355036393977,catapult,CLB,121,catapult_fpga_latency
Throughput,0.09791355036393977,catapult,LUT,347,catapult_fpga_latency
Throughput,0.09791355036393977,catapult,FF,49,catapult_fpga_latency
Throughput,0.09791355036393977,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09791355036393977,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17697085360829412,catapult,CLB,39,catapult_fpga_latency
Throughput,0.17697085360829412,catapult,LUT,174,catapult_fpga_latency
Throughput,0.17697085360829412,catapult,FF,60,catapult_fpga_latency
Throughput,0.17697085360829412,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17697085360829412,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17231542476355308,catapult,CLB,68,catapult_fpga_latency
Throughput,0.17231542476355308,catapult,LUT,278,catapult_fpga_latency
Throughput,0.17231542476355308,catapult,FF,62,catapult_fpga_latency
Throughput,0.17231542476355308,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17231542476355308,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.185883038302873,catapult,CLB,94,catapult_fpga_latency
Throughput,0.185883038302873,catapult,LUT,377,catapult_fpga_latency
Throughput,0.185883038302873,catapult,FF,66,catapult_fpga_latency
Throughput,0.185883038302873,catapult,DSP,1,catapult_fpga_latency
Throughput,0.185883038302873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1926660140426551,catapult,CLB,71,catapult_fpga_latency
Throughput,0.1926660140426551,catapult,LUT,263,catapult_fpga_latency
Throughput,0.1926660140426551,catapult,FF,41,catapult_fpga_latency
Throughput,0.1926660140426551,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1926660140426551,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15969922886033358,catapult,CLB,119,catapult_fpga_latency
Throughput,0.15969922886033358,catapult,LUT,347,catapult_fpga_latency
Throughput,0.15969922886033358,catapult,FF,45,catapult_fpga_latency
Throughput,0.15969922886033358,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15969922886033358,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18293103445121878,catapult,CLB,40,catapult_fpga_latency
Throughput,0.18293103445121878,catapult,LUT,199,catapult_fpga_latency
Throughput,0.18293103445121878,catapult,FF,42,catapult_fpga_latency
Throughput,0.18293103445121878,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18293103445121878,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11516809935782268,catapult,CLB,59,catapult_fpga_latency
Throughput,0.11516809935782268,catapult,LUT,223,catapult_fpga_latency
Throughput,0.11516809935782268,catapult,FF,44,catapult_fpga_latency
Throughput,0.11516809935782268,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11516809935782268,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1614732300798146,catapult,CLB,105,catapult_fpga_latency
Throughput,0.1614732300798146,catapult,LUT,354,catapult_fpga_latency
Throughput,0.1614732300798146,catapult,FF,48,catapult_fpga_latency
Throughput,0.1614732300798146,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1614732300798146,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1915901136435918,catapult,CLB,42,catapult_fpga_latency
Throughput,0.1915901136435918,catapult,LUT,186,catapult_fpga_latency
Throughput,0.1915901136435918,catapult,FF,43,catapult_fpga_latency
Throughput,0.1915901136435918,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1915901136435918,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18682813101061127,catapult,CLB,57,catapult_fpga_latency
Throughput,0.18682813101061127,catapult,LUT,222,catapult_fpga_latency
Throughput,0.18682813101061127,catapult,FF,45,catapult_fpga_latency
Throughput,0.18682813101061127,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18682813101061127,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11528710466466613,catapult,CLB,130,catapult_fpga_latency
Throughput,0.11528710466466613,catapult,LUT,359,catapult_fpga_latency
Throughput,0.11528710466466613,catapult,FF,49,catapult_fpga_latency
Throughput,0.11528710466466613,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11528710466466613,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11705165149930875,catapult,CLB,38,catapult_fpga_latency
Throughput,0.11705165149930875,catapult,LUT,151,catapult_fpga_latency
Throughput,0.11705165149930875,catapult,FF,53,catapult_fpga_latency
Throughput,0.11705165149930875,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11705165149930875,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24856453978275458,catapult,CLB,62,catapult_fpga_latency
Throughput,0.24856453978275458,catapult,LUT,251,catapult_fpga_latency
Throughput,0.24856453978275458,catapult,FF,55,catapult_fpga_latency
Throughput,0.24856453978275458,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24856453978275458,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24846485986333436,catapult,CLB,113,catapult_fpga_latency
Throughput,0.24846485986333436,catapult,LUT,409,catapult_fpga_latency
Throughput,0.24846485986333436,catapult,FF,62,catapult_fpga_latency
Throughput,0.24846485986333436,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24846485986333436,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12966685602349876,catapult,CLB,35,catapult_fpga_latency
Throughput,0.12966685602349876,catapult,LUT,153,catapult_fpga_latency
Throughput,0.12966685602349876,catapult,FF,45,catapult_fpga_latency
Throughput,0.12966685602349876,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12966685602349876,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09349406583814718,catapult,CLB,68,catapult_fpga_latency
Throughput,0.09349406583814718,catapult,LUT,270,catapult_fpga_latency
Throughput,0.09349406583814718,catapult,FF,47,catapult_fpga_latency
Throughput,0.09349406583814718,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09349406583814718,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0784975506016798,catapult,CLB,104,catapult_fpga_latency
Throughput,0.0784975506016798,catapult,LUT,377,catapult_fpga_latency
Throughput,0.0784975506016798,catapult,FF,51,catapult_fpga_latency
Throughput,0.0784975506016798,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0784975506016798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10986720680315325,catapult,CLB,37,catapult_fpga_latency
Throughput,0.10986720680315325,catapult,LUT,152,catapult_fpga_latency
Throughput,0.10986720680315325,catapult,FF,48,catapult_fpga_latency
Throughput,0.10986720680315325,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10986720680315325,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27504898622444657,catapult,CLB,72,catapult_fpga_latency
Throughput,0.27504898622444657,catapult,LUT,267,catapult_fpga_latency
Throughput,0.27504898622444657,catapult,FF,50,catapult_fpga_latency
Throughput,0.27504898622444657,catapult,DSP,1,catapult_fpga_latency
Throughput,0.27504898622444657,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23131062217699844,catapult,CLB,173,catapult_fpga_latency
Throughput,0.23131062217699844,catapult,LUT,371,catapult_fpga_latency
Throughput,0.23131062217699844,catapult,FF,54,catapult_fpga_latency
Throughput,0.23131062217699844,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23131062217699844,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28817887377967055,catapult,CLB,39,catapult_fpga_latency
Throughput,0.28817887377967055,catapult,LUT,144,catapult_fpga_latency
Throughput,0.28817887377967055,catapult,FF,47,catapult_fpga_latency
Throughput,0.28817887377967055,catapult,DSP,1,catapult_fpga_latency
Throughput,0.28817887377967055,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30535609864834123,catapult,CLB,80,catapult_fpga_latency
Throughput,0.30535609864834123,catapult,LUT,222,catapult_fpga_latency
Throughput,0.30535609864834123,catapult,FF,49,catapult_fpga_latency
Throughput,0.30535609864834123,catapult,DSP,1,catapult_fpga_latency
Throughput,0.30535609864834123,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27331253424947693,catapult,CLB,103,catapult_fpga_latency
Throughput,0.27331253424947693,catapult,LUT,413,catapult_fpga_latency
Throughput,0.27331253424947693,catapult,FF,60,catapult_fpga_latency
Throughput,0.27331253424947693,catapult,DSP,1,catapult_fpga_latency
Throughput,0.27331253424947693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18086656063063106,catapult,CLB,40,catapult_fpga_latency
Throughput,0.18086656063063106,catapult,LUT,183,catapult_fpga_latency
Throughput,0.18086656063063106,catapult,FF,38,catapult_fpga_latency
Throughput,0.18086656063063106,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18086656063063106,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2723759572653018,catapult,CLB,62,catapult_fpga_latency
Throughput,0.2723759572653018,catapult,LUT,207,catapult_fpga_latency
Throughput,0.2723759572653018,catapult,FF,40,catapult_fpga_latency
Throughput,0.2723759572653018,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2723759572653018,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14221219025829432,catapult,CLB,108,catapult_fpga_latency
Throughput,0.14221219025829432,catapult,LUT,333,catapult_fpga_latency
Throughput,0.14221219025829432,catapult,FF,44,catapult_fpga_latency
Throughput,0.14221219025829432,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14221219025829432,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24714143855099985,catapult,CLB,47,catapult_fpga_latency
Throughput,0.24714143855099985,catapult,LUT,168,catapult_fpga_latency
Throughput,0.24714143855099985,catapult,FF,41,catapult_fpga_latency
Throughput,0.24714143855099985,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24714143855099985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20613668923863415,catapult,CLB,61,catapult_fpga_latency
Throughput,0.20613668923863415,catapult,LUT,223,catapult_fpga_latency
Throughput,0.20613668923863415,catapult,FF,43,catapult_fpga_latency
Throughput,0.20613668923863415,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20613668923863415,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17150334688781452,catapult,CLB,123,catapult_fpga_latency
Throughput,0.17150334688781452,catapult,LUT,356,catapult_fpga_latency
Throughput,0.17150334688781452,catapult,FF,47,catapult_fpga_latency
Throughput,0.17150334688781452,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17150334688781452,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2530504600330838,catapult,CLB,35,catapult_fpga_latency
Throughput,0.2530504600330838,catapult,LUT,139,catapult_fpga_latency
Throughput,0.2530504600330838,catapult,FF,47,catapult_fpga_latency
Throughput,0.2530504600330838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2530504600330838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3710195171106781,catapult,CLB,73,catapult_fpga_latency
Throughput,0.3710195171106781,catapult,LUT,223,catapult_fpga_latency
Throughput,0.3710195171106781,catapult,FF,49,catapult_fpga_latency
Throughput,0.3710195171106781,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3710195171106781,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3345782991845992,catapult,CLB,100,catapult_fpga_latency
Throughput,0.3345782991845992,catapult,LUT,392,catapult_fpga_latency
Throughput,0.3345782991845992,catapult,FF,57,catapult_fpga_latency
Throughput,0.3345782991845992,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3345782991845992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22685201989038511,catapult,CLB,41,catapult_fpga_latency
Throughput,0.22685201989038511,catapult,LUT,181,catapult_fpga_latency
Throughput,0.22685201989038511,catapult,FF,38,catapult_fpga_latency
Throughput,0.22685201989038511,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22685201989038511,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2873231310635955,catapult,CLB,58,catapult_fpga_latency
Throughput,0.2873231310635955,catapult,LUT,206,catapult_fpga_latency
Throughput,0.2873231310635955,catapult,FF,40,catapult_fpga_latency
Throughput,0.2873231310635955,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2873231310635955,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1222181618632892,catapult,CLB,107,catapult_fpga_latency
Throughput,0.1222181618632892,catapult,LUT,336,catapult_fpga_latency
Throughput,0.1222181618632892,catapult,FF,44,catapult_fpga_latency
Throughput,0.1222181618632892,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1222181618632892,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2826255917473327,catapult,CLB,51,catapult_fpga_latency
Throughput,0.2826255917473327,catapult,LUT,170,catapult_fpga_latency
Throughput,0.2826255917473327,catapult,FF,41,catapult_fpga_latency
Throughput,0.2826255917473327,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2826255917473327,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23507480668035585,catapult,CLB,67,catapult_fpga_latency
Throughput,0.23507480668035585,catapult,LUT,222,catapult_fpga_latency
Throughput,0.23507480668035585,catapult,FF,43,catapult_fpga_latency
Throughput,0.23507480668035585,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23507480668035585,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12274890778021856,catapult,CLB,137,catapult_fpga_latency
Throughput,0.12274890778021856,catapult,LUT,356,catapult_fpga_latency
Throughput,0.12274890778021856,catapult,FF,47,catapult_fpga_latency
Throughput,0.12274890778021856,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12274890778021856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23811848299476857,catapult,CLB,39,catapult_fpga_latency
Throughput,0.23811848299476857,catapult,LUT,142,catapult_fpga_latency
Throughput,0.23811848299476857,catapult,FF,47,catapult_fpga_latency
Throughput,0.23811848299476857,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23811848299476857,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27042865375478015,catapult,CLB,68,catapult_fpga_latency
Throughput,0.27042865375478015,catapult,LUT,243,catapult_fpga_latency
Throughput,0.27042865375478015,catapult,FF,51,catapult_fpga_latency
Throughput,0.27042865375478015,catapult,DSP,1,catapult_fpga_latency
Throughput,0.27042865375478015,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2015027267348982,catapult,CLB,97,catapult_fpga_latency
Throughput,0.2015027267348982,catapult,LUT,413,catapult_fpga_latency
Throughput,0.2015027267348982,catapult,FF,62,catapult_fpga_latency
Throughput,0.2015027267348982,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2015027267348982,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22581646766590455,catapult,CLB,35,catapult_fpga_latency
Throughput,0.22581646766590455,catapult,LUT,146,catapult_fpga_latency
Throughput,0.22581646766590455,catapult,FF,55,catapult_fpga_latency
Throughput,0.22581646766590455,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22581646766590455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20414516762870075,catapult,CLB,62,catapult_fpga_latency
Throughput,0.20414516762870075,catapult,LUT,199,catapult_fpga_latency
Throughput,0.20414516762870075,catapult,FF,57,catapult_fpga_latency
Throughput,0.20414516762870075,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20414516762870075,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20657721184802944,catapult,CLB,94,catapult_fpga_latency
Throughput,0.20657721184802944,catapult,LUT,329,catapult_fpga_latency
Throughput,0.20657721184802944,catapult,FF,61,catapult_fpga_latency
Throughput,0.20657721184802944,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20657721184802944,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2407241753511925,catapult,CLB,33,catapult_fpga_latency
Throughput,0.2407241753511925,catapult,LUT,151,catapult_fpga_latency
Throughput,0.2407241753511925,catapult,FF,58,catapult_fpga_latency
Throughput,0.2407241753511925,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2407241753511925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2810912185978945,catapult,CLB,58,catapult_fpga_latency
Throughput,0.2810912185978945,catapult,LUT,210,catapult_fpga_latency
Throughput,0.2810912185978945,catapult,FF,60,catapult_fpga_latency
Throughput,0.2810912185978945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2810912185978945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2114677255842536,catapult,CLB,104,catapult_fpga_latency
Throughput,0.2114677255842536,catapult,LUT,334,catapult_fpga_latency
Throughput,0.2114677255842536,catapult,FF,64,catapult_fpga_latency
Throughput,0.2114677255842536,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2114677255842536,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2685648111344822,catapult,CLB,35,catapult_fpga_latency
Throughput,0.2685648111344822,catapult,LUT,166,catapult_fpga_latency
Throughput,0.2685648111344822,catapult,FF,47,catapult_fpga_latency
Throughput,0.2685648111344822,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2685648111344822,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29032674823880533,catapult,CLB,95,catapult_fpga_latency
Throughput,0.29032674823880533,catapult,LUT,299,catapult_fpga_latency
Throughput,0.29032674823880533,catapult,FF,49,catapult_fpga_latency
Throughput,0.29032674823880533,catapult,DSP,1,catapult_fpga_latency
Throughput,0.29032674823880533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19340018017160784,catapult,CLB,119,catapult_fpga_latency
Throughput,0.19340018017160784,catapult,LUT,420,catapult_fpga_latency
Throughput,0.19340018017160784,catapult,FF,63,catapult_fpga_latency
Throughput,0.19340018017160784,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19340018017160784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20503058953880623,catapult,CLB,49,catapult_fpga_latency
Throughput,0.20503058953880623,catapult,LUT,162,catapult_fpga_latency
Throughput,0.20503058953880623,catapult,FF,55,catapult_fpga_latency
Throughput,0.20503058953880623,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20503058953880623,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20569385267465773,catapult,CLB,56,catapult_fpga_latency
Throughput,0.20569385267465773,catapult,LUT,208,catapult_fpga_latency
Throughput,0.20569385267465773,catapult,FF,57,catapult_fpga_latency
Throughput,0.20569385267465773,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20569385267465773,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21108090308853578,catapult,CLB,113,catapult_fpga_latency
Throughput,0.21108090308853578,catapult,LUT,343,catapult_fpga_latency
Throughput,0.21108090308853578,catapult,FF,61,catapult_fpga_latency
Throughput,0.21108090308853578,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21108090308853578,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1963356695969111,catapult,CLB,45,catapult_fpga_latency
Throughput,0.1963356695969111,catapult,LUT,163,catapult_fpga_latency
Throughput,0.1963356695969111,catapult,FF,58,catapult_fpga_latency
Throughput,0.1963356695969111,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1963356695969111,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1645267765683597,catapult,CLB,63,catapult_fpga_latency
Throughput,0.1645267765683597,catapult,LUT,222,catapult_fpga_latency
Throughput,0.1645267765683597,catapult,FF,60,catapult_fpga_latency
Throughput,0.1645267765683597,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1645267765683597,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1948570217117488,catapult,CLB,98,catapult_fpga_latency
Throughput,0.1948570217117488,catapult,LUT,350,catapult_fpga_latency
Throughput,0.1948570217117488,catapult,FF,64,catapult_fpga_latency
Throughput,0.1948570217117488,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1948570217117488,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13914561254403263,catapult,CLB,37,catapult_fpga_latency
Throughput,0.13914561254403263,catapult,LUT,130,catapult_fpga_latency
Throughput,0.13914561254403263,catapult,FF,55,catapult_fpga_latency
Throughput,0.13914561254403263,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13914561254403263,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3110108412159031,catapult,CLB,51,catapult_fpga_latency
Throughput,0.3110108412159031,catapult,LUT,190,catapult_fpga_latency
Throughput,0.3110108412159031,catapult,FF,57,catapult_fpga_latency
Throughput,0.3110108412159031,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3110108412159031,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3484837819132735,catapult,CLB,111,catapult_fpga_latency
Throughput,0.3484837819132735,catapult,LUT,310,catapult_fpga_latency
Throughput,0.3484837819132735,catapult,FF,64,catapult_fpga_latency
Throughput,0.3484837819132735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3484837819132735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16003587364143548,catapult,CLB,29,catapult_fpga_latency
Throughput,0.16003587364143548,catapult,LUT,136,catapult_fpga_latency
Throughput,0.16003587364143548,catapult,FF,48,catapult_fpga_latency
Throughput,0.16003587364143548,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16003587364143548,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11981701545399866,catapult,CLB,46,catapult_fpga_latency
Throughput,0.11981701545399866,catapult,LUT,220,catapult_fpga_latency
Throughput,0.11981701545399866,catapult,FF,50,catapult_fpga_latency
Throughput,0.11981701545399866,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11981701545399866,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09301087455242005,catapult,CLB,146,catapult_fpga_latency
Throughput,0.09301087455242005,catapult,LUT,468,catapult_fpga_latency
Throughput,0.09301087455242005,catapult,FF,54,catapult_fpga_latency
Throughput,0.09301087455242005,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09301087455242005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,CLB,37,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,LUT,156,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,FF,45,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,DSP,1,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29195358405139316,catapult,CLB,74,catapult_fpga_latency
Throughput,0.29195358405139316,catapult,LUT,202,catapult_fpga_latency
Throughput,0.29195358405139316,catapult,FF,47,catapult_fpga_latency
Throughput,0.29195358405139316,catapult,DSP,1,catapult_fpga_latency
Throughput,0.29195358405139316,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3637992133933408,catapult,CLB,107,catapult_fpga_latency
Throughput,0.3637992133933408,catapult,LUT,412,catapult_fpga_latency
Throughput,0.3637992133933408,catapult,FF,54,catapult_fpga_latency
Throughput,0.3637992133933408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3637992133933408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2604860617815632,catapult,CLB,43,catapult_fpga_latency
Throughput,0.2604860617815632,catapult,LUT,199,catapult_fpga_latency
Throughput,0.2604860617815632,catapult,FF,61,catapult_fpga_latency
Throughput,0.2604860617815632,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2604860617815632,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3030644666610903,catapult,CLB,53,catapult_fpga_latency
Throughput,0.3030644666610903,catapult,LUT,215,catapult_fpga_latency
Throughput,0.3030644666610903,catapult,FF,63,catapult_fpga_latency
Throughput,0.3030644666610903,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3030644666610903,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23275110644057226,catapult,CLB,115,catapult_fpga_latency
Throughput,0.23275110644057226,catapult,LUT,472,catapult_fpga_latency
Throughput,0.23275110644057226,catapult,FF,67,catapult_fpga_latency
Throughput,0.23275110644057226,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23275110644057226,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2970249976238,catapult,CLB,33,catapult_fpga_latency
Throughput,0.2970249976238,catapult,LUT,157,catapult_fpga_latency
Throughput,0.2970249976238,catapult,FF,45,catapult_fpga_latency
Throughput,0.2970249976238,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2970249976238,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.414576681968692,catapult,CLB,73,catapult_fpga_latency
Throughput,0.414576681968692,catapult,LUT,209,catapult_fpga_latency
Throughput,0.414576681968692,catapult,FF,47,catapult_fpga_latency
Throughput,0.414576681968692,catapult,DSP,1,catapult_fpga_latency
Throughput,0.414576681968692,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4199609100384936,catapult,CLB,104,catapult_fpga_latency
Throughput,0.4199609100384936,catapult,LUT,413,catapult_fpga_latency
Throughput,0.4199609100384936,catapult,FF,54,catapult_fpga_latency
Throughput,0.4199609100384936,catapult,DSP,1,catapult_fpga_latency
Throughput,0.4199609100384936,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2599607875148113,catapult,CLB,37,catapult_fpga_latency
Throughput,0.2599607875148113,catapult,LUT,188,catapult_fpga_latency
Throughput,0.2599607875148113,catapult,FF,61,catapult_fpga_latency
Throughput,0.2599607875148113,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2599607875148113,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20136245866783833,catapult,CLB,70,catapult_fpga_latency
Throughput,0.20136245866783833,catapult,LUT,280,catapult_fpga_latency
Throughput,0.20136245866783833,catapult,FF,63,catapult_fpga_latency
Throughput,0.20136245866783833,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20136245866783833,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2975191661846856,catapult,CLB,99,catapult_fpga_latency
Throughput,0.2975191661846856,catapult,LUT,321,catapult_fpga_latency
Throughput,0.2975191661846856,catapult,FF,70,catapult_fpga_latency
Throughput,0.2975191661846856,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2975191661846856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18938698085714276,catapult,CLB,37,catapult_fpga_latency
Throughput,0.18938698085714276,catapult,LUT,159,catapult_fpga_latency
Throughput,0.18938698085714276,catapult,FF,45,catapult_fpga_latency
Throughput,0.18938698085714276,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18938698085714276,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2472674474383587,catapult,CLB,60,catapult_fpga_latency
Throughput,0.2472674474383587,catapult,LUT,222,catapult_fpga_latency
Throughput,0.2472674474383587,catapult,FF,47,catapult_fpga_latency
Throughput,0.2472674474383587,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2472674474383587,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26134737639902517,catapult,CLB,116,catapult_fpga_latency
Throughput,0.26134737639902517,catapult,LUT,430,catapult_fpga_latency
Throughput,0.26134737639902517,catapult,FF,54,catapult_fpga_latency
Throughput,0.26134737639902517,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26134737639902517,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22007332843303387,catapult,CLB,44,catapult_fpga_latency
Throughput,0.22007332843303387,catapult,LUT,195,catapult_fpga_latency
Throughput,0.22007332843303387,catapult,FF,62,catapult_fpga_latency
Throughput,0.22007332843303387,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22007332843303387,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26968614465856927,catapult,CLB,79,catapult_fpga_latency
Throughput,0.26968614465856927,catapult,LUT,209,catapult_fpga_latency
Throughput,0.26968614465856927,catapult,FF,64,catapult_fpga_latency
Throughput,0.26968614465856927,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26968614465856927,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26200369949223684,catapult,CLB,149,catapult_fpga_latency
Throughput,0.26200369949223684,catapult,LUT,402,catapult_fpga_latency
Throughput,0.26200369949223684,catapult,FF,68,catapult_fpga_latency
Throughput,0.26200369949223684,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26200369949223684,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26499269017664145,catapult,CLB,41,catapult_fpga_latency
Throughput,0.26499269017664145,catapult,LUT,165,catapult_fpga_latency
Throughput,0.26499269017664145,catapult,FF,45,catapult_fpga_latency
Throughput,0.26499269017664145,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26499269017664145,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3517357985791984,catapult,CLB,72,catapult_fpga_latency
Throughput,0.3517357985791984,catapult,LUT,271,catapult_fpga_latency
Throughput,0.3517357985791984,catapult,FF,47,catapult_fpga_latency
Throughput,0.3517357985791984,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3517357985791984,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27734781162869454,catapult,CLB,125,catapult_fpga_latency
Throughput,0.27734781162869454,catapult,LUT,436,catapult_fpga_latency
Throughput,0.27734781162869454,catapult,FF,54,catapult_fpga_latency
Throughput,0.27734781162869454,catapult,DSP,1,catapult_fpga_latency
Throughput,0.27734781162869454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2752540801600437,catapult,CLB,38,catapult_fpga_latency
Throughput,0.2752540801600437,catapult,LUT,169,catapult_fpga_latency
Throughput,0.2752540801600437,catapult,FF,62,catapult_fpga_latency
Throughput,0.2752540801600437,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2752540801600437,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2543011866964877,catapult,CLB,85,catapult_fpga_latency
Throughput,0.2543011866964877,catapult,LUT,297,catapult_fpga_latency
Throughput,0.2543011866964877,catapult,FF,64,catapult_fpga_latency
Throughput,0.2543011866964877,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2543011866964877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2518594785299869,catapult,CLB,156,catapult_fpga_latency
Throughput,0.2518594785299869,catapult,LUT,424,catapult_fpga_latency
Throughput,0.2518594785299869,catapult,FF,68,catapult_fpga_latency
Throughput,0.2518594785299869,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2518594785299869,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0646929452860709,catapult,CLB,33,catapult_fpga_latency
Throughput,0.0646929452860709,catapult,LUT,138,catapult_fpga_latency
Throughput,0.0646929452860709,catapult,FF,50,catapult_fpga_latency
Throughput,0.0646929452860709,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0646929452860709,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11525008750362893,catapult,CLB,59,catapult_fpga_latency
Throughput,0.11525008750362893,catapult,LUT,181,catapult_fpga_latency
Throughput,0.11525008750362893,catapult,FF,52,catapult_fpga_latency
Throughput,0.11525008750362893,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11525008750362893,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1254096191686095,catapult,CLB,112,catapult_fpga_latency
Throughput,0.1254096191686095,catapult,LUT,439,catapult_fpga_latency
Throughput,0.1254096191686095,catapult,FF,66,catapult_fpga_latency
Throughput,0.1254096191686095,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1254096191686095,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05232623881977959,catapult,CLB,35,catapult_fpga_latency
Throughput,0.05232623881977959,catapult,LUT,127,catapult_fpga_latency
Throughput,0.05232623881977959,catapult,FF,44,catapult_fpga_latency
Throughput,0.05232623881977959,catapult,DSP,1,catapult_fpga_latency
Throughput,0.05232623881977959,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04755314122973849,catapult,CLB,42,catapult_fpga_latency
Throughput,0.04755314122973849,catapult,LUT,198,catapult_fpga_latency
Throughput,0.04755314122973849,catapult,FF,46,catapult_fpga_latency
Throughput,0.04755314122973849,catapult,DSP,1,catapult_fpga_latency
Throughput,0.04755314122973849,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03724707467062598,catapult,CLB,105,catapult_fpga_latency
Throughput,0.03724707467062598,catapult,LUT,316,catapult_fpga_latency
Throughput,0.03724707467062598,catapult,FF,52,catapult_fpga_latency
Throughput,0.03724707467062598,catapult,DSP,1,catapult_fpga_latency
Throughput,0.03724707467062598,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05765257841356016,catapult,CLB,30,catapult_fpga_latency
Throughput,0.05765257841356016,catapult,LUT,126,catapult_fpga_latency
Throughput,0.05765257841356016,catapult,FF,47,catapult_fpga_latency
Throughput,0.05765257841356016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.05765257841356016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1331640551863804,catapult,CLB,50,catapult_fpga_latency
Throughput,0.1331640551863804,catapult,LUT,196,catapult_fpga_latency
Throughput,0.1331640551863804,catapult,FF,49,catapult_fpga_latency
Throughput,0.1331640551863804,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1331640551863804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08755434279171224,catapult,CLB,104,catapult_fpga_latency
Throughput,0.08755434279171224,catapult,LUT,300,catapult_fpga_latency
Throughput,0.08755434279171224,catapult,FF,56,catapult_fpga_latency
Throughput,0.08755434279171224,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08755434279171224,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05966815317936682,catapult,CLB,30,catapult_fpga_latency
Throughput,0.05966815317936682,catapult,LUT,124,catapult_fpga_latency
Throughput,0.05966815317936682,catapult,FF,48,catapult_fpga_latency
Throughput,0.05966815317936682,catapult,DSP,1,catapult_fpga_latency
Throughput,0.05966815317936682,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14225708216214264,catapult,CLB,44,catapult_fpga_latency
Throughput,0.14225708216214264,catapult,LUT,196,catapult_fpga_latency
Throughput,0.14225708216214264,catapult,FF,50,catapult_fpga_latency
Throughput,0.14225708216214264,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14225708216214264,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08744320017628548,catapult,CLB,104,catapult_fpga_latency
Throughput,0.08744320017628548,catapult,LUT,300,catapult_fpga_latency
Throughput,0.08744320017628548,catapult,FF,57,catapult_fpga_latency
Throughput,0.08744320017628548,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08744320017628548,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05901606411363567,catapult,CLB,33,catapult_fpga_latency
Throughput,0.05901606411363567,catapult,LUT,123,catapult_fpga_latency
Throughput,0.05901606411363567,catapult,FF,49,catapult_fpga_latency
Throughput,0.05901606411363567,catapult,DSP,1,catapult_fpga_latency
Throughput,0.05901606411363567,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1293929722794966,catapult,CLB,52,catapult_fpga_latency
Throughput,0.1293929722794966,catapult,LUT,197,catapult_fpga_latency
Throughput,0.1293929722794966,catapult,FF,51,catapult_fpga_latency
Throughput,0.1293929722794966,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1293929722794966,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0911535232249606,catapult,CLB,112,catapult_fpga_latency
Throughput,0.0911535232249606,catapult,LUT,301,catapult_fpga_latency
Throughput,0.0911535232249606,catapult,FF,58,catapult_fpga_latency
Throughput,0.0911535232249606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0911535232249606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10604732764976214,catapult,CLB,39,catapult_fpga_latency
Throughput,0.10604732764976214,catapult,LUT,136,catapult_fpga_latency
Throughput,0.10604732764976214,catapult,FF,59,catapult_fpga_latency
Throughput,0.10604732764976214,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10604732764976214,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11475709709529132,catapult,CLB,57,catapult_fpga_latency
Throughput,0.11475709709529132,catapult,LUT,186,catapult_fpga_latency
Throughput,0.11475709709529132,catapult,FF,61,catapult_fpga_latency
Throughput,0.11475709709529132,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11475709709529132,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14360575968236702,catapult,CLB,97,catapult_fpga_latency
Throughput,0.14360575968236702,catapult,LUT,287,catapult_fpga_latency
Throughput,0.14360575968236702,catapult,FF,68,catapult_fpga_latency
Throughput,0.14360575968236702,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14360575968236702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,CLB,30,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,LUT,141,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,FF,50,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11591398116189161,catapult,CLB,57,catapult_fpga_latency
Throughput,0.11591398116189161,catapult,LUT,185,catapult_fpga_latency
Throughput,0.11591398116189161,catapult,FF,52,catapult_fpga_latency
Throughput,0.11591398116189161,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11591398116189161,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09765210169294566,catapult,CLB,95,catapult_fpga_latency
Throughput,0.09765210169294566,catapult,LUT,304,catapult_fpga_latency
Throughput,0.09765210169294566,catapult,FF,59,catapult_fpga_latency
Throughput,0.09765210169294566,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09765210169294566,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,CLB,28,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,LUT,135,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,FF,53,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12466072026720278,catapult,CLB,54,catapult_fpga_latency
Throughput,0.12466072026720278,catapult,LUT,199,catapult_fpga_latency
Throughput,0.12466072026720278,catapult,FF,55,catapult_fpga_latency
Throughput,0.12466072026720278,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12466072026720278,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11313539240501747,catapult,CLB,101,catapult_fpga_latency
Throughput,0.11313539240501747,catapult,LUT,317,catapult_fpga_latency
Throughput,0.11313539240501747,catapult,FF,62,catapult_fpga_latency
Throughput,0.11313539240501747,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11313539240501747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1248597824642926,catapult,CLB,34,catapult_fpga_latency
Throughput,0.1248597824642926,catapult,LUT,130,catapult_fpga_latency
Throughput,0.1248597824642926,catapult,FF,54,catapult_fpga_latency
Throughput,0.1248597824642926,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1248597824642926,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08336802137756152,catapult,CLB,60,catapult_fpga_latency
Throughput,0.08336802137756152,catapult,LUT,199,catapult_fpga_latency
Throughput,0.08336802137756152,catapult,FF,56,catapult_fpga_latency
Throughput,0.08336802137756152,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08336802137756152,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,CLB,93,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,LUT,317,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,FF,63,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15842706010231536,catapult,CLB,31,catapult_fpga_latency
Throughput,0.15842706010231536,catapult,LUT,129,catapult_fpga_latency
Throughput,0.15842706010231536,catapult,FF,55,catapult_fpga_latency
Throughput,0.15842706010231536,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15842706010231536,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1100554470347706,catapult,CLB,61,catapult_fpga_latency
Throughput,0.1100554470347706,catapult,LUT,201,catapult_fpga_latency
Throughput,0.1100554470347706,catapult,FF,57,catapult_fpga_latency
Throughput,0.1100554470347706,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1100554470347706,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,CLB,89,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,LUT,318,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,FF,64,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11935884724180204,catapult,CLB,43,catapult_fpga_latency
Throughput,0.11935884724180204,catapult,LUT,177,catapult_fpga_latency
Throughput,0.11935884724180204,catapult,FF,50,catapult_fpga_latency
Throughput,0.11935884724180204,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11935884724180204,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15251409573401298,catapult,CLB,58,catapult_fpga_latency
Throughput,0.15251409573401298,catapult,LUT,202,catapult_fpga_latency
Throughput,0.15251409573401298,catapult,FF,52,catapult_fpga_latency
Throughput,0.15251409573401298,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15251409573401298,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08452688106966401,catapult,CLB,116,catapult_fpga_latency
Throughput,0.08452688106966401,catapult,LUT,326,catapult_fpga_latency
Throughput,0.08452688106966401,catapult,FF,56,catapult_fpga_latency
Throughput,0.08452688106966401,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08452688106966401,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08693207492779856,catapult,CLB,35,catapult_fpga_latency
Throughput,0.08693207492779856,catapult,LUT,177,catapult_fpga_latency
Throughput,0.08693207492779856,catapult,FF,60,catapult_fpga_latency
Throughput,0.08693207492779856,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08693207492779856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10705524007565807,catapult,CLB,60,catapult_fpga_latency
Throughput,0.10705524007565807,catapult,LUT,274,catapult_fpga_latency
Throughput,0.10705524007565807,catapult,FF,62,catapult_fpga_latency
Throughput,0.10705524007565807,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10705524007565807,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1151191373708608,catapult,CLB,90,catapult_fpga_latency
Throughput,0.1151191373708608,catapult,LUT,376,catapult_fpga_latency
Throughput,0.1151191373708608,catapult,FF,66,catapult_fpga_latency
Throughput,0.1151191373708608,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1151191373708608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10677374792298366,catapult,CLB,39,catapult_fpga_latency
Throughput,0.10677374792298366,catapult,LUT,168,catapult_fpga_latency
Throughput,0.10677374792298366,catapult,FF,63,catapult_fpga_latency
Throughput,0.10677374792298366,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10677374792298366,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10578765307870104,catapult,CLB,75,catapult_fpga_latency
Throughput,0.10578765307870104,catapult,LUT,286,catapult_fpga_latency
Throughput,0.10578765307870104,catapult,FF,65,catapult_fpga_latency
Throughput,0.10578765307870104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10578765307870104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14289778707057965,catapult,CLB,96,catapult_fpga_latency
Throughput,0.14289778707057965,catapult,LUT,407,catapult_fpga_latency
Throughput,0.14289778707057965,catapult,FF,69,catapult_fpga_latency
Throughput,0.14289778707057965,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14289778707057965,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10530899502046417,catapult,CLB,37,catapult_fpga_latency
Throughput,0.10530899502046417,catapult,LUT,169,catapult_fpga_latency
Throughput,0.10530899502046417,catapult,FF,64,catapult_fpga_latency
Throughput,0.10530899502046417,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10530899502046417,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10716582507558137,catapult,CLB,64,catapult_fpga_latency
Throughput,0.10716582507558137,catapult,LUT,286,catapult_fpga_latency
Throughput,0.10716582507558137,catapult,FF,66,catapult_fpga_latency
Throughput,0.10716582507558137,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10716582507558137,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12081696917826218,catapult,CLB,93,catapult_fpga_latency
Throughput,0.12081696917826218,catapult,LUT,407,catapult_fpga_latency
Throughput,0.12081696917826218,catapult,FF,70,catapult_fpga_latency
Throughput,0.12081696917826218,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12081696917826218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12833077719813618,catapult,CLB,36,catapult_fpga_latency
Throughput,0.12833077719813618,catapult,LUT,168,catapult_fpga_latency
Throughput,0.12833077719813618,catapult,FF,65,catapult_fpga_latency
Throughput,0.12833077719813618,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12833077719813618,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10562644615808096,catapult,CLB,67,catapult_fpga_latency
Throughput,0.10562644615808096,catapult,LUT,286,catapult_fpga_latency
Throughput,0.10562644615808096,catapult,FF,67,catapult_fpga_latency
Throughput,0.10562644615808096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10562644615808096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12557325761768193,catapult,CLB,121,catapult_fpga_latency
Throughput,0.12557325761768193,catapult,LUT,411,catapult_fpga_latency
Throughput,0.12557325761768193,catapult,FF,71,catapult_fpga_latency
Throughput,0.12557325761768193,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12557325761768193,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11447463013247004,catapult,CLB,40,catapult_fpga_latency
Throughput,0.11447463013247004,catapult,LUT,181,catapult_fpga_latency
Throughput,0.11447463013247004,catapult,FF,50,catapult_fpga_latency
Throughput,0.11447463013247004,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11447463013247004,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1771709240544432,catapult,CLB,60,catapult_fpga_latency
Throughput,0.1771709240544432,catapult,LUT,206,catapult_fpga_latency
Throughput,0.1771709240544432,catapult,FF,52,catapult_fpga_latency
Throughput,0.1771709240544432,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1771709240544432,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08377700939366474,catapult,CLB,125,catapult_fpga_latency
Throughput,0.08377700939366474,catapult,LUT,329,catapult_fpga_latency
Throughput,0.08377700939366474,catapult,FF,56,catapult_fpga_latency
Throughput,0.08377700939366474,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08377700939366474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09020844194053874,catapult,CLB,35,catapult_fpga_latency
Throughput,0.09020844194053874,catapult,LUT,180,catapult_fpga_latency
Throughput,0.09020844194053874,catapult,FF,60,catapult_fpga_latency
Throughput,0.09020844194053874,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09020844194053874,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09684431820679962,catapult,CLB,82,catapult_fpga_latency
Throughput,0.09684431820679962,catapult,LUT,277,catapult_fpga_latency
Throughput,0.09684431820679962,catapult,FF,62,catapult_fpga_latency
Throughput,0.09684431820679962,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09684431820679962,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1201149403887568,catapult,CLB,97,catapult_fpga_latency
Throughput,0.1201149403887568,catapult,LUT,378,catapult_fpga_latency
Throughput,0.1201149403887568,catapult,FF,66,catapult_fpga_latency
Throughput,0.1201149403887568,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1201149403887568,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10794494203464557,catapult,CLB,43,catapult_fpga_latency
Throughput,0.10794494203464557,catapult,LUT,176,catapult_fpga_latency
Throughput,0.10794494203464557,catapult,FF,63,catapult_fpga_latency
Throughput,0.10794494203464557,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10794494203464557,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10080180781994216,catapult,CLB,90,catapult_fpga_latency
Throughput,0.10080180781994216,catapult,LUT,283,catapult_fpga_latency
Throughput,0.10080180781994216,catapult,FF,65,catapult_fpga_latency
Throughput,0.10080180781994216,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10080180781994216,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.128535877383971,catapult,CLB,102,catapult_fpga_latency
Throughput,0.128535877383971,catapult,LUT,381,catapult_fpga_latency
Throughput,0.128535877383971,catapult,FF,69,catapult_fpga_latency
Throughput,0.128535877383971,catapult,DSP,1,catapult_fpga_latency
Throughput,0.128535877383971,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10344753389355,catapult,CLB,42,catapult_fpga_latency
Throughput,0.10344753389355,catapult,LUT,176,catapult_fpga_latency
Throughput,0.10344753389355,catapult,FF,64,catapult_fpga_latency
Throughput,0.10344753389355,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10344753389355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10034549958963708,catapult,CLB,86,catapult_fpga_latency
Throughput,0.10034549958963708,catapult,LUT,282,catapult_fpga_latency
Throughput,0.10034549958963708,catapult,FF,66,catapult_fpga_latency
Throughput,0.10034549958963708,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10034549958963708,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12529467741945588,catapult,CLB,113,catapult_fpga_latency
Throughput,0.12529467741945588,catapult,LUT,407,catapult_fpga_latency
Throughput,0.12529467741945588,catapult,FF,70,catapult_fpga_latency
Throughput,0.12529467741945588,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12529467741945588,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11688438135960615,catapult,CLB,37,catapult_fpga_latency
Throughput,0.11688438135960615,catapult,LUT,171,catapult_fpga_latency
Throughput,0.11688438135960615,catapult,FF,65,catapult_fpga_latency
Throughput,0.11688438135960615,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11688438135960615,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11403355026695824,catapult,CLB,81,catapult_fpga_latency
Throughput,0.11403355026695824,catapult,LUT,284,catapult_fpga_latency
Throughput,0.11403355026695824,catapult,FF,67,catapult_fpga_latency
Throughput,0.11403355026695824,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11403355026695824,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10215105607847816,catapult,CLB,96,catapult_fpga_latency
Throughput,0.10215105607847816,catapult,LUT,381,catapult_fpga_latency
Throughput,0.10215105607847816,catapult,FF,71,catapult_fpga_latency
Throughput,0.10215105607847816,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10215105607847816,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12344104757998148,catapult,CLB,45,catapult_fpga_latency
Throughput,0.12344104757998148,catapult,LUT,204,catapult_fpga_latency
Throughput,0.12344104757998148,catapult,FF,50,catapult_fpga_latency
Throughput,0.12344104757998148,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12344104757998148,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15786632921160135,catapult,CLB,72,catapult_fpga_latency
Throughput,0.15786632921160135,catapult,LUT,260,catapult_fpga_latency
Throughput,0.15786632921160135,catapult,FF,52,catapult_fpga_latency
Throughput,0.15786632921160135,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15786632921160135,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1279733324051001,catapult,CLB,104,catapult_fpga_latency
Throughput,0.1279733324051001,catapult,LUT,350,catapult_fpga_latency
Throughput,0.1279733324051001,catapult,FF,56,catapult_fpga_latency
Throughput,0.1279733324051001,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1279733324051001,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09500556685118965,catapult,CLB,39,catapult_fpga_latency
Throughput,0.09500556685118965,catapult,LUT,201,catapult_fpga_latency
Throughput,0.09500556685118965,catapult,FF,61,catapult_fpga_latency
Throughput,0.09500556685118965,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09500556685118965,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11978404852595546,catapult,CLB,79,catapult_fpga_latency
Throughput,0.11978404852595546,catapult,LUT,287,catapult_fpga_latency
Throughput,0.11978404852595546,catapult,FF,63,catapult_fpga_latency
Throughput,0.11978404852595546,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11978404852595546,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09383224689666263,catapult,CLB,90,catapult_fpga_latency
Throughput,0.09383224689666263,catapult,LUT,410,catapult_fpga_latency
Throughput,0.09383224689666263,catapult,FF,67,catapult_fpga_latency
Throughput,0.09383224689666263,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09383224689666263,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09901860678443808,catapult,CLB,37,catapult_fpga_latency
Throughput,0.09901860678443808,catapult,LUT,194,catapult_fpga_latency
Throughput,0.09901860678443808,catapult,FF,64,catapult_fpga_latency
Throughput,0.09901860678443808,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09901860678443808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09998666177931864,catapult,CLB,86,catapult_fpga_latency
Throughput,0.09998666177931864,catapult,LUT,296,catapult_fpga_latency
Throughput,0.09998666177931864,catapult,FF,66,catapult_fpga_latency
Throughput,0.09998666177931864,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09998666177931864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10867620858268183,catapult,CLB,120,catapult_fpga_latency
Throughput,0.10867620858268183,catapult,LUT,404,catapult_fpga_latency
Throughput,0.10867620858268183,catapult,FF,70,catapult_fpga_latency
Throughput,0.10867620858268183,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10867620858268183,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10977073722905288,catapult,CLB,45,catapult_fpga_latency
Throughput,0.10977073722905288,catapult,LUT,192,catapult_fpga_latency
Throughput,0.10977073722905288,catapult,FF,65,catapult_fpga_latency
Throughput,0.10977073722905288,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10977073722905288,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08800473465472441,catapult,CLB,81,catapult_fpga_latency
Throughput,0.08800473465472441,catapult,LUT,298,catapult_fpga_latency
Throughput,0.08800473465472441,catapult,FF,67,catapult_fpga_latency
Throughput,0.08800473465472441,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08800473465472441,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11646773395368706,catapult,CLB,92,catapult_fpga_latency
Throughput,0.11646773395368706,catapult,LUT,415,catapult_fpga_latency
Throughput,0.11646773395368706,catapult,FF,71,catapult_fpga_latency
Throughput,0.11646773395368706,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11646773395368706,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08764962448271382,catapult,CLB,49,catapult_fpga_latency
Throughput,0.08764962448271382,catapult,LUT,191,catapult_fpga_latency
Throughput,0.08764962448271382,catapult,FF,66,catapult_fpga_latency
Throughput,0.08764962448271382,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08764962448271382,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09940505083027572,catapult,CLB,104,catapult_fpga_latency
Throughput,0.09940505083027572,catapult,LUT,299,catapult_fpga_latency
Throughput,0.09940505083027572,catapult,FF,68,catapult_fpga_latency
Throughput,0.09940505083027572,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09940505083027572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1183338125852743,catapult,CLB,108,catapult_fpga_latency
Throughput,0.1183338125852743,catapult,LUT,421,catapult_fpga_latency
Throughput,0.1183338125852743,catapult,FF,72,catapult_fpga_latency
Throughput,0.1183338125852743,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1183338125852743,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1026899635964079,catapult,CLB,31,catapult_fpga_latency
Throughput,0.1026899635964079,catapult,LUT,134,catapult_fpga_latency
Throughput,0.1026899635964079,catapult,FF,53,catapult_fpga_latency
Throughput,0.1026899635964079,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1026899635964079,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2368722441394846,catapult,CLB,51,catapult_fpga_latency
Throughput,0.2368722441394846,catapult,LUT,180,catapult_fpga_latency
Throughput,0.2368722441394846,catapult,FF,55,catapult_fpga_latency
Throughput,0.2368722441394846,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2368722441394846,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1947153096664663,catapult,CLB,98,catapult_fpga_latency
Throughput,0.1947153096664663,catapult,LUT,285,catapult_fpga_latency
Throughput,0.1947153096664663,catapult,FF,64,catapult_fpga_latency
Throughput,0.1947153096664663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1947153096664663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08778570736318422,catapult,CLB,27,catapult_fpga_latency
Throughput,0.08778570736318422,catapult,LUT,136,catapult_fpga_latency
Throughput,0.08778570736318422,catapult,FF,44,catapult_fpga_latency
Throughput,0.08778570736318422,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08778570736318422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06969868006033675,catapult,CLB,55,catapult_fpga_latency
Throughput,0.06969868006033675,catapult,LUT,199,catapult_fpga_latency
Throughput,0.06969868006033675,catapult,FF,46,catapult_fpga_latency
Throughput,0.06969868006033675,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06969868006033675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.053553944164979134,catapult,CLB,105,catapult_fpga_latency
Throughput,0.053553944164979134,catapult,LUT,327,catapult_fpga_latency
Throughput,0.053553944164979134,catapult,FF,54,catapult_fpga_latency
Throughput,0.053553944164979134,catapult,DSP,1,catapult_fpga_latency
Throughput,0.053553944164979134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08458949437391043,catapult,CLB,29,catapult_fpga_latency
Throughput,0.08458949437391043,catapult,LUT,136,catapult_fpga_latency
Throughput,0.08458949437391043,catapult,FF,47,catapult_fpga_latency
Throughput,0.08458949437391043,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08458949437391043,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18816254383716866,catapult,CLB,46,catapult_fpga_latency
Throughput,0.18816254383716866,catapult,LUT,195,catapult_fpga_latency
Throughput,0.18816254383716866,catapult,FF,49,catapult_fpga_latency
Throughput,0.18816254383716866,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18816254383716866,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16019987818401263,catapult,CLB,94,catapult_fpga_latency
Throughput,0.16019987818401263,catapult,LUT,316,catapult_fpga_latency
Throughput,0.16019987818401263,catapult,FF,59,catapult_fpga_latency
Throughput,0.16019987818401263,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16019987818401263,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10411218129179063,catapult,CLB,36,catapult_fpga_latency
Throughput,0.10411218129179063,catapult,LUT,145,catapult_fpga_latency
Throughput,0.10411218129179063,catapult,FF,48,catapult_fpga_latency
Throughput,0.10411218129179063,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10411218129179063,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.229938709836893,catapult,CLB,52,catapult_fpga_latency
Throughput,0.229938709836893,catapult,LUT,195,catapult_fpga_latency
Throughput,0.229938709836893,catapult,FF,50,catapult_fpga_latency
Throughput,0.229938709836893,catapult,DSP,1,catapult_fpga_latency
Throughput,0.229938709836893,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19698987649325714,catapult,CLB,94,catapult_fpga_latency
Throughput,0.19698987649325714,catapult,LUT,316,catapult_fpga_latency
Throughput,0.19698987649325714,catapult,FF,60,catapult_fpga_latency
Throughput,0.19698987649325714,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19698987649325714,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,CLB,32,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,LUT,165,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,FF,59,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20744581100524923,catapult,CLB,75,catapult_fpga_latency
Throughput,0.20744581100524923,catapult,LUT,259,catapult_fpga_latency
Throughput,0.20744581100524923,catapult,FF,61,catapult_fpga_latency
Throughput,0.20744581100524923,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20744581100524923,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14288588333196162,catapult,CLB,156,catapult_fpga_latency
Throughput,0.14288588333196162,catapult,LUT,355,catapult_fpga_latency
Throughput,0.14288588333196162,catapult,FF,65,catapult_fpga_latency
Throughput,0.14288588333196162,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14288588333196162,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,CLB,33,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,LUT,169,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,FF,51,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11960442034016694,catapult,CLB,73,catapult_fpga_latency
Throughput,0.11960442034016694,catapult,LUT,260,catapult_fpga_latency
Throughput,0.11960442034016694,catapult,FF,53,catapult_fpga_latency
Throughput,0.11960442034016694,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11960442034016694,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14932195141690852,catapult,CLB,122,catapult_fpga_latency
Throughput,0.14932195141690852,catapult,LUT,403,catapult_fpga_latency
Throughput,0.14932195141690852,catapult,FF,59,catapult_fpga_latency
Throughput,0.14932195141690852,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14932195141690852,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15311874557773925,catapult,CLB,35,catapult_fpga_latency
Throughput,0.15311874557773925,catapult,LUT,158,catapult_fpga_latency
Throughput,0.15311874557773925,catapult,FF,54,catapult_fpga_latency
Throughput,0.15311874557773925,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15311874557773925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17323564690694682,catapult,CLB,64,catapult_fpga_latency
Throughput,0.17323564690694682,catapult,LUT,272,catapult_fpga_latency
Throughput,0.17323564690694682,catapult,FF,56,catapult_fpga_latency
Throughput,0.17323564690694682,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17323564690694682,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15152872022328062,catapult,CLB,110,catapult_fpga_latency
Throughput,0.15152872022328062,catapult,LUT,429,catapult_fpga_latency
Throughput,0.15152872022328062,catapult,FF,62,catapult_fpga_latency
Throughput,0.15152872022328062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15152872022328062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12904619505358192,catapult,CLB,36,catapult_fpga_latency
Throughput,0.12904619505358192,catapult,LUT,157,catapult_fpga_latency
Throughput,0.12904619505358192,catapult,FF,55,catapult_fpga_latency
Throughput,0.12904619505358192,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12904619505358192,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14041608938101918,catapult,CLB,59,catapult_fpga_latency
Throughput,0.14041608938101918,catapult,LUT,271,catapult_fpga_latency
Throughput,0.14041608938101918,catapult,FF,57,catapult_fpga_latency
Throughput,0.14041608938101918,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14041608938101918,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17481258342930545,catapult,CLB,119,catapult_fpga_latency
Throughput,0.17481258342930545,catapult,LUT,429,catapult_fpga_latency
Throughput,0.17481258342930545,catapult,FF,63,catapult_fpga_latency
Throughput,0.17481258342930545,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17481258342930545,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21766508917521038,catapult,CLB,38,catapult_fpga_latency
Throughput,0.21766508917521038,catapult,LUT,178,catapult_fpga_latency
Throughput,0.21766508917521038,catapult,FF,48,catapult_fpga_latency
Throughput,0.21766508917521038,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21766508917521038,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17693049303274258,catapult,CLB,69,catapult_fpga_latency
Throughput,0.17693049303274258,catapult,LUT,239,catapult_fpga_latency
Throughput,0.17693049303274258,catapult,FF,50,catapult_fpga_latency
Throughput,0.17693049303274258,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17693049303274258,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25656386580170437,catapult,CLB,137,catapult_fpga_latency
Throughput,0.25656386580170437,catapult,LUT,412,catapult_fpga_latency
Throughput,0.25656386580170437,catapult,FF,58,catapult_fpga_latency
Throughput,0.25656386580170437,catapult,DSP,1,catapult_fpga_latency
Throughput,0.25656386580170437,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14950011646059072,catapult,CLB,40,catapult_fpga_latency
Throughput,0.14950011646059072,catapult,LUT,164,catapult_fpga_latency
Throughput,0.14950011646059072,catapult,FF,63,catapult_fpga_latency
Throughput,0.14950011646059072,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14950011646059072,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2098007585136623,catapult,CLB,66,catapult_fpga_latency
Throughput,0.2098007585136623,catapult,LUT,203,catapult_fpga_latency
Throughput,0.2098007585136623,catapult,FF,65,catapult_fpga_latency
Throughput,0.2098007585136623,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2098007585136623,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09234419525773772,catapult,CLB,112,catapult_fpga_latency
Throughput,0.09234419525773772,catapult,LUT,329,catapult_fpga_latency
Throughput,0.09234419525773772,catapult,FF,69,catapult_fpga_latency
Throughput,0.09234419525773772,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09234419525773772,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15097128888416517,catapult,CLB,40,catapult_fpga_latency
Throughput,0.15097128888416517,catapult,LUT,155,catapult_fpga_latency
Throughput,0.15097128888416517,catapult,FF,66,catapult_fpga_latency
Throughput,0.15097128888416517,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15097128888416517,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1869413957418489,catapult,CLB,59,catapult_fpga_latency
Throughput,0.1869413957418489,catapult,LUT,218,catapult_fpga_latency
Throughput,0.1869413957418489,catapult,FF,68,catapult_fpga_latency
Throughput,0.1869413957418489,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1869413957418489,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16263624241322258,catapult,CLB,110,catapult_fpga_latency
Throughput,0.16263624241322258,catapult,LUT,343,catapult_fpga_latency
Throughput,0.16263624241322258,catapult,FF,72,catapult_fpga_latency
Throughput,0.16263624241322258,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16263624241322258,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13939116170824425,catapult,CLB,34,catapult_fpga_latency
Throughput,0.13939116170824425,catapult,LUT,155,catapult_fpga_latency
Throughput,0.13939116170824425,catapult,FF,67,catapult_fpga_latency
Throughput,0.13939116170824425,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13939116170824425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1977508999149078,catapult,CLB,61,catapult_fpga_latency
Throughput,0.1977508999149078,catapult,LUT,218,catapult_fpga_latency
Throughput,0.1977508999149078,catapult,FF,69,catapult_fpga_latency
Throughput,0.1977508999149078,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1977508999149078,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1764058576623472,catapult,CLB,96,catapult_fpga_latency
Throughput,0.1764058576623472,catapult,LUT,344,catapult_fpga_latency
Throughput,0.1764058576623472,catapult,FF,73,catapult_fpga_latency
Throughput,0.1764058576623472,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1764058576623472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17299317109457105,catapult,CLB,41,catapult_fpga_latency
Throughput,0.17299317109457105,catapult,LUT,173,catapult_fpga_latency
Throughput,0.17299317109457105,catapult,FF,48,catapult_fpga_latency
Throughput,0.17299317109457105,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17299317109457105,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1782976779580209,catapult,CLB,81,catapult_fpga_latency
Throughput,0.1782976779580209,catapult,LUT,241,catapult_fpga_latency
Throughput,0.1782976779580209,catapult,FF,50,catapult_fpga_latency
Throughput,0.1782976779580209,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1782976779580209,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2327056641024054,catapult,CLB,126,catapult_fpga_latency
Throughput,0.2327056641024054,catapult,LUT,416,catapult_fpga_latency
Throughput,0.2327056641024054,catapult,FF,58,catapult_fpga_latency
Throughput,0.2327056641024054,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2327056641024054,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1546521054492288,catapult,CLB,33,catapult_fpga_latency
Throughput,0.1546521054492288,catapult,LUT,165,catapult_fpga_latency
Throughput,0.1546521054492288,catapult,FF,63,catapult_fpga_latency
Throughput,0.1546521054492288,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1546521054492288,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16621370661385945,catapult,CLB,52,catapult_fpga_latency
Throughput,0.16621370661385945,catapult,LUT,212,catapult_fpga_latency
Throughput,0.16621370661385945,catapult,FF,65,catapult_fpga_latency
Throughput,0.16621370661385945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16621370661385945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10175682134483646,catapult,CLB,131,catapult_fpga_latency
Throughput,0.10175682134483646,catapult,LUT,336,catapult_fpga_latency
Throughput,0.10175682134483646,catapult,FF,69,catapult_fpga_latency
Throughput,0.10175682134483646,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10175682134483646,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12101765683918582,catapult,CLB,41,catapult_fpga_latency
Throughput,0.12101765683918582,catapult,LUT,161,catapult_fpga_latency
Throughput,0.12101765683918582,catapult,FF,66,catapult_fpga_latency
Throughput,0.12101765683918582,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12101765683918582,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16578639616516172,catapult,CLB,59,catapult_fpga_latency
Throughput,0.16578639616516172,catapult,LUT,220,catapult_fpga_latency
Throughput,0.16578639616516172,catapult,FF,68,catapult_fpga_latency
Throughput,0.16578639616516172,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16578639616516172,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10069960040384568,catapult,CLB,102,catapult_fpga_latency
Throughput,0.10069960040384568,catapult,LUT,339,catapult_fpga_latency
Throughput,0.10069960040384568,catapult,FF,72,catapult_fpga_latency
Throughput,0.10069960040384568,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10069960040384568,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18632650403219872,catapult,CLB,39,catapult_fpga_latency
Throughput,0.18632650403219872,catapult,LUT,161,catapult_fpga_latency
Throughput,0.18632650403219872,catapult,FF,67,catapult_fpga_latency
Throughput,0.18632650403219872,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18632650403219872,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21635323213338783,catapult,CLB,62,catapult_fpga_latency
Throughput,0.21635323213338783,catapult,LUT,217,catapult_fpga_latency
Throughput,0.21635323213338783,catapult,FF,69,catapult_fpga_latency
Throughput,0.21635323213338783,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21635323213338783,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08701706291481578,catapult,CLB,109,catapult_fpga_latency
Throughput,0.08701706291481578,catapult,LUT,339,catapult_fpga_latency
Throughput,0.08701706291481578,catapult,FF,73,catapult_fpga_latency
Throughput,0.08701706291481578,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08701706291481578,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16701475324822818,catapult,CLB,47,catapult_fpga_latency
Throughput,0.16701475324822818,catapult,LUT,194,catapult_fpga_latency
Throughput,0.16701475324822818,catapult,FF,48,catapult_fpga_latency
Throughput,0.16701475324822818,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16701475324822818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16039174078769988,catapult,CLB,87,catapult_fpga_latency
Throughput,0.16039174078769988,catapult,LUT,296,catapult_fpga_latency
Throughput,0.16039174078769988,catapult,FF,50,catapult_fpga_latency
Throughput,0.16039174078769988,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16039174078769988,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18717748150078156,catapult,CLB,117,catapult_fpga_latency
Throughput,0.18717748150078156,catapult,LUT,430,catapult_fpga_latency
Throughput,0.18717748150078156,catapult,FF,58,catapult_fpga_latency
Throughput,0.18717748150078156,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18717748150078156,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14575470474323707,catapult,CLB,45,catapult_fpga_latency
Throughput,0.14575470474323707,catapult,LUT,183,catapult_fpga_latency
Throughput,0.14575470474323707,catapult,FF,64,catapult_fpga_latency
Throughput,0.14575470474323707,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14575470474323707,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17994174925693054,catapult,CLB,66,catapult_fpga_latency
Throughput,0.17994174925693054,catapult,LUT,218,catapult_fpga_latency
Throughput,0.17994174925693054,catapult,FF,66,catapult_fpga_latency
Throughput,0.17994174925693054,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17994174925693054,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16305446671406115,catapult,CLB,106,catapult_fpga_latency
Throughput,0.16305446671406115,catapult,LUT,345,catapult_fpga_latency
Throughput,0.16305446671406115,catapult,FF,70,catapult_fpga_latency
Throughput,0.16305446671406115,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16305446671406115,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1590280460271693,catapult,CLB,41,catapult_fpga_latency
Throughput,0.1590280460271693,catapult,LUT,181,catapult_fpga_latency
Throughput,0.1590280460271693,catapult,FF,67,catapult_fpga_latency
Throughput,0.1590280460271693,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1590280460271693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17987025239213947,catapult,CLB,60,catapult_fpga_latency
Throughput,0.17987025239213947,catapult,LUT,223,catapult_fpga_latency
Throughput,0.17987025239213947,catapult,FF,69,catapult_fpga_latency
Throughput,0.17987025239213947,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17987025239213947,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16729239599180803,catapult,CLB,99,catapult_fpga_latency
Throughput,0.16729239599180803,catapult,LUT,347,catapult_fpga_latency
Throughput,0.16729239599180803,catapult,FF,73,catapult_fpga_latency
Throughput,0.16729239599180803,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16729239599180803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16912504006149384,catapult,CLB,41,catapult_fpga_latency
Throughput,0.16912504006149384,catapult,LUT,183,catapult_fpga_latency
Throughput,0.16912504006149384,catapult,FF,68,catapult_fpga_latency
Throughput,0.16912504006149384,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16912504006149384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16534328655826872,catapult,CLB,70,catapult_fpga_latency
Throughput,0.16534328655826872,catapult,LUT,233,catapult_fpga_latency
Throughput,0.16534328655826872,catapult,FF,70,catapult_fpga_latency
Throughput,0.16534328655826872,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16534328655826872,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.168998308157937,catapult,CLB,104,catapult_fpga_latency
Throughput,0.168998308157937,catapult,LUT,357,catapult_fpga_latency
Throughput,0.168998308157937,catapult,FF,74,catapult_fpga_latency
Throughput,0.168998308157937,catapult,DSP,1,catapult_fpga_latency
Throughput,0.168998308157937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11705165149930875,catapult,CLB,38,catapult_fpga_latency
Throughput,0.11705165149930875,catapult,LUT,151,catapult_fpga_latency
Throughput,0.11705165149930875,catapult,FF,53,catapult_fpga_latency
Throughput,0.11705165149930875,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11705165149930875,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24856453978275458,catapult,CLB,62,catapult_fpga_latency
Throughput,0.24856453978275458,catapult,LUT,251,catapult_fpga_latency
Throughput,0.24856453978275458,catapult,FF,55,catapult_fpga_latency
Throughput,0.24856453978275458,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24856453978275458,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24846485986333436,catapult,CLB,113,catapult_fpga_latency
Throughput,0.24846485986333436,catapult,LUT,409,catapult_fpga_latency
Throughput,0.24846485986333436,catapult,FF,62,catapult_fpga_latency
Throughput,0.24846485986333436,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24846485986333436,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12966685602349876,catapult,CLB,35,catapult_fpga_latency
Throughput,0.12966685602349876,catapult,LUT,153,catapult_fpga_latency
Throughput,0.12966685602349876,catapult,FF,45,catapult_fpga_latency
Throughput,0.12966685602349876,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12966685602349876,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09349406583814718,catapult,CLB,68,catapult_fpga_latency
Throughput,0.09349406583814718,catapult,LUT,270,catapult_fpga_latency
Throughput,0.09349406583814718,catapult,FF,47,catapult_fpga_latency
Throughput,0.09349406583814718,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09349406583814718,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0784975506016798,catapult,CLB,104,catapult_fpga_latency
Throughput,0.0784975506016798,catapult,LUT,377,catapult_fpga_latency
Throughput,0.0784975506016798,catapult,FF,51,catapult_fpga_latency
Throughput,0.0784975506016798,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0784975506016798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10986720680315325,catapult,CLB,37,catapult_fpga_latency
Throughput,0.10986720680315325,catapult,LUT,152,catapult_fpga_latency
Throughput,0.10986720680315325,catapult,FF,48,catapult_fpga_latency
Throughput,0.10986720680315325,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10986720680315325,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27504898622444657,catapult,CLB,72,catapult_fpga_latency
Throughput,0.27504898622444657,catapult,LUT,267,catapult_fpga_latency
Throughput,0.27504898622444657,catapult,FF,50,catapult_fpga_latency
Throughput,0.27504898622444657,catapult,DSP,1,catapult_fpga_latency
Throughput,0.27504898622444657,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23131062217699844,catapult,CLB,173,catapult_fpga_latency
Throughput,0.23131062217699844,catapult,LUT,371,catapult_fpga_latency
Throughput,0.23131062217699844,catapult,FF,54,catapult_fpga_latency
Throughput,0.23131062217699844,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23131062217699844,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28817887377967055,catapult,CLB,39,catapult_fpga_latency
Throughput,0.28817887377967055,catapult,LUT,144,catapult_fpga_latency
Throughput,0.28817887377967055,catapult,FF,47,catapult_fpga_latency
Throughput,0.28817887377967055,catapult,DSP,1,catapult_fpga_latency
Throughput,0.28817887377967055,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2685757748948257,catapult,CLB,81,catapult_fpga_latency
Throughput,0.2685757748948257,catapult,LUT,222,catapult_fpga_latency
Throughput,0.2685757748948257,catapult,FF,49,catapult_fpga_latency
Throughput,0.2685757748948257,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2685757748948257,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27331253424947693,catapult,CLB,103,catapult_fpga_latency
Throughput,0.27331253424947693,catapult,LUT,413,catapult_fpga_latency
Throughput,0.27331253424947693,catapult,FF,60,catapult_fpga_latency
Throughput,0.27331253424947693,catapult,DSP,1,catapult_fpga_latency
Throughput,0.27331253424947693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18086656063063106,catapult,CLB,40,catapult_fpga_latency
Throughput,0.18086656063063106,catapult,LUT,183,catapult_fpga_latency
Throughput,0.18086656063063106,catapult,FF,38,catapult_fpga_latency
Throughput,0.18086656063063106,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18086656063063106,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2723759572653018,catapult,CLB,62,catapult_fpga_latency
Throughput,0.2723759572653018,catapult,LUT,207,catapult_fpga_latency
Throughput,0.2723759572653018,catapult,FF,40,catapult_fpga_latency
Throughput,0.2723759572653018,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2723759572653018,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14221219025829432,catapult,CLB,108,catapult_fpga_latency
Throughput,0.14221219025829432,catapult,LUT,333,catapult_fpga_latency
Throughput,0.14221219025829432,catapult,FF,44,catapult_fpga_latency
Throughput,0.14221219025829432,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14221219025829432,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24714143855099985,catapult,CLB,47,catapult_fpga_latency
Throughput,0.24714143855099985,catapult,LUT,168,catapult_fpga_latency
Throughput,0.24714143855099985,catapult,FF,41,catapult_fpga_latency
Throughput,0.24714143855099985,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24714143855099985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20613668923863415,catapult,CLB,61,catapult_fpga_latency
Throughput,0.20613668923863415,catapult,LUT,223,catapult_fpga_latency
Throughput,0.20613668923863415,catapult,FF,43,catapult_fpga_latency
Throughput,0.20613668923863415,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20613668923863415,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17150334688781452,catapult,CLB,123,catapult_fpga_latency
Throughput,0.17150334688781452,catapult,LUT,356,catapult_fpga_latency
Throughput,0.17150334688781452,catapult,FF,47,catapult_fpga_latency
Throughput,0.17150334688781452,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17150334688781452,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20672676489357808,catapult,CLB,42,catapult_fpga_latency
Throughput,0.20672676489357808,catapult,LUT,155,catapult_fpga_latency
Throughput,0.20672676489357808,catapult,FF,75,catapult_fpga_latency
Throughput,0.20672676489357808,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20672676489357808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29820756379628965,catapult,CLB,68,catapult_fpga_latency
Throughput,0.29820756379628965,catapult,LUT,211,catapult_fpga_latency
Throughput,0.29820756379628965,catapult,FF,77,catapult_fpga_latency
Throughput,0.29820756379628965,catapult,DSP,1,catapult_fpga_latency
Throughput,0.29820756379628965,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24067296010412476,catapult,CLB,113,catapult_fpga_latency
Throughput,0.24067296010412476,catapult,LUT,327,catapult_fpga_latency
Throughput,0.24067296010412476,catapult,FF,81,catapult_fpga_latency
Throughput,0.24067296010412476,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24067296010412476,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.219122371079353,catapult,CLB,33,catapult_fpga_latency
Throughput,0.219122371079353,catapult,LUT,160,catapult_fpga_latency
Throughput,0.219122371079353,catapult,FF,70,catapult_fpga_latency
Throughput,0.219122371079353,catapult,DSP,1,catapult_fpga_latency
Throughput,0.219122371079353,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21647036412479947,catapult,CLB,54,catapult_fpga_latency
Throughput,0.21647036412479947,catapult,LUT,230,catapult_fpga_latency
Throughput,0.21647036412479947,catapult,FF,72,catapult_fpga_latency
Throughput,0.21647036412479947,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21647036412479947,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2535878239299164,catapult,CLB,126,catapult_fpga_latency
Throughput,0.2535878239299164,catapult,LUT,410,catapult_fpga_latency
Throughput,0.2535878239299164,catapult,FF,79,catapult_fpga_latency
Throughput,0.2535878239299164,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2535878239299164,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21746784357364038,catapult,CLB,37,catapult_fpga_latency
Throughput,0.21746784357364038,catapult,LUT,150,catapult_fpga_latency
Throughput,0.21746784357364038,catapult,FF,73,catapult_fpga_latency
Throughput,0.21746784357364038,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21746784357364038,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24585271062447572,catapult,CLB,58,catapult_fpga_latency
Throughput,0.24585271062447572,catapult,LUT,229,catapult_fpga_latency
Throughput,0.24585271062447572,catapult,FF,75,catapult_fpga_latency
Throughput,0.24585271062447572,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24585271062447572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20631177877270487,catapult,CLB,111,catapult_fpga_latency
Throughput,0.20631177877270487,catapult,LUT,352,catapult_fpga_latency
Throughput,0.20631177877270487,catapult,FF,79,catapult_fpga_latency
Throughput,0.20631177877270487,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20631177877270487,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1950374286577466,catapult,CLB,40,catapult_fpga_latency
Throughput,0.1950374286577466,catapult,LUT,155,catapult_fpga_latency
Throughput,0.1950374286577466,catapult,FF,75,catapult_fpga_latency
Throughput,0.1950374286577466,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1950374286577466,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20743522523939062,catapult,CLB,55,catapult_fpga_latency
Throughput,0.20743522523939062,catapult,LUT,227,catapult_fpga_latency
Throughput,0.20743522523939062,catapult,FF,77,catapult_fpga_latency
Throughput,0.20743522523939062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20743522523939062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1415256693598058,catapult,CLB,94,catapult_fpga_latency
Throughput,0.1415256693598058,catapult,LUT,331,catapult_fpga_latency
Throughput,0.1415256693598058,catapult,FF,81,catapult_fpga_latency
Throughput,0.1415256693598058,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1415256693598058,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22280676815663494,catapult,CLB,39,catapult_fpga_latency
Throughput,0.22280676815663494,catapult,LUT,158,catapult_fpga_latency
Throughput,0.22280676815663494,catapult,FF,70,catapult_fpga_latency
Throughput,0.22280676815663494,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22280676815663494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23535796887955723,catapult,CLB,68,catapult_fpga_latency
Throughput,0.23535796887955723,catapult,LUT,263,catapult_fpga_latency
Throughput,0.23535796887955723,catapult,FF,72,catapult_fpga_latency
Throughput,0.23535796887955723,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23535796887955723,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11919837661346921,catapult,CLB,130,catapult_fpga_latency
Throughput,0.11919837661346921,catapult,LUT,344,catapult_fpga_latency
Throughput,0.11919837661346921,catapult,FF,76,catapult_fpga_latency
Throughput,0.11919837661346921,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11919837661346921,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.201032058381318,catapult,CLB,41,catapult_fpga_latency
Throughput,0.201032058381318,catapult,LUT,152,catapult_fpga_latency
Throughput,0.201032058381318,catapult,FF,73,catapult_fpga_latency
Throughput,0.201032058381318,catapult,DSP,1,catapult_fpga_latency
Throughput,0.201032058381318,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21100883747213103,catapult,CLB,55,catapult_fpga_latency
Throughput,0.21100883747213103,catapult,LUT,230,catapult_fpga_latency
Throughput,0.21100883747213103,catapult,FF,75,catapult_fpga_latency
Throughput,0.21100883747213103,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21100883747213103,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11614748547082067,catapult,CLB,117,catapult_fpga_latency
Throughput,0.11614748547082067,catapult,LUT,344,catapult_fpga_latency
Throughput,0.11614748547082067,catapult,FF,79,catapult_fpga_latency
Throughput,0.11614748547082067,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11614748547082067,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18445355358071383,catapult,CLB,39,catapult_fpga_latency
Throughput,0.18445355358071383,catapult,LUT,182,catapult_fpga_latency
Throughput,0.18445355358071383,catapult,FF,76,catapult_fpga_latency
Throughput,0.18445355358071383,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18445355358071383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2528337607909449,catapult,CLB,74,catapult_fpga_latency
Throughput,0.2528337607909449,catapult,LUT,230,catapult_fpga_latency
Throughput,0.2528337607909449,catapult,FF,78,catapult_fpga_latency
Throughput,0.2528337607909449,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2528337607909449,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13831958851582252,catapult,CLB,106,catapult_fpga_latency
Throughput,0.13831958851582252,catapult,LUT,345,catapult_fpga_latency
Throughput,0.13831958851582252,catapult,FF,82,catapult_fpga_latency
Throughput,0.13831958851582252,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13831958851582252,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1880178128075854,catapult,CLB,43,catapult_fpga_latency
Throughput,0.1880178128075854,catapult,LUT,168,catapult_fpga_latency
Throughput,0.1880178128075854,catapult,FF,71,catapult_fpga_latency
Throughput,0.1880178128075854,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1880178128075854,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20834592089938767,catapult,CLB,65,catapult_fpga_latency
Throughput,0.20834592089938767,catapult,LUT,229,catapult_fpga_latency
Throughput,0.20834592089938767,catapult,FF,73,catapult_fpga_latency
Throughput,0.20834592089938767,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20834592089938767,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23757833551667823,catapult,CLB,118,catapult_fpga_latency
Throughput,0.23757833551667823,catapult,LUT,347,catapult_fpga_latency
Throughput,0.23757833551667823,catapult,FF,77,catapult_fpga_latency
Throughput,0.23757833551667823,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23757833551667823,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21038750432872289,catapult,CLB,43,catapult_fpga_latency
Throughput,0.21038750432872289,catapult,LUT,166,catapult_fpga_latency
Throughput,0.21038750432872289,catapult,FF,74,catapult_fpga_latency
Throughput,0.21038750432872289,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21038750432872289,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2372205156841902,catapult,CLB,63,catapult_fpga_latency
Throughput,0.2372205156841902,catapult,LUT,230,catapult_fpga_latency
Throughput,0.2372205156841902,catapult,FF,76,catapult_fpga_latency
Throughput,0.2372205156841902,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2372205156841902,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23525149561138334,catapult,CLB,102,catapult_fpga_latency
Throughput,0.23525149561138334,catapult,LUT,385,catapult_fpga_latency
Throughput,0.23525149561138334,catapult,FF,84,catapult_fpga_latency
Throughput,0.23525149561138334,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23525149561138334,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13914561254403263,catapult,CLB,37,catapult_fpga_latency
Throughput,0.13914561254403263,catapult,LUT,130,catapult_fpga_latency
Throughput,0.13914561254403263,catapult,FF,55,catapult_fpga_latency
Throughput,0.13914561254403263,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13914561254403263,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3110108412159031,catapult,CLB,51,catapult_fpga_latency
Throughput,0.3110108412159031,catapult,LUT,190,catapult_fpga_latency
Throughput,0.3110108412159031,catapult,FF,57,catapult_fpga_latency
Throughput,0.3110108412159031,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3110108412159031,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3484837819132735,catapult,CLB,111,catapult_fpga_latency
Throughput,0.3484837819132735,catapult,LUT,310,catapult_fpga_latency
Throughput,0.3484837819132735,catapult,FF,64,catapult_fpga_latency
Throughput,0.3484837819132735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3484837819132735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16003587364143548,catapult,CLB,29,catapult_fpga_latency
Throughput,0.16003587364143548,catapult,LUT,136,catapult_fpga_latency
Throughput,0.16003587364143548,catapult,FF,48,catapult_fpga_latency
Throughput,0.16003587364143548,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16003587364143548,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11981701545399866,catapult,CLB,46,catapult_fpga_latency
Throughput,0.11981701545399866,catapult,LUT,220,catapult_fpga_latency
Throughput,0.11981701545399866,catapult,FF,50,catapult_fpga_latency
Throughput,0.11981701545399866,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11981701545399866,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09301087455242005,catapult,CLB,146,catapult_fpga_latency
Throughput,0.09301087455242005,catapult,LUT,468,catapult_fpga_latency
Throughput,0.09301087455242005,catapult,FF,54,catapult_fpga_latency
Throughput,0.09301087455242005,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09301087455242005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,CLB,37,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,LUT,156,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,FF,45,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,DSP,1,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29195358405139316,catapult,CLB,74,catapult_fpga_latency
Throughput,0.29195358405139316,catapult,LUT,202,catapult_fpga_latency
Throughput,0.29195358405139316,catapult,FF,47,catapult_fpga_latency
Throughput,0.29195358405139316,catapult,DSP,1,catapult_fpga_latency
Throughput,0.29195358405139316,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3637992133933408,catapult,CLB,107,catapult_fpga_latency
Throughput,0.3637992133933408,catapult,LUT,412,catapult_fpga_latency
Throughput,0.3637992133933408,catapult,FF,54,catapult_fpga_latency
Throughput,0.3637992133933408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3637992133933408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2604860617815632,catapult,CLB,43,catapult_fpga_latency
Throughput,0.2604860617815632,catapult,LUT,199,catapult_fpga_latency
Throughput,0.2604860617815632,catapult,FF,61,catapult_fpga_latency
Throughput,0.2604860617815632,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2604860617815632,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3030644666610903,catapult,CLB,53,catapult_fpga_latency
Throughput,0.3030644666610903,catapult,LUT,215,catapult_fpga_latency
Throughput,0.3030644666610903,catapult,FF,63,catapult_fpga_latency
Throughput,0.3030644666610903,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3030644666610903,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23275110644057226,catapult,CLB,115,catapult_fpga_latency
Throughput,0.23275110644057226,catapult,LUT,472,catapult_fpga_latency
Throughput,0.23275110644057226,catapult,FF,67,catapult_fpga_latency
Throughput,0.23275110644057226,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23275110644057226,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24281769538811493,catapult,CLB,44,catapult_fpga_latency
Throughput,0.24281769538811493,catapult,LUT,217,catapult_fpga_latency
Throughput,0.24281769538811493,catapult,FF,89,catapult_fpga_latency
Throughput,0.24281769538811493,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24281769538811493,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2695725872714294,catapult,CLB,79,catapult_fpga_latency
Throughput,0.2695725872714294,catapult,LUT,311,catapult_fpga_latency
Throughput,0.2695725872714294,catapult,FF,91,catapult_fpga_latency
Throughput,0.2695725872714294,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2695725872714294,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27679592113530616,catapult,CLB,101,catapult_fpga_latency
Throughput,0.27679592113530616,catapult,LUT,366,catapult_fpga_latency
Throughput,0.27679592113530616,catapult,FF,98,catapult_fpga_latency
Throughput,0.27679592113530616,catapult,DSP,1,catapult_fpga_latency
Throughput,0.27679592113530616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25182833668139104,catapult,CLB,43,catapult_fpga_latency
Throughput,0.25182833668139104,catapult,LUT,220,catapult_fpga_latency
Throughput,0.25182833668139104,catapult,FF,85,catapult_fpga_latency
Throughput,0.25182833668139104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.25182833668139104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2608222316523949,catapult,CLB,77,catapult_fpga_latency
Throughput,0.2608222316523949,catapult,LUT,279,catapult_fpga_latency
Throughput,0.2608222316523949,catapult,FF,87,catapult_fpga_latency
Throughput,0.2608222316523949,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2608222316523949,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25750385547647614,catapult,CLB,161,catapult_fpga_latency
Throughput,0.25750385547647614,catapult,LUT,429,catapult_fpga_latency
Throughput,0.25750385547647614,catapult,FF,91,catapult_fpga_latency
Throughput,0.25750385547647614,catapult,DSP,1,catapult_fpga_latency
Throughput,0.25750385547647614,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.296225904244384,catapult,CLB,46,catapult_fpga_latency
Throughput,0.296225904244384,catapult,LUT,210,catapult_fpga_latency
Throughput,0.296225904244384,catapult,FF,89,catapult_fpga_latency
Throughput,0.296225904244384,catapult,DSP,1,catapult_fpga_latency
Throughput,0.296225904244384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3238238152339028,catapult,CLB,67,catapult_fpga_latency
Throughput,0.3238238152339028,catapult,LUT,233,catapult_fpga_latency
Throughput,0.3238238152339028,catapult,FF,91,catapult_fpga_latency
Throughput,0.3238238152339028,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3238238152339028,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24363681547191232,catapult,CLB,124,catapult_fpga_latency
Throughput,0.24363681547191232,catapult,LUT,499,catapult_fpga_latency
Throughput,0.24363681547191232,catapult,FF,95,catapult_fpga_latency
Throughput,0.24363681547191232,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24363681547191232,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28169339420539785,catapult,CLB,40,catapult_fpga_latency
Throughput,0.28169339420539785,catapult,LUT,218,catapult_fpga_latency
Throughput,0.28169339420539785,catapult,FF,85,catapult_fpga_latency
Throughput,0.28169339420539785,catapult,DSP,1,catapult_fpga_latency
Throughput,0.28169339420539785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2607504136153436,catapult,CLB,91,catapult_fpga_latency
Throughput,0.2607504136153436,catapult,LUT,311,catapult_fpga_latency
Throughput,0.2607504136153436,catapult,FF,87,catapult_fpga_latency
Throughput,0.2607504136153436,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2607504136153436,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2804667527699598,catapult,CLB,143,catapult_fpga_latency
Throughput,0.2804667527699598,catapult,LUT,431,catapult_fpga_latency
Throughput,0.2804667527699598,catapult,FF,91,catapult_fpga_latency
Throughput,0.2804667527699598,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2804667527699598,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.282137507614186,catapult,CLB,45,catapult_fpga_latency
Throughput,0.282137507614186,catapult,LUT,183,catapult_fpga_latency
Throughput,0.282137507614186,catapult,FF,90,catapult_fpga_latency
Throughput,0.282137507614186,catapult,DSP,1,catapult_fpga_latency
Throughput,0.282137507614186,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2803296340100397,catapult,CLB,86,catapult_fpga_latency
Throughput,0.2803296340100397,catapult,LUT,287,catapult_fpga_latency
Throughput,0.2803296340100397,catapult,FF,92,catapult_fpga_latency
Throughput,0.2803296340100397,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2803296340100397,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29096808865681273,catapult,CLB,142,catapult_fpga_latency
Throughput,0.29096808865681273,catapult,LUT,527,catapult_fpga_latency
Throughput,0.29096808865681273,catapult,FF,96,catapult_fpga_latency
Throughput,0.29096808865681273,catapult,DSP,1,catapult_fpga_latency
Throughput,0.29096808865681273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1974248300024145,catapult,CLB,45,catapult_fpga_latency
Throughput,0.1974248300024145,catapult,LUT,225,catapult_fpga_latency
Throughput,0.1974248300024145,catapult,FF,86,catapult_fpga_latency
Throughput,0.1974248300024145,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1974248300024145,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26148405274133346,catapult,CLB,84,catapult_fpga_latency
Throughput,0.26148405274133346,catapult,LUT,297,catapult_fpga_latency
Throughput,0.26148405274133346,catapult,FF,88,catapult_fpga_latency
Throughput,0.26148405274133346,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26148405274133346,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20651902071158607,catapult,CLB,141,catapult_fpga_latency
Throughput,0.20651902071158607,catapult,LUT,519,catapult_fpga_latency
Throughput,0.20651902071158607,catapult,FF,92,catapult_fpga_latency
Throughput,0.20651902071158607,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20651902071158607,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0646929452860709,catapult,CLB,33,catapult_fpga_latency
Throughput,0.0646929452860709,catapult,LUT,138,catapult_fpga_latency
Throughput,0.0646929452860709,catapult,FF,50,catapult_fpga_latency
Throughput,0.0646929452860709,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0646929452860709,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11525008750362893,catapult,CLB,59,catapult_fpga_latency
Throughput,0.11525008750362893,catapult,LUT,181,catapult_fpga_latency
Throughput,0.11525008750362893,catapult,FF,52,catapult_fpga_latency
Throughput,0.11525008750362893,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11525008750362893,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1254096191686095,catapult,CLB,112,catapult_fpga_latency
Throughput,0.1254096191686095,catapult,LUT,439,catapult_fpga_latency
Throughput,0.1254096191686095,catapult,FF,66,catapult_fpga_latency
Throughput,0.1254096191686095,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1254096191686095,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05232623881977959,catapult,CLB,35,catapult_fpga_latency
Throughput,0.05232623881977959,catapult,LUT,127,catapult_fpga_latency
Throughput,0.05232623881977959,catapult,FF,44,catapult_fpga_latency
Throughput,0.05232623881977959,catapult,DSP,1,catapult_fpga_latency
Throughput,0.05232623881977959,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04755314122973849,catapult,CLB,42,catapult_fpga_latency
Throughput,0.04755314122973849,catapult,LUT,198,catapult_fpga_latency
Throughput,0.04755314122973849,catapult,FF,46,catapult_fpga_latency
Throughput,0.04755314122973849,catapult,DSP,1,catapult_fpga_latency
Throughput,0.04755314122973849,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03724707467062598,catapult,CLB,105,catapult_fpga_latency
Throughput,0.03724707467062598,catapult,LUT,316,catapult_fpga_latency
Throughput,0.03724707467062598,catapult,FF,52,catapult_fpga_latency
Throughput,0.03724707467062598,catapult,DSP,1,catapult_fpga_latency
Throughput,0.03724707467062598,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05765257841356016,catapult,CLB,30,catapult_fpga_latency
Throughput,0.05765257841356016,catapult,LUT,126,catapult_fpga_latency
Throughput,0.05765257841356016,catapult,FF,47,catapult_fpga_latency
Throughput,0.05765257841356016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.05765257841356016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1331640551863804,catapult,CLB,50,catapult_fpga_latency
Throughput,0.1331640551863804,catapult,LUT,196,catapult_fpga_latency
Throughput,0.1331640551863804,catapult,FF,49,catapult_fpga_latency
Throughput,0.1331640551863804,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1331640551863804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08755434279171224,catapult,CLB,104,catapult_fpga_latency
Throughput,0.08755434279171224,catapult,LUT,300,catapult_fpga_latency
Throughput,0.08755434279171224,catapult,FF,56,catapult_fpga_latency
Throughput,0.08755434279171224,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08755434279171224,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05966815317936682,catapult,CLB,30,catapult_fpga_latency
Throughput,0.05966815317936682,catapult,LUT,124,catapult_fpga_latency
Throughput,0.05966815317936682,catapult,FF,48,catapult_fpga_latency
Throughput,0.05966815317936682,catapult,DSP,1,catapult_fpga_latency
Throughput,0.05966815317936682,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14225708216214264,catapult,CLB,44,catapult_fpga_latency
Throughput,0.14225708216214264,catapult,LUT,196,catapult_fpga_latency
Throughput,0.14225708216214264,catapult,FF,50,catapult_fpga_latency
Throughput,0.14225708216214264,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14225708216214264,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08744320017628548,catapult,CLB,104,catapult_fpga_latency
Throughput,0.08744320017628548,catapult,LUT,300,catapult_fpga_latency
Throughput,0.08744320017628548,catapult,FF,57,catapult_fpga_latency
Throughput,0.08744320017628548,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08744320017628548,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05979427182834739,catapult,CLB,32,catapult_fpga_latency
Throughput,0.05979427182834739,catapult,LUT,123,catapult_fpga_latency
Throughput,0.05979427182834739,catapult,FF,49,catapult_fpga_latency
Throughput,0.05979427182834739,catapult,DSP,1,catapult_fpga_latency
Throughput,0.05979427182834739,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1293929722794966,catapult,CLB,52,catapult_fpga_latency
Throughput,0.1293929722794966,catapult,LUT,197,catapult_fpga_latency
Throughput,0.1293929722794966,catapult,FF,51,catapult_fpga_latency
Throughput,0.1293929722794966,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1293929722794966,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0911535232249606,catapult,CLB,112,catapult_fpga_latency
Throughput,0.0911535232249606,catapult,LUT,301,catapult_fpga_latency
Throughput,0.0911535232249606,catapult,FF,58,catapult_fpga_latency
Throughput,0.0911535232249606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0911535232249606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10604732764976214,catapult,CLB,39,catapult_fpga_latency
Throughput,0.10604732764976214,catapult,LUT,136,catapult_fpga_latency
Throughput,0.10604732764976214,catapult,FF,59,catapult_fpga_latency
Throughput,0.10604732764976214,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10604732764976214,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11475709709529132,catapult,CLB,57,catapult_fpga_latency
Throughput,0.11475709709529132,catapult,LUT,186,catapult_fpga_latency
Throughput,0.11475709709529132,catapult,FF,61,catapult_fpga_latency
Throughput,0.11475709709529132,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11475709709529132,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14360575968236702,catapult,CLB,97,catapult_fpga_latency
Throughput,0.14360575968236702,catapult,LUT,287,catapult_fpga_latency
Throughput,0.14360575968236702,catapult,FF,68,catapult_fpga_latency
Throughput,0.14360575968236702,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14360575968236702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,CLB,30,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,LUT,141,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,FF,50,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11591398116189161,catapult,CLB,57,catapult_fpga_latency
Throughput,0.11591398116189161,catapult,LUT,185,catapult_fpga_latency
Throughput,0.11591398116189161,catapult,FF,52,catapult_fpga_latency
Throughput,0.11591398116189161,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11591398116189161,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09765210169294566,catapult,CLB,95,catapult_fpga_latency
Throughput,0.09765210169294566,catapult,LUT,304,catapult_fpga_latency
Throughput,0.09765210169294566,catapult,FF,59,catapult_fpga_latency
Throughput,0.09765210169294566,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09765210169294566,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,CLB,28,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,LUT,135,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,FF,53,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12466072026720278,catapult,CLB,54,catapult_fpga_latency
Throughput,0.12466072026720278,catapult,LUT,199,catapult_fpga_latency
Throughput,0.12466072026720278,catapult,FF,55,catapult_fpga_latency
Throughput,0.12466072026720278,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12466072026720278,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11313539240501747,catapult,CLB,101,catapult_fpga_latency
Throughput,0.11313539240501747,catapult,LUT,317,catapult_fpga_latency
Throughput,0.11313539240501747,catapult,FF,62,catapult_fpga_latency
Throughput,0.11313539240501747,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11313539240501747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1248597824642926,catapult,CLB,34,catapult_fpga_latency
Throughput,0.1248597824642926,catapult,LUT,130,catapult_fpga_latency
Throughput,0.1248597824642926,catapult,FF,54,catapult_fpga_latency
Throughput,0.1248597824642926,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1248597824642926,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08336802137756152,catapult,CLB,60,catapult_fpga_latency
Throughput,0.08336802137756152,catapult,LUT,199,catapult_fpga_latency
Throughput,0.08336802137756152,catapult,FF,56,catapult_fpga_latency
Throughput,0.08336802137756152,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08336802137756152,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,CLB,93,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,LUT,317,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,FF,63,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15842706010231536,catapult,CLB,31,catapult_fpga_latency
Throughput,0.15842706010231536,catapult,LUT,129,catapult_fpga_latency
Throughput,0.15842706010231536,catapult,FF,55,catapult_fpga_latency
Throughput,0.15842706010231536,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15842706010231536,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1100554470347706,catapult,CLB,61,catapult_fpga_latency
Throughput,0.1100554470347706,catapult,LUT,201,catapult_fpga_latency
Throughput,0.1100554470347706,catapult,FF,57,catapult_fpga_latency
Throughput,0.1100554470347706,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1100554470347706,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,CLB,89,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,LUT,318,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,FF,64,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11935884724180204,catapult,CLB,43,catapult_fpga_latency
Throughput,0.11935884724180204,catapult,LUT,177,catapult_fpga_latency
Throughput,0.11935884724180204,catapult,FF,50,catapult_fpga_latency
Throughput,0.11935884724180204,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11935884724180204,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15251409573401298,catapult,CLB,58,catapult_fpga_latency
Throughput,0.15251409573401298,catapult,LUT,202,catapult_fpga_latency
Throughput,0.15251409573401298,catapult,FF,52,catapult_fpga_latency
Throughput,0.15251409573401298,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15251409573401298,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08452688106966401,catapult,CLB,116,catapult_fpga_latency
Throughput,0.08452688106966401,catapult,LUT,326,catapult_fpga_latency
Throughput,0.08452688106966401,catapult,FF,56,catapult_fpga_latency
Throughput,0.08452688106966401,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08452688106966401,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08693207492779856,catapult,CLB,35,catapult_fpga_latency
Throughput,0.08693207492779856,catapult,LUT,177,catapult_fpga_latency
Throughput,0.08693207492779856,catapult,FF,60,catapult_fpga_latency
Throughput,0.08693207492779856,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08693207492779856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10705524007565807,catapult,CLB,60,catapult_fpga_latency
Throughput,0.10705524007565807,catapult,LUT,274,catapult_fpga_latency
Throughput,0.10705524007565807,catapult,FF,62,catapult_fpga_latency
Throughput,0.10705524007565807,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10705524007565807,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10748796645343563,catapult,CLB,90,catapult_fpga_latency
Throughput,0.10748796645343563,catapult,LUT,376,catapult_fpga_latency
Throughput,0.10748796645343563,catapult,FF,66,catapult_fpga_latency
Throughput,0.10748796645343563,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10748796645343563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10677374792298366,catapult,CLB,39,catapult_fpga_latency
Throughput,0.10677374792298366,catapult,LUT,168,catapult_fpga_latency
Throughput,0.10677374792298366,catapult,FF,63,catapult_fpga_latency
Throughput,0.10677374792298366,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10677374792298366,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10578765307870104,catapult,CLB,75,catapult_fpga_latency
Throughput,0.10578765307870104,catapult,LUT,286,catapult_fpga_latency
Throughput,0.10578765307870104,catapult,FF,65,catapult_fpga_latency
Throughput,0.10578765307870104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10578765307870104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14289778707057965,catapult,CLB,96,catapult_fpga_latency
Throughput,0.14289778707057965,catapult,LUT,407,catapult_fpga_latency
Throughput,0.14289778707057965,catapult,FF,69,catapult_fpga_latency
Throughput,0.14289778707057965,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14289778707057965,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10530899502046417,catapult,CLB,37,catapult_fpga_latency
Throughput,0.10530899502046417,catapult,LUT,169,catapult_fpga_latency
Throughput,0.10530899502046417,catapult,FF,64,catapult_fpga_latency
Throughput,0.10530899502046417,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10530899502046417,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10716582507558137,catapult,CLB,64,catapult_fpga_latency
Throughput,0.10716582507558137,catapult,LUT,286,catapult_fpga_latency
Throughput,0.10716582507558137,catapult,FF,66,catapult_fpga_latency
Throughput,0.10716582507558137,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10716582507558137,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12081696917826218,catapult,CLB,93,catapult_fpga_latency
Throughput,0.12081696917826218,catapult,LUT,407,catapult_fpga_latency
Throughput,0.12081696917826218,catapult,FF,70,catapult_fpga_latency
Throughput,0.12081696917826218,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12081696917826218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12833077719813618,catapult,CLB,36,catapult_fpga_latency
Throughput,0.12833077719813618,catapult,LUT,168,catapult_fpga_latency
Throughput,0.12833077719813618,catapult,FF,65,catapult_fpga_latency
Throughput,0.12833077719813618,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12833077719813618,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10562644615808096,catapult,CLB,67,catapult_fpga_latency
Throughput,0.10562644615808096,catapult,LUT,286,catapult_fpga_latency
Throughput,0.10562644615808096,catapult,FF,67,catapult_fpga_latency
Throughput,0.10562644615808096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10562644615808096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12557325761768193,catapult,CLB,121,catapult_fpga_latency
Throughput,0.12557325761768193,catapult,LUT,411,catapult_fpga_latency
Throughput,0.12557325761768193,catapult,FF,71,catapult_fpga_latency
Throughput,0.12557325761768193,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12557325761768193,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10512580825977681,catapult,CLB,42,catapult_fpga_latency
Throughput,0.10512580825977681,catapult,LUT,177,catapult_fpga_latency
Throughput,0.10512580825977681,catapult,FF,86,catapult_fpga_latency
Throughput,0.10512580825977681,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10512580825977681,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10224991740762922,catapult,CLB,62,catapult_fpga_latency
Throughput,0.10224991740762922,catapult,LUT,210,catapult_fpga_latency
Throughput,0.10224991740762922,catapult,FF,88,catapult_fpga_latency
Throughput,0.10224991740762922,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10224991740762922,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.131173896184781,catapult,CLB,130,catapult_fpga_latency
Throughput,0.131173896184781,catapult,LUT,338,catapult_fpga_latency
Throughput,0.131173896184781,catapult,FF,92,catapult_fpga_latency
Throughput,0.131173896184781,catapult,DSP,1,catapult_fpga_latency
Throughput,0.131173896184781,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09377097246406016,catapult,CLB,43,catapult_fpga_latency
Throughput,0.09377097246406016,catapult,LUT,165,catapult_fpga_latency
Throughput,0.09377097246406016,catapult,FF,83,catapult_fpga_latency
Throughput,0.09377097246406016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09377097246406016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11617933116256125,catapult,CLB,65,catapult_fpga_latency
Throughput,0.11617933116256125,catapult,LUT,222,catapult_fpga_latency
Throughput,0.11617933116256125,catapult,FF,85,catapult_fpga_latency
Throughput,0.11617933116256125,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11617933116256125,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06235275397149632,catapult,CLB,135,catapult_fpga_latency
Throughput,0.06235275397149632,catapult,LUT,332,catapult_fpga_latency
Throughput,0.06235275397149632,catapult,FF,89,catapult_fpga_latency
Throughput,0.06235275397149632,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06235275397149632,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07928513980824413,catapult,CLB,46,catapult_fpga_latency
Throughput,0.07928513980824413,catapult,LUT,159,catapult_fpga_latency
Throughput,0.07928513980824413,catapult,FF,86,catapult_fpga_latency
Throughput,0.07928513980824413,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07928513980824413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0915237896413558,catapult,CLB,54,catapult_fpga_latency
Throughput,0.0915237896413558,catapult,LUT,230,catapult_fpga_latency
Throughput,0.0915237896413558,catapult,FF,88,catapult_fpga_latency
Throughput,0.0915237896413558,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0915237896413558,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06749420865942597,catapult,CLB,147,catapult_fpga_latency
Throughput,0.06749420865942597,catapult,LUT,343,catapult_fpga_latency
Throughput,0.06749420865942597,catapult,FF,92,catapult_fpga_latency
Throughput,0.06749420865942597,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06749420865942597,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10790777295298146,catapult,CLB,50,catapult_fpga_latency
Throughput,0.10790777295298146,catapult,LUT,160,catapult_fpga_latency
Throughput,0.10790777295298146,catapult,FF,87,catapult_fpga_latency
Throughput,0.10790777295298146,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10790777295298146,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12555878367188375,catapult,CLB,58,catapult_fpga_latency
Throughput,0.12555878367188375,catapult,LUT,230,catapult_fpga_latency
Throughput,0.12555878367188375,catapult,FF,89,catapult_fpga_latency
Throughput,0.12555878367188375,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12555878367188375,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12205961440391334,catapult,CLB,98,catapult_fpga_latency
Throughput,0.12205961440391334,catapult,LUT,343,catapult_fpga_latency
Throughput,0.12205961440391334,catapult,FF,93,catapult_fpga_latency
Throughput,0.12205961440391334,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12205961440391334,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08326011300229057,catapult,CLB,44,catapult_fpga_latency
Throughput,0.08326011300229057,catapult,LUT,160,catapult_fpga_latency
Throughput,0.08326011300229057,catapult,FF,88,catapult_fpga_latency
Throughput,0.08326011300229057,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08326011300229057,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13178638954976102,catapult,CLB,66,catapult_fpga_latency
Throughput,0.13178638954976102,catapult,LUT,237,catapult_fpga_latency
Throughput,0.13178638954976102,catapult,FF,90,catapult_fpga_latency
Throughput,0.13178638954976102,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13178638954976102,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12763520429099345,catapult,CLB,109,catapult_fpga_latency
Throughput,0.12763520429099345,catapult,LUT,344,catapult_fpga_latency
Throughput,0.12763520429099345,catapult,FF,94,catapult_fpga_latency
Throughput,0.12763520429099345,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12763520429099345,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11418202395858572,catapult,CLB,45,catapult_fpga_latency
Throughput,0.11418202395858572,catapult,LUT,169,catapult_fpga_latency
Throughput,0.11418202395858572,catapult,FF,86,catapult_fpga_latency
Throughput,0.11418202395858572,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11418202395858572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10144950031555867,catapult,CLB,72,catapult_fpga_latency
Throughput,0.10144950031555867,catapult,LUT,222,catapult_fpga_latency
Throughput,0.10144950031555867,catapult,FF,88,catapult_fpga_latency
Throughput,0.10144950031555867,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10144950031555867,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12920973388609258,catapult,CLB,100,catapult_fpga_latency
Throughput,0.12920973388609258,catapult,LUT,350,catapult_fpga_latency
Throughput,0.12920973388609258,catapult,FF,96,catapult_fpga_latency
Throughput,0.12920973388609258,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12920973388609258,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10629061896003558,catapult,CLB,46,catapult_fpga_latency
Throughput,0.10629061896003558,catapult,LUT,175,catapult_fpga_latency
Throughput,0.10629061896003558,catapult,FF,83,catapult_fpga_latency
Throughput,0.10629061896003558,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10629061896003558,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09173477897559956,catapult,CLB,69,catapult_fpga_latency
Throughput,0.09173477897559956,catapult,LUT,230,catapult_fpga_latency
Throughput,0.09173477897559956,catapult,FF,85,catapult_fpga_latency
Throughput,0.09173477897559956,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09173477897559956,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10119448963621694,catapult,CLB,122,catapult_fpga_latency
Throughput,0.10119448963621694,catapult,LUT,367,catapult_fpga_latency
Throughput,0.10119448963621694,catapult,FF,89,catapult_fpga_latency
Throughput,0.10119448963621694,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10119448963621694,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.103799680732942,catapult,CLB,46,catapult_fpga_latency
Throughput,0.103799680732942,catapult,LUT,170,catapult_fpga_latency
Throughput,0.103799680732942,catapult,FF,86,catapult_fpga_latency
Throughput,0.103799680732942,catapult,DSP,1,catapult_fpga_latency
Throughput,0.103799680732942,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08929944407524085,catapult,CLB,65,catapult_fpga_latency
Throughput,0.08929944407524085,catapult,LUT,239,catapult_fpga_latency
Throughput,0.08929944407524085,catapult,FF,88,catapult_fpga_latency
Throughput,0.08929944407524085,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08929944407524085,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11014743123523404,catapult,CLB,115,catapult_fpga_latency
Throughput,0.11014743123523404,catapult,LUT,360,catapult_fpga_latency
Throughput,0.11014743123523404,catapult,FF,95,catapult_fpga_latency
Throughput,0.11014743123523404,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11014743123523404,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0982941444408862,catapult,CLB,48,catapult_fpga_latency
Throughput,0.0982941444408862,catapult,LUT,173,catapult_fpga_latency
Throughput,0.0982941444408862,catapult,FF,87,catapult_fpga_latency
Throughput,0.0982941444408862,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0982941444408862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1149040424850803,catapult,CLB,59,catapult_fpga_latency
Throughput,0.1149040424850803,catapult,LUT,239,catapult_fpga_latency
Throughput,0.1149040424850803,catapult,FF,89,catapult_fpga_latency
Throughput,0.1149040424850803,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1149040424850803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10505511559056786,catapult,CLB,112,catapult_fpga_latency
Throughput,0.10505511559056786,catapult,LUT,355,catapult_fpga_latency
Throughput,0.10505511559056786,catapult,FF,96,catapult_fpga_latency
Throughput,0.10505511559056786,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10505511559056786,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1039703900646727,catapult,CLB,40,catapult_fpga_latency
Throughput,0.1039703900646727,catapult,LUT,172,catapult_fpga_latency
Throughput,0.1039703900646727,catapult,FF,88,catapult_fpga_latency
Throughput,0.1039703900646727,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1039703900646727,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09085364540712564,catapult,CLB,70,catapult_fpga_latency
Throughput,0.09085364540712564,catapult,LUT,238,catapult_fpga_latency
Throughput,0.09085364540712564,catapult,FF,90,catapult_fpga_latency
Throughput,0.09085364540712564,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09085364540712564,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11747408169335599,catapult,CLB,122,catapult_fpga_latency
Throughput,0.11747408169335599,catapult,LUT,357,catapult_fpga_latency
Throughput,0.11747408169335599,catapult,FF,96,catapult_fpga_latency
Throughput,0.11747408169335599,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11747408169335599,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1026899635964079,catapult,CLB,31,catapult_fpga_latency
Throughput,0.1026899635964079,catapult,LUT,134,catapult_fpga_latency
Throughput,0.1026899635964079,catapult,FF,53,catapult_fpga_latency
Throughput,0.1026899635964079,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1026899635964079,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2368722441394846,catapult,CLB,51,catapult_fpga_latency
Throughput,0.2368722441394846,catapult,LUT,180,catapult_fpga_latency
Throughput,0.2368722441394846,catapult,FF,55,catapult_fpga_latency
Throughput,0.2368722441394846,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2368722441394846,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1947153096664663,catapult,CLB,98,catapult_fpga_latency
Throughput,0.1947153096664663,catapult,LUT,285,catapult_fpga_latency
Throughput,0.1947153096664663,catapult,FF,64,catapult_fpga_latency
Throughput,0.1947153096664663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1947153096664663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08778570736318422,catapult,CLB,27,catapult_fpga_latency
Throughput,0.08778570736318422,catapult,LUT,136,catapult_fpga_latency
Throughput,0.08778570736318422,catapult,FF,44,catapult_fpga_latency
Throughput,0.08778570736318422,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08778570736318422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06969868006033675,catapult,CLB,55,catapult_fpga_latency
Throughput,0.06969868006033675,catapult,LUT,199,catapult_fpga_latency
Throughput,0.06969868006033675,catapult,FF,46,catapult_fpga_latency
Throughput,0.06969868006033675,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06969868006033675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.053553944164979134,catapult,CLB,105,catapult_fpga_latency
Throughput,0.053553944164979134,catapult,LUT,327,catapult_fpga_latency
Throughput,0.053553944164979134,catapult,FF,54,catapult_fpga_latency
Throughput,0.053553944164979134,catapult,DSP,1,catapult_fpga_latency
Throughput,0.053553944164979134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08458949437391043,catapult,CLB,29,catapult_fpga_latency
Throughput,0.08458949437391043,catapult,LUT,136,catapult_fpga_latency
Throughput,0.08458949437391043,catapult,FF,47,catapult_fpga_latency
Throughput,0.08458949437391043,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08458949437391043,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18816254383716866,catapult,CLB,46,catapult_fpga_latency
Throughput,0.18816254383716866,catapult,LUT,195,catapult_fpga_latency
Throughput,0.18816254383716866,catapult,FF,49,catapult_fpga_latency
Throughput,0.18816254383716866,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18816254383716866,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16019987818401263,catapult,CLB,94,catapult_fpga_latency
Throughput,0.16019987818401263,catapult,LUT,316,catapult_fpga_latency
Throughput,0.16019987818401263,catapult,FF,59,catapult_fpga_latency
Throughput,0.16019987818401263,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16019987818401263,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10411218129179063,catapult,CLB,36,catapult_fpga_latency
Throughput,0.10411218129179063,catapult,LUT,145,catapult_fpga_latency
Throughput,0.10411218129179063,catapult,FF,48,catapult_fpga_latency
Throughput,0.10411218129179063,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10411218129179063,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.229938709836893,catapult,CLB,52,catapult_fpga_latency
Throughput,0.229938709836893,catapult,LUT,195,catapult_fpga_latency
Throughput,0.229938709836893,catapult,FF,50,catapult_fpga_latency
Throughput,0.229938709836893,catapult,DSP,1,catapult_fpga_latency
Throughput,0.229938709836893,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19698987649325714,catapult,CLB,94,catapult_fpga_latency
Throughput,0.19698987649325714,catapult,LUT,316,catapult_fpga_latency
Throughput,0.19698987649325714,catapult,FF,60,catapult_fpga_latency
Throughput,0.19698987649325714,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19698987649325714,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,CLB,32,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,LUT,165,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,FF,59,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20744581100524923,catapult,CLB,75,catapult_fpga_latency
Throughput,0.20744581100524923,catapult,LUT,259,catapult_fpga_latency
Throughput,0.20744581100524923,catapult,FF,61,catapult_fpga_latency
Throughput,0.20744581100524923,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20744581100524923,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14288588333196162,catapult,CLB,156,catapult_fpga_latency
Throughput,0.14288588333196162,catapult,LUT,355,catapult_fpga_latency
Throughput,0.14288588333196162,catapult,FF,65,catapult_fpga_latency
Throughput,0.14288588333196162,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14288588333196162,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,CLB,33,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,LUT,169,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,FF,51,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11960442034016694,catapult,CLB,73,catapult_fpga_latency
Throughput,0.11960442034016694,catapult,LUT,260,catapult_fpga_latency
Throughput,0.11960442034016694,catapult,FF,53,catapult_fpga_latency
Throughput,0.11960442034016694,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11960442034016694,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14932195141690852,catapult,CLB,122,catapult_fpga_latency
Throughput,0.14932195141690852,catapult,LUT,403,catapult_fpga_latency
Throughput,0.14932195141690852,catapult,FF,59,catapult_fpga_latency
Throughput,0.14932195141690852,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14932195141690852,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15311874557773925,catapult,CLB,35,catapult_fpga_latency
Throughput,0.15311874557773925,catapult,LUT,158,catapult_fpga_latency
Throughput,0.15311874557773925,catapult,FF,54,catapult_fpga_latency
Throughput,0.15311874557773925,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15311874557773925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17323564690694682,catapult,CLB,64,catapult_fpga_latency
Throughput,0.17323564690694682,catapult,LUT,272,catapult_fpga_latency
Throughput,0.17323564690694682,catapult,FF,56,catapult_fpga_latency
Throughput,0.17323564690694682,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17323564690694682,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15152872022328062,catapult,CLB,110,catapult_fpga_latency
Throughput,0.15152872022328062,catapult,LUT,429,catapult_fpga_latency
Throughput,0.15152872022328062,catapult,FF,62,catapult_fpga_latency
Throughput,0.15152872022328062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15152872022328062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12904619505358192,catapult,CLB,36,catapult_fpga_latency
Throughput,0.12904619505358192,catapult,LUT,157,catapult_fpga_latency
Throughput,0.12904619505358192,catapult,FF,55,catapult_fpga_latency
Throughput,0.12904619505358192,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12904619505358192,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14041608938101918,catapult,CLB,59,catapult_fpga_latency
Throughput,0.14041608938101918,catapult,LUT,271,catapult_fpga_latency
Throughput,0.14041608938101918,catapult,FF,57,catapult_fpga_latency
Throughput,0.14041608938101918,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14041608938101918,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17481258342930545,catapult,CLB,119,catapult_fpga_latency
Throughput,0.17481258342930545,catapult,LUT,429,catapult_fpga_latency
Throughput,0.17481258342930545,catapult,FF,63,catapult_fpga_latency
Throughput,0.17481258342930545,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17481258342930545,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21766508917521038,catapult,CLB,38,catapult_fpga_latency
Throughput,0.21766508917521038,catapult,LUT,178,catapult_fpga_latency
Throughput,0.21766508917521038,catapult,FF,48,catapult_fpga_latency
Throughput,0.21766508917521038,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21766508917521038,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17693049303274258,catapult,CLB,69,catapult_fpga_latency
Throughput,0.17693049303274258,catapult,LUT,239,catapult_fpga_latency
Throughput,0.17693049303274258,catapult,FF,50,catapult_fpga_latency
Throughput,0.17693049303274258,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17693049303274258,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25656386580170437,catapult,CLB,137,catapult_fpga_latency
Throughput,0.25656386580170437,catapult,LUT,412,catapult_fpga_latency
Throughput,0.25656386580170437,catapult,FF,58,catapult_fpga_latency
Throughput,0.25656386580170437,catapult,DSP,1,catapult_fpga_latency
Throughput,0.25656386580170437,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14950011646059072,catapult,CLB,40,catapult_fpga_latency
Throughput,0.14950011646059072,catapult,LUT,164,catapult_fpga_latency
Throughput,0.14950011646059072,catapult,FF,63,catapult_fpga_latency
Throughput,0.14950011646059072,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14950011646059072,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2098007585136623,catapult,CLB,66,catapult_fpga_latency
Throughput,0.2098007585136623,catapult,LUT,203,catapult_fpga_latency
Throughput,0.2098007585136623,catapult,FF,65,catapult_fpga_latency
Throughput,0.2098007585136623,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2098007585136623,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09234419525773772,catapult,CLB,112,catapult_fpga_latency
Throughput,0.09234419525773772,catapult,LUT,329,catapult_fpga_latency
Throughput,0.09234419525773772,catapult,FF,69,catapult_fpga_latency
Throughput,0.09234419525773772,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09234419525773772,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15097128888416517,catapult,CLB,40,catapult_fpga_latency
Throughput,0.15097128888416517,catapult,LUT,155,catapult_fpga_latency
Throughput,0.15097128888416517,catapult,FF,66,catapult_fpga_latency
Throughput,0.15097128888416517,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15097128888416517,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1869413957418489,catapult,CLB,59,catapult_fpga_latency
Throughput,0.1869413957418489,catapult,LUT,218,catapult_fpga_latency
Throughput,0.1869413957418489,catapult,FF,68,catapult_fpga_latency
Throughput,0.1869413957418489,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1869413957418489,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16263624241322258,catapult,CLB,110,catapult_fpga_latency
Throughput,0.16263624241322258,catapult,LUT,343,catapult_fpga_latency
Throughput,0.16263624241322258,catapult,FF,72,catapult_fpga_latency
Throughput,0.16263624241322258,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16263624241322258,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13939116170824425,catapult,CLB,34,catapult_fpga_latency
Throughput,0.13939116170824425,catapult,LUT,155,catapult_fpga_latency
Throughput,0.13939116170824425,catapult,FF,67,catapult_fpga_latency
Throughput,0.13939116170824425,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13939116170824425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1977508999149078,catapult,CLB,61,catapult_fpga_latency
Throughput,0.1977508999149078,catapult,LUT,218,catapult_fpga_latency
Throughput,0.1977508999149078,catapult,FF,69,catapult_fpga_latency
Throughput,0.1977508999149078,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1977508999149078,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1764058576623472,catapult,CLB,96,catapult_fpga_latency
Throughput,0.1764058576623472,catapult,LUT,344,catapult_fpga_latency
Throughput,0.1764058576623472,catapult,FF,73,catapult_fpga_latency
Throughput,0.1764058576623472,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1764058576623472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16613522776225984,catapult,CLB,37,catapult_fpga_latency
Throughput,0.16613522776225984,catapult,LUT,163,catapult_fpga_latency
Throughput,0.16613522776225984,catapult,FF,92,catapult_fpga_latency
Throughput,0.16613522776225984,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16613522776225984,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1494309743213331,catapult,CLB,74,catapult_fpga_latency
Throughput,0.1494309743213331,catapult,LUT,262,catapult_fpga_latency
Throughput,0.1494309743213331,catapult,FF,94,catapult_fpga_latency
Throughput,0.1494309743213331,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1494309743213331,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16787390386734471,catapult,CLB,117,catapult_fpga_latency
Throughput,0.16787390386734471,catapult,LUT,342,catapult_fpga_latency
Throughput,0.16787390386734471,catapult,FF,98,catapult_fpga_latency
Throughput,0.16787390386734471,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16787390386734471,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11386005983801584,catapult,CLB,44,catapult_fpga_latency
Throughput,0.11386005983801584,catapult,LUT,172,catapult_fpga_latency
Throughput,0.11386005983801584,catapult,FF,90,catapult_fpga_latency
Throughput,0.11386005983801584,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11386005983801584,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14399016028840653,catapult,CLB,106,catapult_fpga_latency
Throughput,0.14399016028840653,catapult,LUT,272,catapult_fpga_latency
Throughput,0.14399016028840653,catapult,FF,92,catapult_fpga_latency
Throughput,0.14399016028840653,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14399016028840653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17274006334378122,catapult,CLB,123,catapult_fpga_latency
Throughput,0.17274006334378122,catapult,LUT,355,catapult_fpga_latency
Throughput,0.17274006334378122,catapult,FF,96,catapult_fpga_latency
Throughput,0.17274006334378122,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17274006334378122,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15411540531426907,catapult,CLB,47,catapult_fpga_latency
Throughput,0.15411540531426907,catapult,LUT,166,catapult_fpga_latency
Throughput,0.15411540531426907,catapult,FF,93,catapult_fpga_latency
Throughput,0.15411540531426907,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15411540531426907,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13484505426771787,catapult,CLB,98,catapult_fpga_latency
Throughput,0.13484505426771787,catapult,LUT,300,catapult_fpga_latency
Throughput,0.13484505426771787,catapult,FF,95,catapult_fpga_latency
Throughput,0.13484505426771787,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13484505426771787,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17010172933923134,catapult,CLB,121,catapult_fpga_latency
Throughput,0.17010172933923134,catapult,LUT,363,catapult_fpga_latency
Throughput,0.17010172933923134,catapult,FF,99,catapult_fpga_latency
Throughput,0.17010172933923134,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17010172933923134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17410128481525156,catapult,CLB,40,catapult_fpga_latency
Throughput,0.17410128481525156,catapult,LUT,162,catapult_fpga_latency
Throughput,0.17410128481525156,catapult,FF,94,catapult_fpga_latency
Throughput,0.17410128481525156,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17410128481525156,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18352176430483333,catapult,CLB,65,catapult_fpga_latency
Throughput,0.18352176430483333,catapult,LUT,281,catapult_fpga_latency
Throughput,0.18352176430483333,catapult,FF,96,catapult_fpga_latency
Throughput,0.18352176430483333,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18352176430483333,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17696997668951467,catapult,CLB,115,catapult_fpga_latency
Throughput,0.17696997668951467,catapult,LUT,364,catapult_fpga_latency
Throughput,0.17696997668951467,catapult,FF,100,catapult_fpga_latency
Throughput,0.17696997668951467,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17696997668951467,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1656669494601494,catapult,CLB,38,catapult_fpga_latency
Throughput,0.1656669494601494,catapult,LUT,170,catapult_fpga_latency
Throughput,0.1656669494601494,catapult,FF,92,catapult_fpga_latency
Throughput,0.1656669494601494,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1656669494601494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16842607350147532,catapult,CLB,65,catapult_fpga_latency
Throughput,0.16842607350147532,catapult,LUT,286,catapult_fpga_latency
Throughput,0.16842607350147532,catapult,FF,94,catapult_fpga_latency
Throughput,0.16842607350147532,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16842607350147532,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18585408781419796,catapult,CLB,107,catapult_fpga_latency
Throughput,0.18585408781419796,catapult,LUT,356,catapult_fpga_latency
Throughput,0.18585408781419796,catapult,FF,102,catapult_fpga_latency
Throughput,0.18585408781419796,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18585408781419796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13785032074323378,catapult,CLB,34,catapult_fpga_latency
Throughput,0.13785032074323378,catapult,LUT,178,catapult_fpga_latency
Throughput,0.13785032074323378,catapult,FF,90,catapult_fpga_latency
Throughput,0.13785032074323378,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13785032074323378,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15547026802141387,catapult,CLB,66,catapult_fpga_latency
Throughput,0.15547026802141387,catapult,LUT,258,catapult_fpga_latency
Throughput,0.15547026802141387,catapult,FF,92,catapult_fpga_latency
Throughput,0.15547026802141387,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15547026802141387,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16010490073095893,catapult,CLB,100,catapult_fpga_latency
Throughput,0.16010490073095893,catapult,LUT,351,catapult_fpga_latency
Throughput,0.16010490073095893,catapult,FF,98,catapult_fpga_latency
Throughput,0.16010490073095893,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16010490073095893,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15176929610007545,catapult,CLB,47,catapult_fpga_latency
Throughput,0.15176929610007545,catapult,LUT,176,catapult_fpga_latency
Throughput,0.15176929610007545,catapult,FF,93,catapult_fpga_latency
Throughput,0.15176929610007545,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15176929610007545,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13460019032466913,catapult,CLB,69,catapult_fpga_latency
Throughput,0.13460019032466913,catapult,LUT,270,catapult_fpga_latency
Throughput,0.13460019032466913,catapult,FF,95,catapult_fpga_latency
Throughput,0.13460019032466913,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13460019032466913,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15304244555706303,catapult,CLB,118,catapult_fpga_latency
Throughput,0.15304244555706303,catapult,LUT,365,catapult_fpga_latency
Throughput,0.15304244555706303,catapult,FF,102,catapult_fpga_latency
Throughput,0.15304244555706303,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15304244555706303,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13264034940651404,catapult,CLB,41,catapult_fpga_latency
Throughput,0.13264034940651404,catapult,LUT,177,catapult_fpga_latency
Throughput,0.13264034940651404,catapult,FF,94,catapult_fpga_latency
Throughput,0.13264034940651404,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13264034940651404,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12579749320819336,catapult,CLB,59,catapult_fpga_latency
Throughput,0.12579749320819336,catapult,LUT,268,catapult_fpga_latency
Throughput,0.12579749320819336,catapult,FF,96,catapult_fpga_latency
Throughput,0.12579749320819336,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12579749320819336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12996537592420004,catapult,CLB,120,catapult_fpga_latency
Throughput,0.12996537592420004,catapult,LUT,360,catapult_fpga_latency
Throughput,0.12996537592420004,catapult,FF,104,catapult_fpga_latency
Throughput,0.12996537592420004,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12996537592420004,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11705165149930875,catapult,CLB,38,catapult_fpga_latency
Throughput,0.11705165149930875,catapult,LUT,151,catapult_fpga_latency
Throughput,0.11705165149930875,catapult,FF,53,catapult_fpga_latency
Throughput,0.11705165149930875,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11705165149930875,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24856453978275458,catapult,CLB,62,catapult_fpga_latency
Throughput,0.24856453978275458,catapult,LUT,251,catapult_fpga_latency
Throughput,0.24856453978275458,catapult,FF,55,catapult_fpga_latency
Throughput,0.24856453978275458,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24856453978275458,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24846485986333436,catapult,CLB,113,catapult_fpga_latency
Throughput,0.24846485986333436,catapult,LUT,409,catapult_fpga_latency
Throughput,0.24846485986333436,catapult,FF,62,catapult_fpga_latency
Throughput,0.24846485986333436,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24846485986333436,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12966685602349876,catapult,CLB,35,catapult_fpga_latency
Throughput,0.12966685602349876,catapult,LUT,153,catapult_fpga_latency
Throughput,0.12966685602349876,catapult,FF,45,catapult_fpga_latency
Throughput,0.12966685602349876,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12966685602349876,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09349406583814718,catapult,CLB,68,catapult_fpga_latency
Throughput,0.09349406583814718,catapult,LUT,270,catapult_fpga_latency
Throughput,0.09349406583814718,catapult,FF,47,catapult_fpga_latency
Throughput,0.09349406583814718,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09349406583814718,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0784975506016798,catapult,CLB,104,catapult_fpga_latency
Throughput,0.0784975506016798,catapult,LUT,377,catapult_fpga_latency
Throughput,0.0784975506016798,catapult,FF,51,catapult_fpga_latency
Throughput,0.0784975506016798,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0784975506016798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10986720680315325,catapult,CLB,37,catapult_fpga_latency
Throughput,0.10986720680315325,catapult,LUT,152,catapult_fpga_latency
Throughput,0.10986720680315325,catapult,FF,48,catapult_fpga_latency
Throughput,0.10986720680315325,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10986720680315325,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27504898622444657,catapult,CLB,72,catapult_fpga_latency
Throughput,0.27504898622444657,catapult,LUT,267,catapult_fpga_latency
Throughput,0.27504898622444657,catapult,FF,50,catapult_fpga_latency
Throughput,0.27504898622444657,catapult,DSP,1,catapult_fpga_latency
Throughput,0.27504898622444657,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23131062217699844,catapult,CLB,173,catapult_fpga_latency
Throughput,0.23131062217699844,catapult,LUT,371,catapult_fpga_latency
Throughput,0.23131062217699844,catapult,FF,54,catapult_fpga_latency
Throughput,0.23131062217699844,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23131062217699844,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28817887377967055,catapult,CLB,39,catapult_fpga_latency
Throughput,0.28817887377967055,catapult,LUT,144,catapult_fpga_latency
Throughput,0.28817887377967055,catapult,FF,47,catapult_fpga_latency
Throughput,0.28817887377967055,catapult,DSP,1,catapult_fpga_latency
Throughput,0.28817887377967055,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30535609864834123,catapult,CLB,80,catapult_fpga_latency
Throughput,0.30535609864834123,catapult,LUT,222,catapult_fpga_latency
Throughput,0.30535609864834123,catapult,FF,49,catapult_fpga_latency
Throughput,0.30535609864834123,catapult,DSP,1,catapult_fpga_latency
Throughput,0.30535609864834123,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27331253424947693,catapult,CLB,103,catapult_fpga_latency
Throughput,0.27331253424947693,catapult,LUT,413,catapult_fpga_latency
Throughput,0.27331253424947693,catapult,FF,60,catapult_fpga_latency
Throughput,0.27331253424947693,catapult,DSP,1,catapult_fpga_latency
Throughput,0.27331253424947693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18086656063063106,catapult,CLB,40,catapult_fpga_latency
Throughput,0.18086656063063106,catapult,LUT,183,catapult_fpga_latency
Throughput,0.18086656063063106,catapult,FF,38,catapult_fpga_latency
Throughput,0.18086656063063106,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18086656063063106,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2723759572653018,catapult,CLB,62,catapult_fpga_latency
Throughput,0.2723759572653018,catapult,LUT,207,catapult_fpga_latency
Throughput,0.2723759572653018,catapult,FF,40,catapult_fpga_latency
Throughput,0.2723759572653018,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2723759572653018,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14221219025829432,catapult,CLB,108,catapult_fpga_latency
Throughput,0.14221219025829432,catapult,LUT,333,catapult_fpga_latency
Throughput,0.14221219025829432,catapult,FF,44,catapult_fpga_latency
Throughput,0.14221219025829432,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14221219025829432,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24714143855099985,catapult,CLB,47,catapult_fpga_latency
Throughput,0.24714143855099985,catapult,LUT,168,catapult_fpga_latency
Throughput,0.24714143855099985,catapult,FF,41,catapult_fpga_latency
Throughput,0.24714143855099985,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24714143855099985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20613668923863415,catapult,CLB,61,catapult_fpga_latency
Throughput,0.20613668923863415,catapult,LUT,223,catapult_fpga_latency
Throughput,0.20613668923863415,catapult,FF,43,catapult_fpga_latency
Throughput,0.20613668923863415,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20613668923863415,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17150334688781452,catapult,CLB,123,catapult_fpga_latency
Throughput,0.17150334688781452,catapult,LUT,356,catapult_fpga_latency
Throughput,0.17150334688781452,catapult,FF,47,catapult_fpga_latency
Throughput,0.17150334688781452,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17150334688781452,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20672676489357808,catapult,CLB,42,catapult_fpga_latency
Throughput,0.20672676489357808,catapult,LUT,155,catapult_fpga_latency
Throughput,0.20672676489357808,catapult,FF,75,catapult_fpga_latency
Throughput,0.20672676489357808,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20672676489357808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29820756379628965,catapult,CLB,68,catapult_fpga_latency
Throughput,0.29820756379628965,catapult,LUT,211,catapult_fpga_latency
Throughput,0.29820756379628965,catapult,FF,77,catapult_fpga_latency
Throughput,0.29820756379628965,catapult,DSP,1,catapult_fpga_latency
Throughput,0.29820756379628965,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24067296010412476,catapult,CLB,113,catapult_fpga_latency
Throughput,0.24067296010412476,catapult,LUT,327,catapult_fpga_latency
Throughput,0.24067296010412476,catapult,FF,81,catapult_fpga_latency
Throughput,0.24067296010412476,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24067296010412476,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.219122371079353,catapult,CLB,33,catapult_fpga_latency
Throughput,0.219122371079353,catapult,LUT,160,catapult_fpga_latency
Throughput,0.219122371079353,catapult,FF,70,catapult_fpga_latency
Throughput,0.219122371079353,catapult,DSP,1,catapult_fpga_latency
Throughput,0.219122371079353,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21647036412479947,catapult,CLB,54,catapult_fpga_latency
Throughput,0.21647036412479947,catapult,LUT,230,catapult_fpga_latency
Throughput,0.21647036412479947,catapult,FF,72,catapult_fpga_latency
Throughput,0.21647036412479947,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21647036412479947,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2535878239299164,catapult,CLB,126,catapult_fpga_latency
Throughput,0.2535878239299164,catapult,LUT,410,catapult_fpga_latency
Throughput,0.2535878239299164,catapult,FF,79,catapult_fpga_latency
Throughput,0.2535878239299164,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2535878239299164,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21746784357364038,catapult,CLB,37,catapult_fpga_latency
Throughput,0.21746784357364038,catapult,LUT,150,catapult_fpga_latency
Throughput,0.21746784357364038,catapult,FF,73,catapult_fpga_latency
Throughput,0.21746784357364038,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21746784357364038,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24585271062447572,catapult,CLB,58,catapult_fpga_latency
Throughput,0.24585271062447572,catapult,LUT,229,catapult_fpga_latency
Throughput,0.24585271062447572,catapult,FF,75,catapult_fpga_latency
Throughput,0.24585271062447572,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24585271062447572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20631177877270487,catapult,CLB,111,catapult_fpga_latency
Throughput,0.20631177877270487,catapult,LUT,352,catapult_fpga_latency
Throughput,0.20631177877270487,catapult,FF,79,catapult_fpga_latency
Throughput,0.20631177877270487,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20631177877270487,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1708054827876753,catapult,CLB,41,catapult_fpga_latency
Throughput,0.1708054827876753,catapult,LUT,187,catapult_fpga_latency
Throughput,0.1708054827876753,catapult,FF,106,catapult_fpga_latency
Throughput,0.1708054827876753,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1708054827876753,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2064681942973072,catapult,CLB,73,catapult_fpga_latency
Throughput,0.2064681942973072,catapult,LUT,262,catapult_fpga_latency
Throughput,0.2064681942973072,catapult,FF,108,catapult_fpga_latency
Throughput,0.2064681942973072,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2064681942973072,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1773523842899839,catapult,CLB,120,catapult_fpga_latency
Throughput,0.1773523842899839,catapult,LUT,397,catapult_fpga_latency
Throughput,0.1773523842899839,catapult,FF,115,catapult_fpga_latency
Throughput,0.1773523842899839,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1773523842899839,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14894368394626886,catapult,CLB,54,catapult_fpga_latency
Throughput,0.14894368394626886,catapult,LUT,260,catapult_fpga_latency
Throughput,0.14894368394626886,catapult,FF,105,catapult_fpga_latency
Throughput,0.14894368394626886,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14894368394626886,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14538750859603644,catapult,CLB,108,catapult_fpga_latency
Throughput,0.14538750859603644,catapult,LUT,353,catapult_fpga_latency
Throughput,0.14538750859603644,catapult,FF,107,catapult_fpga_latency
Throughput,0.14538750859603644,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14538750859603644,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16944660771280293,catapult,CLB,140,catapult_fpga_latency
Throughput,0.16944660771280293,catapult,LUT,493,catapult_fpga_latency
Throughput,0.16944660771280293,catapult,FF,114,catapult_fpga_latency
Throughput,0.16944660771280293,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16944660771280293,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15852352457399974,catapult,CLB,56,catapult_fpga_latency
Throughput,0.15852352457399974,catapult,LUT,248,catapult_fpga_latency
Throughput,0.15852352457399974,catapult,FF,108,catapult_fpga_latency
Throughput,0.15852352457399974,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15852352457399974,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14336605137780511,catapult,CLB,77,catapult_fpga_latency
Throughput,0.14336605137780511,catapult,LUT,350,catapult_fpga_latency
Throughput,0.14336605137780511,catapult,FF,110,catapult_fpga_latency
Throughput,0.14336605137780511,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14336605137780511,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13693486638306543,catapult,CLB,206,catapult_fpga_latency
Throughput,0.13693486638306543,catapult,LUT,584,catapult_fpga_latency
Throughput,0.13693486638306543,catapult,FF,114,catapult_fpga_latency
Throughput,0.13693486638306543,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13693486638306543,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24230135892294138,catapult,CLB,47,catapult_fpga_latency
Throughput,0.24230135892294138,catapult,LUT,166,catapult_fpga_latency
Throughput,0.24230135892294138,catapult,FF,47,catapult_fpga_latency
Throughput,0.24230135892294138,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24230135892294138,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27005626892419304,catapult,CLB,99,catapult_fpga_latency
Throughput,0.27005626892419304,catapult,LUT,303,catapult_fpga_latency
Throughput,0.27005626892419304,catapult,FF,50,catapult_fpga_latency
Throughput,0.27005626892419304,catapult,DSP,1,catapult_fpga_latency
Throughput,0.27005626892419304,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2527717688311176,catapult,CLB,123,catapult_fpga_latency
Throughput,0.2527717688311176,catapult,LUT,499,catapult_fpga_latency
Throughput,0.2527717688311176,catapult,FF,56,catapult_fpga_latency
Throughput,0.2527717688311176,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2527717688311176,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23741690408357077,catapult,CLB,55,catapult_fpga_latency
Throughput,0.23741690408357077,catapult,LUT,253,catapult_fpga_latency
Throughput,0.23741690408357077,catapult,FF,38,catapult_fpga_latency
Throughput,0.23741690408357077,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23741690408357077,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19436742635175255,catapult,CLB,78,catapult_fpga_latency
Throughput,0.19436742635175255,catapult,LUT,339,catapult_fpga_latency
Throughput,0.19436742635175255,catapult,FF,40,catapult_fpga_latency
Throughput,0.19436742635175255,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19436742635175255,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18085691089523628,catapult,CLB,127,catapult_fpga_latency
Throughput,0.18085691089523628,catapult,LUT,481,catapult_fpga_latency
Throughput,0.18085691089523628,catapult,FF,46,catapult_fpga_latency
Throughput,0.18085691089523628,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18085691089523628,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25825559194376846,catapult,CLB,55,catapult_fpga_latency
Throughput,0.25825559194376846,catapult,LUT,270,catapult_fpga_latency
Throughput,0.25825559194376846,catapult,FF,41,catapult_fpga_latency
Throughput,0.25825559194376846,catapult,DSP,1,catapult_fpga_latency
Throughput,0.25825559194376846,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1771664040765281,catapult,CLB,101,catapult_fpga_latency
Throughput,0.1771664040765281,catapult,LUT,349,catapult_fpga_latency
Throughput,0.1771664040765281,catapult,FF,43,catapult_fpga_latency
Throughput,0.1771664040765281,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1771664040765281,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13782799617389482,catapult,CLB,174,catapult_fpga_latency
Throughput,0.13782799617389482,catapult,LUT,516,catapult_fpga_latency
Throughput,0.13782799617389482,catapult,FF,47,catapult_fpga_latency
Throughput,0.13782799617389482,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13782799617389482,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13914561254403263,catapult,CLB,37,catapult_fpga_latency
Throughput,0.13914561254403263,catapult,LUT,130,catapult_fpga_latency
Throughput,0.13914561254403263,catapult,FF,55,catapult_fpga_latency
Throughput,0.13914561254403263,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13914561254403263,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3110108412159031,catapult,CLB,51,catapult_fpga_latency
Throughput,0.3110108412159031,catapult,LUT,190,catapult_fpga_latency
Throughput,0.3110108412159031,catapult,FF,57,catapult_fpga_latency
Throughput,0.3110108412159031,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3110108412159031,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3484837819132735,catapult,CLB,111,catapult_fpga_latency
Throughput,0.3484837819132735,catapult,LUT,310,catapult_fpga_latency
Throughput,0.3484837819132735,catapult,FF,64,catapult_fpga_latency
Throughput,0.3484837819132735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3484837819132735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16003587364143548,catapult,CLB,29,catapult_fpga_latency
Throughput,0.16003587364143548,catapult,LUT,136,catapult_fpga_latency
Throughput,0.16003587364143548,catapult,FF,48,catapult_fpga_latency
Throughput,0.16003587364143548,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16003587364143548,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11981701545399866,catapult,CLB,46,catapult_fpga_latency
Throughput,0.11981701545399866,catapult,LUT,220,catapult_fpga_latency
Throughput,0.11981701545399866,catapult,FF,50,catapult_fpga_latency
Throughput,0.11981701545399866,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11981701545399866,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09301087455242005,catapult,CLB,146,catapult_fpga_latency
Throughput,0.09301087455242005,catapult,LUT,468,catapult_fpga_latency
Throughput,0.09301087455242005,catapult,FF,54,catapult_fpga_latency
Throughput,0.09301087455242005,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09301087455242005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,CLB,37,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,LUT,156,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,FF,45,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,DSP,1,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29195358405139316,catapult,CLB,74,catapult_fpga_latency
Throughput,0.29195358405139316,catapult,LUT,202,catapult_fpga_latency
Throughput,0.29195358405139316,catapult,FF,47,catapult_fpga_latency
Throughput,0.29195358405139316,catapult,DSP,1,catapult_fpga_latency
Throughput,0.29195358405139316,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3637992133933408,catapult,CLB,107,catapult_fpga_latency
Throughput,0.3637992133933408,catapult,LUT,412,catapult_fpga_latency
Throughput,0.3637992133933408,catapult,FF,54,catapult_fpga_latency
Throughput,0.3637992133933408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3637992133933408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2604860617815632,catapult,CLB,43,catapult_fpga_latency
Throughput,0.2604860617815632,catapult,LUT,199,catapult_fpga_latency
Throughput,0.2604860617815632,catapult,FF,61,catapult_fpga_latency
Throughput,0.2604860617815632,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2604860617815632,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3030644666610903,catapult,CLB,53,catapult_fpga_latency
Throughput,0.3030644666610903,catapult,LUT,215,catapult_fpga_latency
Throughput,0.3030644666610903,catapult,FF,63,catapult_fpga_latency
Throughput,0.3030644666610903,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3030644666610903,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23275110644057226,catapult,CLB,115,catapult_fpga_latency
Throughput,0.23275110644057226,catapult,LUT,472,catapult_fpga_latency
Throughput,0.23275110644057226,catapult,FF,67,catapult_fpga_latency
Throughput,0.23275110644057226,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23275110644057226,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24281769538811493,catapult,CLB,44,catapult_fpga_latency
Throughput,0.24281769538811493,catapult,LUT,217,catapult_fpga_latency
Throughput,0.24281769538811493,catapult,FF,89,catapult_fpga_latency
Throughput,0.24281769538811493,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24281769538811493,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2695725872714294,catapult,CLB,79,catapult_fpga_latency
Throughput,0.2695725872714294,catapult,LUT,311,catapult_fpga_latency
Throughput,0.2695725872714294,catapult,FF,91,catapult_fpga_latency
Throughput,0.2695725872714294,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2695725872714294,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27679592113530616,catapult,CLB,101,catapult_fpga_latency
Throughput,0.27679592113530616,catapult,LUT,366,catapult_fpga_latency
Throughput,0.27679592113530616,catapult,FF,98,catapult_fpga_latency
Throughput,0.27679592113530616,catapult,DSP,1,catapult_fpga_latency
Throughput,0.27679592113530616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25182833668139104,catapult,CLB,43,catapult_fpga_latency
Throughput,0.25182833668139104,catapult,LUT,220,catapult_fpga_latency
Throughput,0.25182833668139104,catapult,FF,85,catapult_fpga_latency
Throughput,0.25182833668139104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.25182833668139104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2608222316523949,catapult,CLB,77,catapult_fpga_latency
Throughput,0.2608222316523949,catapult,LUT,279,catapult_fpga_latency
Throughput,0.2608222316523949,catapult,FF,87,catapult_fpga_latency
Throughput,0.2608222316523949,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2608222316523949,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25750385547647614,catapult,CLB,161,catapult_fpga_latency
Throughput,0.25750385547647614,catapult,LUT,429,catapult_fpga_latency
Throughput,0.25750385547647614,catapult,FF,91,catapult_fpga_latency
Throughput,0.25750385547647614,catapult,DSP,1,catapult_fpga_latency
Throughput,0.25750385547647614,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28796875193479005,catapult,CLB,42,catapult_fpga_latency
Throughput,0.28796875193479005,catapult,LUT,191,catapult_fpga_latency
Throughput,0.28796875193479005,catapult,FF,45,catapult_fpga_latency
Throughput,0.28796875193479005,catapult,DSP,1,catapult_fpga_latency
Throughput,0.28796875193479005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.37547868839286486,catapult,CLB,84,catapult_fpga_latency
Throughput,0.37547868839286486,catapult,LUT,298,catapult_fpga_latency
Throughput,0.37547868839286486,catapult,FF,47,catapult_fpga_latency
Throughput,0.37547868839286486,catapult,DSP,1,catapult_fpga_latency
Throughput,0.37547868839286486,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.33088215830461276,catapult,CLB,136,catapult_fpga_latency
Throughput,0.33088215830461276,catapult,LUT,562,catapult_fpga_latency
Throughput,0.33088215830461276,catapult,FF,58,catapult_fpga_latency
Throughput,0.33088215830461276,catapult,DSP,1,catapult_fpga_latency
Throughput,0.33088215830461276,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14883592446755436,catapult,CLB,78,catapult_fpga_latency
Throughput,0.14883592446755436,catapult,LUT,353,catapult_fpga_latency
Throughput,0.14883592446755436,catapult,FF,136,catapult_fpga_latency
Throughput,0.14883592446755436,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14883592446755436,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16197049415902004,catapult,CLB,110,catapult_fpga_latency
Throughput,0.16197049415902004,catapult,LUT,435,catapult_fpga_latency
Throughput,0.16197049415902004,catapult,FF,138,catapult_fpga_latency
Throughput,0.16197049415902004,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16197049415902004,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15465160318811186,catapult,CLB,217,catapult_fpga_latency
Throughput,0.15465160318811186,catapult,LUT,656,catapult_fpga_latency
Throughput,0.15465160318811186,catapult,FF,142,catapult_fpga_latency
Throughput,0.15465160318811186,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15465160318811186,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3415333206738316,catapult,CLB,51,catapult_fpga_latency
Throughput,0.3415333206738316,catapult,LUT,208,catapult_fpga_latency
Throughput,0.3415333206738316,catapult,FF,45,catapult_fpga_latency
Throughput,0.3415333206738316,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3415333206738316,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24469058141907812,catapult,CLB,89,catapult_fpga_latency
Throughput,0.24469058141907812,catapult,LUT,298,catapult_fpga_latency
Throughput,0.24469058141907812,catapult,FF,47,catapult_fpga_latency
Throughput,0.24469058141907812,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24469058141907812,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24293254564884734,catapult,CLB,141,catapult_fpga_latency
Throughput,0.24293254564884734,catapult,LUT,465,catapult_fpga_latency
Throughput,0.24293254564884734,catapult,FF,55,catapult_fpga_latency
Throughput,0.24293254564884734,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24293254564884734,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16977997872996428,catapult,CLB,75,catapult_fpga_latency
Throughput,0.16977997872996428,catapult,LUT,328,catapult_fpga_latency
Throughput,0.16977997872996428,catapult,FF,136,catapult_fpga_latency
Throughput,0.16977997872996428,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16977997872996428,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.156884819715025,catapult,CLB,116,catapult_fpga_latency
Throughput,0.156884819715025,catapult,LUT,442,catapult_fpga_latency
Throughput,0.156884819715025,catapult,FF,138,catapult_fpga_latency
Throughput,0.156884819715025,catapult,DSP,1,catapult_fpga_latency
Throughput,0.156884819715025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13805375951449253,catapult,CLB,199,catapult_fpga_latency
Throughput,0.13805375951449253,catapult,LUT,653,catapult_fpga_latency
Throughput,0.13805375951449253,catapult,FF,142,catapult_fpga_latency
Throughput,0.13805375951449253,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13805375951449253,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1233353580887953,catapult,CLB,41,catapult_fpga_latency
Throughput,0.1233353580887953,catapult,LUT,136,catapult_fpga_latency
Throughput,0.1233353580887953,catapult,FF,59,catapult_fpga_latency
Throughput,0.1233353580887953,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1233353580887953,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11691987223931721,catapult,CLB,56,catapult_fpga_latency
Throughput,0.11691987223931721,catapult,LUT,186,catapult_fpga_latency
Throughput,0.11691987223931721,catapult,FF,61,catapult_fpga_latency
Throughput,0.11691987223931721,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11691987223931721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1419626564392983,catapult,CLB,88,catapult_fpga_latency
Throughput,0.1419626564392983,catapult,LUT,287,catapult_fpga_latency
Throughput,0.1419626564392983,catapult,FF,68,catapult_fpga_latency
Throughput,0.1419626564392983,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1419626564392983,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,CLB,30,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,LUT,141,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,FF,50,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1408404088033706,catapult,CLB,60,catapult_fpga_latency
Throughput,0.1408404088033706,catapult,LUT,184,catapult_fpga_latency
Throughput,0.1408404088033706,catapult,FF,52,catapult_fpga_latency
Throughput,0.1408404088033706,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1408404088033706,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09873994987762665,catapult,CLB,95,catapult_fpga_latency
Throughput,0.09873994987762665,catapult,LUT,304,catapult_fpga_latency
Throughput,0.09873994987762665,catapult,FF,59,catapult_fpga_latency
Throughput,0.09873994987762665,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09873994987762665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,CLB,28,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,LUT,135,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,FF,53,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10535161998659295,catapult,CLB,49,catapult_fpga_latency
Throughput,0.10535161998659295,catapult,LUT,199,catapult_fpga_latency
Throughput,0.10535161998659295,catapult,FF,55,catapult_fpga_latency
Throughput,0.10535161998659295,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10535161998659295,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1085053785573624,catapult,CLB,96,catapult_fpga_latency
Throughput,0.1085053785573624,catapult,LUT,317,catapult_fpga_latency
Throughput,0.1085053785573624,catapult,FF,62,catapult_fpga_latency
Throughput,0.1085053785573624,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1085053785573624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10677324629747753,catapult,CLB,34,catapult_fpga_latency
Throughput,0.10677324629747753,catapult,LUT,130,catapult_fpga_latency
Throughput,0.10677324629747753,catapult,FF,54,catapult_fpga_latency
Throughput,0.10677324629747753,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10677324629747753,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15334220060165346,catapult,CLB,49,catapult_fpga_latency
Throughput,0.15334220060165346,catapult,LUT,199,catapult_fpga_latency
Throughput,0.15334220060165346,catapult,FF,56,catapult_fpga_latency
Throughput,0.15334220060165346,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15334220060165346,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,CLB,93,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,LUT,317,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,FF,63,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10431276973978346,catapult,CLB,30,catapult_fpga_latency
Throughput,0.10431276973978346,catapult,LUT,129,catapult_fpga_latency
Throughput,0.10431276973978346,catapult,FF,55,catapult_fpga_latency
Throughput,0.10431276973978346,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10431276973978346,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11049567475730729,catapult,CLB,55,catapult_fpga_latency
Throughput,0.11049567475730729,catapult,LUT,201,catapult_fpga_latency
Throughput,0.11049567475730729,catapult,FF,57,catapult_fpga_latency
Throughput,0.11049567475730729,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11049567475730729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,CLB,89,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,LUT,318,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,FF,64,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11692938751217527,catapult,CLB,32,catapult_fpga_latency
Throughput,0.11692938751217527,catapult,LUT,136,catapult_fpga_latency
Throughput,0.11692938751217527,catapult,FF,59,catapult_fpga_latency
Throughput,0.11692938751217527,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11692938751217527,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13100238175430268,catapult,CLB,51,catapult_fpga_latency
Throughput,0.13100238175430268,catapult,LUT,186,catapult_fpga_latency
Throughput,0.13100238175430268,catapult,FF,61,catapult_fpga_latency
Throughput,0.13100238175430268,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13100238175430268,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13904690024135763,catapult,CLB,93,catapult_fpga_latency
Throughput,0.13904690024135763,catapult,LUT,304,catapult_fpga_latency
Throughput,0.13904690024135763,catapult,FF,68,catapult_fpga_latency
Throughput,0.13904690024135763,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13904690024135763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12883972994677245,catapult,CLB,32,catapult_fpga_latency
Throughput,0.12883972994677245,catapult,LUT,140,catapult_fpga_latency
Throughput,0.12883972994677245,catapult,FF,50,catapult_fpga_latency
Throughput,0.12883972994677245,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12883972994677245,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11315966568561009,catapult,CLB,56,catapult_fpga_latency
Throughput,0.11315966568561009,catapult,LUT,189,catapult_fpga_latency
Throughput,0.11315966568561009,catapult,FF,52,catapult_fpga_latency
Throughput,0.11315966568561009,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11315966568561009,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13988702164583794,catapult,CLB,95,catapult_fpga_latency
Throughput,0.13988702164583794,catapult,LUT,291,catapult_fpga_latency
Throughput,0.13988702164583794,catapult,FF,59,catapult_fpga_latency
Throughput,0.13988702164583794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13988702164583794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12118797175447704,catapult,CLB,43,catapult_fpga_latency
Throughput,0.12118797175447704,catapult,LUT,137,catapult_fpga_latency
Throughput,0.12118797175447704,catapult,FF,53,catapult_fpga_latency
Throughput,0.12118797175447704,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12118797175447704,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12144494220678088,catapult,CLB,59,catapult_fpga_latency
Throughput,0.12144494220678088,catapult,LUT,199,catapult_fpga_latency
Throughput,0.12144494220678088,catapult,FF,55,catapult_fpga_latency
Throughput,0.12144494220678088,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12144494220678088,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1353981918654662,catapult,CLB,93,catapult_fpga_latency
Throughput,0.1353981918654662,catapult,LUT,317,catapult_fpga_latency
Throughput,0.1353981918654662,catapult,FF,62,catapult_fpga_latency
Throughput,0.1353981918654662,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1353981918654662,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11552126371020796,catapult,CLB,34,catapult_fpga_latency
Throughput,0.11552126371020796,catapult,LUT,137,catapult_fpga_latency
Throughput,0.11552126371020796,catapult,FF,54,catapult_fpga_latency
Throughput,0.11552126371020796,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11552126371020796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09809414840938377,catapult,CLB,63,catapult_fpga_latency
Throughput,0.09809414840938377,catapult,LUT,199,catapult_fpga_latency
Throughput,0.09809414840938377,catapult,FF,56,catapult_fpga_latency
Throughput,0.09809414840938377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09809414840938377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10949037377057366,catapult,CLB,88,catapult_fpga_latency
Throughput,0.10949037377057366,catapult,LUT,317,catapult_fpga_latency
Throughput,0.10949037377057366,catapult,FF,63,catapult_fpga_latency
Throughput,0.10949037377057366,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10949037377057366,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14341070819075918,catapult,CLB,34,catapult_fpga_latency
Throughput,0.14341070819075918,catapult,LUT,133,catapult_fpga_latency
Throughput,0.14341070819075918,catapult,FF,55,catapult_fpga_latency
Throughput,0.14341070819075918,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14341070819075918,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13688616820024804,catapult,CLB,56,catapult_fpga_latency
Throughput,0.13688616820024804,catapult,LUT,200,catapult_fpga_latency
Throughput,0.13688616820024804,catapult,FF,57,catapult_fpga_latency
Throughput,0.13688616820024804,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13688616820024804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09440425393120554,catapult,CLB,96,catapult_fpga_latency
Throughput,0.09440425393120554,catapult,LUT,318,catapult_fpga_latency
Throughput,0.09440425393120554,catapult,FF,64,catapult_fpga_latency
Throughput,0.09440425393120554,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09440425393120554,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1285227441559423,catapult,CLB,34,catapult_fpga_latency
Throughput,0.1285227441559423,catapult,LUT,137,catapult_fpga_latency
Throughput,0.1285227441559423,catapult,FF,61,catapult_fpga_latency
Throughput,0.1285227441559423,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1285227441559423,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1366191141070165,catapult,CLB,60,catapult_fpga_latency
Throughput,0.1366191141070165,catapult,LUT,204,catapult_fpga_latency
Throughput,0.1366191141070165,catapult,FF,63,catapult_fpga_latency
Throughput,0.1366191141070165,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1366191141070165,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15172473855172364,catapult,CLB,94,catapult_fpga_latency
Throughput,0.15172473855172364,catapult,LUT,321,catapult_fpga_latency
Throughput,0.15172473855172364,catapult,FF,70,catapult_fpga_latency
Throughput,0.15172473855172364,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15172473855172364,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09853978814930946,catapult,CLB,43,catapult_fpga_latency
Throughput,0.09853978814930946,catapult,LUT,143,catapult_fpga_latency
Throughput,0.09853978814930946,catapult,FF,52,catapult_fpga_latency
Throughput,0.09853978814930946,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09853978814930946,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0844001085047795,catapult,CLB,57,catapult_fpga_latency
Throughput,0.0844001085047795,catapult,LUT,199,catapult_fpga_latency
Throughput,0.0844001085047795,catapult,FF,54,catapult_fpga_latency
Throughput,0.0844001085047795,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0844001085047795,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13612920948951274,catapult,CLB,99,catapult_fpga_latency
Throughput,0.13612920948951274,catapult,LUT,318,catapult_fpga_latency
Throughput,0.13612920948951274,catapult,FF,61,catapult_fpga_latency
Throughput,0.13612920948951274,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13612920948951274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11609569257117595,catapult,CLB,32,catapult_fpga_latency
Throughput,0.11609569257117595,catapult,LUT,144,catapult_fpga_latency
Throughput,0.11609569257117595,catapult,FF,55,catapult_fpga_latency
Throughput,0.11609569257117595,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11609569257117595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14321758058817458,catapult,CLB,54,catapult_fpga_latency
Throughput,0.14321758058817458,catapult,LUT,202,catapult_fpga_latency
Throughput,0.14321758058817458,catapult,FF,57,catapult_fpga_latency
Throughput,0.14321758058817458,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14321758058817458,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11661587267972312,catapult,CLB,100,catapult_fpga_latency
Throughput,0.11661587267972312,catapult,LUT,320,catapult_fpga_latency
Throughput,0.11661587267972312,catapult,FF,64,catapult_fpga_latency
Throughput,0.11661587267972312,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11661587267972312,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13098656064789096,catapult,CLB,34,catapult_fpga_latency
Throughput,0.13098656064789096,catapult,LUT,154,catapult_fpga_latency
Throughput,0.13098656064789096,catapult,FF,56,catapult_fpga_latency
Throughput,0.13098656064789096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13098656064789096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11286295739547507,catapult,CLB,64,catapult_fpga_latency
Throughput,0.11286295739547507,catapult,LUT,204,catapult_fpga_latency
Throughput,0.11286295739547507,catapult,FF,58,catapult_fpga_latency
Throughput,0.11286295739547507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11286295739547507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11146854118110507,catapult,CLB,114,catapult_fpga_latency
Throughput,0.11146854118110507,catapult,LUT,318,catapult_fpga_latency
Throughput,0.11146854118110507,catapult,FF,65,catapult_fpga_latency
Throughput,0.11146854118110507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11146854118110507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11210428029836779,catapult,CLB,34,catapult_fpga_latency
Throughput,0.11210428029836779,catapult,LUT,153,catapult_fpga_latency
Throughput,0.11210428029836779,catapult,FF,57,catapult_fpga_latency
Throughput,0.11210428029836779,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11210428029836779,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12205809477078712,catapult,CLB,58,catapult_fpga_latency
Throughput,0.12205809477078712,catapult,LUT,204,catapult_fpga_latency
Throughput,0.12205809477078712,catapult,FF,59,catapult_fpga_latency
Throughput,0.12205809477078712,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12205809477078712,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10053030742469601,catapult,CLB,97,catapult_fpga_latency
Throughput,0.10053030742469601,catapult,LUT,320,catapult_fpga_latency
Throughput,0.10053030742469601,catapult,FF,66,catapult_fpga_latency
Throughput,0.10053030742469601,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10053030742469601,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1372264099910707,catapult,CLB,34,catapult_fpga_latency
Throughput,0.1372264099910707,catapult,LUT,151,catapult_fpga_latency
Throughput,0.1372264099910707,catapult,FF,61,catapult_fpga_latency
Throughput,0.1372264099910707,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1372264099910707,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09984921769635674,catapult,CLB,51,catapult_fpga_latency
Throughput,0.09984921769635674,catapult,LUT,206,catapult_fpga_latency
Throughput,0.09984921769635674,catapult,FF,63,catapult_fpga_latency
Throughput,0.09984921769635674,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09984921769635674,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10958716760568257,catapult,CLB,96,catapult_fpga_latency
Throughput,0.10958716760568257,catapult,LUT,324,catapult_fpga_latency
Throughput,0.10958716760568257,catapult,FF,70,catapult_fpga_latency
Throughput,0.10958716760568257,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10958716760568257,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11489411473280339,catapult,CLB,38,catapult_fpga_latency
Throughput,0.11489411473280339,catapult,LUT,162,catapult_fpga_latency
Throughput,0.11489411473280339,catapult,FF,53,catapult_fpga_latency
Throughput,0.11489411473280339,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11489411473280339,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11366608473420152,catapult,CLB,57,catapult_fpga_latency
Throughput,0.11366608473420152,catapult,LUT,207,catapult_fpga_latency
Throughput,0.11366608473420152,catapult,FF,54,catapult_fpga_latency
Throughput,0.11366608473420152,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11366608473420152,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11161418102815636,catapult,CLB,100,catapult_fpga_latency
Throughput,0.11161418102815636,catapult,LUT,317,catapult_fpga_latency
Throughput,0.11161418102815636,catapult,FF,60,catapult_fpga_latency
Throughput,0.11161418102815636,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11161418102815636,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10771156652040155,catapult,CLB,37,catapult_fpga_latency
Throughput,0.10771156652040155,catapult,LUT,158,catapult_fpga_latency
Throughput,0.10771156652040155,catapult,FF,55,catapult_fpga_latency
Throughput,0.10771156652040155,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10771156652040155,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10456440351654271,catapult,CLB,63,catapult_fpga_latency
Throughput,0.10456440351654271,catapult,LUT,219,catapult_fpga_latency
Throughput,0.10456440351654271,catapult,FF,57,catapult_fpga_latency
Throughput,0.10456440351654271,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10456440351654271,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09865518188809247,catapult,CLB,104,catapult_fpga_latency
Throughput,0.09865518188809247,catapult,LUT,324,catapult_fpga_latency
Throughput,0.09865518188809247,catapult,FF,65,catapult_fpga_latency
Throughput,0.09865518188809247,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09865518188809247,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11385785598142568,catapult,CLB,35,catapult_fpga_latency
Throughput,0.11385785598142568,catapult,LUT,159,catapult_fpga_latency
Throughput,0.11385785598142568,catapult,FF,56,catapult_fpga_latency
Throughput,0.11385785598142568,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11385785598142568,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12442051146783854,catapult,CLB,54,catapult_fpga_latency
Throughput,0.12442051146783854,catapult,LUT,211,catapult_fpga_latency
Throughput,0.12442051146783854,catapult,FF,58,catapult_fpga_latency
Throughput,0.12442051146783854,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12442051146783854,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1022804134133398,catapult,CLB,91,catapult_fpga_latency
Throughput,0.1022804134133398,catapult,LUT,318,catapult_fpga_latency
Throughput,0.1022804134133398,catapult,FF,64,catapult_fpga_latency
Throughput,0.1022804134133398,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1022804134133398,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10701255407076826,catapult,CLB,37,catapult_fpga_latency
Throughput,0.10701255407076826,catapult,LUT,159,catapult_fpga_latency
Throughput,0.10701255407076826,catapult,FF,57,catapult_fpga_latency
Throughput,0.10701255407076826,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10701255407076826,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09128865252836703,catapult,CLB,64,catapult_fpga_latency
Throughput,0.09128865252836703,catapult,LUT,216,catapult_fpga_latency
Throughput,0.09128865252836703,catapult,FF,59,catapult_fpga_latency
Throughput,0.09128865252836703,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09128865252836703,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11739128393195061,catapult,CLB,107,catapult_fpga_latency
Throughput,0.11739128393195061,catapult,LUT,319,catapult_fpga_latency
Throughput,0.11739128393195061,catapult,FF,65,catapult_fpga_latency
Throughput,0.11739128393195061,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11739128393195061,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10927937030604125,catapult,CLB,40,catapult_fpga_latency
Throughput,0.10927937030604125,catapult,LUT,146,catapult_fpga_latency
Throughput,0.10927937030604125,catapult,FF,61,catapult_fpga_latency
Throughput,0.10927937030604125,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10927937030604125,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11942042402132275,catapult,CLB,49,catapult_fpga_latency
Throughput,0.11942042402132275,catapult,LUT,206,catapult_fpga_latency
Throughput,0.11942042402132275,catapult,FF,63,catapult_fpga_latency
Throughput,0.11942042402132275,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11942042402132275,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10141754342978108,catapult,CLB,94,catapult_fpga_latency
Throughput,0.10141754342978108,catapult,LUT,325,catapult_fpga_latency
Throughput,0.10141754342978108,catapult,FF,70,catapult_fpga_latency
Throughput,0.10141754342978108,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10141754342978108,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11691614037840377,catapult,CLB,38,catapult_fpga_latency
Throughput,0.11691614037840377,catapult,LUT,162,catapult_fpga_latency
Throughput,0.11691614037840377,catapult,FF,53,catapult_fpga_latency
Throughput,0.11691614037840377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11691614037840377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11318318075297373,catapult,CLB,58,catapult_fpga_latency
Throughput,0.11318318075297373,catapult,LUT,209,catapult_fpga_latency
Throughput,0.11318318075297373,catapult,FF,54,catapult_fpga_latency
Throughput,0.11318318075297373,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11318318075297373,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11156831807859721,catapult,CLB,94,catapult_fpga_latency
Throughput,0.11156831807859721,catapult,LUT,314,catapult_fpga_latency
Throughput,0.11156831807859721,catapult,FF,60,catapult_fpga_latency
Throughput,0.11156831807859721,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11156831807859721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13175334719378545,catapult,CLB,36,catapult_fpga_latency
Throughput,0.13175334719378545,catapult,LUT,157,catapult_fpga_latency
Throughput,0.13175334719378545,catapult,FF,55,catapult_fpga_latency
Throughput,0.13175334719378545,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13175334719378545,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10460358275639228,catapult,CLB,65,catapult_fpga_latency
Throughput,0.10460358275639228,catapult,LUT,219,catapult_fpga_latency
Throughput,0.10460358275639228,catapult,FF,57,catapult_fpga_latency
Throughput,0.10460358275639228,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10460358275639228,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11352102369626496,catapult,CLB,101,catapult_fpga_latency
Throughput,0.11352102369626496,catapult,LUT,326,catapult_fpga_latency
Throughput,0.11352102369626496,catapult,FF,65,catapult_fpga_latency
Throughput,0.11352102369626496,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11352102369626496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11290906247653608,catapult,CLB,34,catapult_fpga_latency
Throughput,0.11290906247653608,catapult,LUT,156,catapult_fpga_latency
Throughput,0.11290906247653608,catapult,FF,56,catapult_fpga_latency
Throughput,0.11290906247653608,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11290906247653608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10694726205918612,catapult,CLB,63,catapult_fpga_latency
Throughput,0.10694726205918612,catapult,LUT,214,catapult_fpga_latency
Throughput,0.10694726205918612,catapult,FF,58,catapult_fpga_latency
Throughput,0.10694726205918612,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10694726205918612,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09998025389985478,catapult,CLB,99,catapult_fpga_latency
Throughput,0.09998025389985478,catapult,LUT,318,catapult_fpga_latency
Throughput,0.09998025389985478,catapult,FF,64,catapult_fpga_latency
Throughput,0.09998025389985478,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09998025389985478,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12627251123193986,catapult,CLB,36,catapult_fpga_latency
Throughput,0.12627251123193986,catapult,LUT,163,catapult_fpga_latency
Throughput,0.12627251123193986,catapult,FF,57,catapult_fpga_latency
Throughput,0.12627251123193986,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12627251123193986,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12517991483259314,catapult,CLB,63,catapult_fpga_latency
Throughput,0.12517991483259314,catapult,LUT,207,catapult_fpga_latency
Throughput,0.12517991483259314,catapult,FF,59,catapult_fpga_latency
Throughput,0.12517991483259314,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12517991483259314,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.136605956702742,catapult,CLB,93,catapult_fpga_latency
Throughput,0.136605956702742,catapult,LUT,312,catapult_fpga_latency
Throughput,0.136605956702742,catapult,FF,65,catapult_fpga_latency
Throughput,0.136605956702742,catapult,DSP,1,catapult_fpga_latency
Throughput,0.136605956702742,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,CLB,32,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,LUT,165,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,FF,59,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1684511255904212,catapult,CLB,83,catapult_fpga_latency
Throughput,0.1684511255904212,catapult,LUT,259,catapult_fpga_latency
Throughput,0.1684511255904212,catapult,FF,61,catapult_fpga_latency
Throughput,0.1684511255904212,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1684511255904212,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1471349442255567,catapult,CLB,158,catapult_fpga_latency
Throughput,0.1471349442255567,catapult,LUT,354,catapult_fpga_latency
Throughput,0.1471349442255567,catapult,FF,65,catapult_fpga_latency
Throughput,0.1471349442255567,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1471349442255567,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,CLB,33,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,LUT,169,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,FF,51,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18709161408612762,catapult,CLB,81,catapult_fpga_latency
Throughput,0.18709161408612762,catapult,LUT,259,catapult_fpga_latency
Throughput,0.18709161408612762,catapult,FF,53,catapult_fpga_latency
Throughput,0.18709161408612762,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18709161408612762,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09989671678451649,catapult,CLB,117,catapult_fpga_latency
Throughput,0.09989671678451649,catapult,LUT,403,catapult_fpga_latency
Throughput,0.09989671678451649,catapult,FF,59,catapult_fpga_latency
Throughput,0.09989671678451649,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09989671678451649,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14158037107082616,catapult,CLB,36,catapult_fpga_latency
Throughput,0.14158037107082616,catapult,LUT,158,catapult_fpga_latency
Throughput,0.14158037107082616,catapult,FF,54,catapult_fpga_latency
Throughput,0.14158037107082616,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14158037107082616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21026249169463157,catapult,CLB,76,catapult_fpga_latency
Throughput,0.21026249169463157,catapult,LUT,271,catapult_fpga_latency
Throughput,0.21026249169463157,catapult,FF,56,catapult_fpga_latency
Throughput,0.21026249169463157,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21026249169463157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1632238938887995,catapult,CLB,118,catapult_fpga_latency
Throughput,0.1632238938887995,catapult,LUT,429,catapult_fpga_latency
Throughput,0.1632238938887995,catapult,FF,62,catapult_fpga_latency
Throughput,0.1632238938887995,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1632238938887995,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19851077218705274,catapult,CLB,37,catapult_fpga_latency
Throughput,0.19851077218705274,catapult,LUT,157,catapult_fpga_latency
Throughput,0.19851077218705274,catapult,FF,55,catapult_fpga_latency
Throughput,0.19851077218705274,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19851077218705274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16630401304887807,catapult,CLB,77,catapult_fpga_latency
Throughput,0.16630401304887807,catapult,LUT,271,catapult_fpga_latency
Throughput,0.16630401304887807,catapult,FF,57,catapult_fpga_latency
Throughput,0.16630401304887807,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16630401304887807,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17749564647553107,catapult,CLB,122,catapult_fpga_latency
Throughput,0.17749564647553107,catapult,LUT,429,catapult_fpga_latency
Throughput,0.17749564647553107,catapult,FF,63,catapult_fpga_latency
Throughput,0.17749564647553107,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17749564647553107,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17151558373442252,catapult,CLB,36,catapult_fpga_latency
Throughput,0.17151558373442252,catapult,LUT,165,catapult_fpga_latency
Throughput,0.17151558373442252,catapult,FF,59,catapult_fpga_latency
Throughput,0.17151558373442252,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17151558373442252,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17151558373442252,catapult,CLB,92,catapult_fpga_latency
Throughput,0.17151558373442252,catapult,LUT,259,catapult_fpga_latency
Throughput,0.17151558373442252,catapult,FF,61,catapult_fpga_latency
Throughput,0.17151558373442252,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17151558373442252,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14383125027327937,catapult,CLB,159,catapult_fpga_latency
Throughput,0.14383125027327937,catapult,LUT,359,catapult_fpga_latency
Throughput,0.14383125027327937,catapult,FF,65,catapult_fpga_latency
Throughput,0.14383125027327937,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14383125027327937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13011872422754694,catapult,CLB,48,catapult_fpga_latency
Throughput,0.13011872422754694,catapult,LUT,169,catapult_fpga_latency
Throughput,0.13011872422754694,catapult,FF,51,catapult_fpga_latency
Throughput,0.13011872422754694,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13011872422754694,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1712287132744375,catapult,CLB,85,catapult_fpga_latency
Throughput,0.1712287132744375,catapult,LUT,262,catapult_fpga_latency
Throughput,0.1712287132744375,catapult,FF,53,catapult_fpga_latency
Throughput,0.1712287132744375,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1712287132744375,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19350365654184584,catapult,CLB,121,catapult_fpga_latency
Throughput,0.19350365654184584,catapult,LUT,415,catapult_fpga_latency
Throughput,0.19350365654184584,catapult,FF,59,catapult_fpga_latency
Throughput,0.19350365654184584,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19350365654184584,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13630657966853785,catapult,CLB,35,catapult_fpga_latency
Throughput,0.13630657966853785,catapult,LUT,166,catapult_fpga_latency
Throughput,0.13630657966853785,catapult,FF,54,catapult_fpga_latency
Throughput,0.13630657966853785,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13630657966853785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19641846639996968,catapult,CLB,69,catapult_fpga_latency
Throughput,0.19641846639996968,catapult,LUT,273,catapult_fpga_latency
Throughput,0.19641846639996968,catapult,FF,56,catapult_fpga_latency
Throughput,0.19641846639996968,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19641846639996968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15845700902888038,catapult,CLB,158,catapult_fpga_latency
Throughput,0.15845700902888038,catapult,LUT,369,catapult_fpga_latency
Throughput,0.15845700902888038,catapult,FF,60,catapult_fpga_latency
Throughput,0.15845700902888038,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15845700902888038,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19251805530581687,catapult,CLB,39,catapult_fpga_latency
Throughput,0.19251805530581687,catapult,LUT,160,catapult_fpga_latency
Throughput,0.19251805530581687,catapult,FF,55,catapult_fpga_latency
Throughput,0.19251805530581687,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19251805530581687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18050010441931041,catapult,CLB,61,catapult_fpga_latency
Throughput,0.18050010441931041,catapult,LUT,272,catapult_fpga_latency
Throughput,0.18050010441931041,catapult,FF,57,catapult_fpga_latency
Throughput,0.18050010441931041,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18050010441931041,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20373524116446098,catapult,CLB,160,catapult_fpga_latency
Throughput,0.20373524116446098,catapult,LUT,370,catapult_fpga_latency
Throughput,0.20373524116446098,catapult,FF,61,catapult_fpga_latency
Throughput,0.20373524116446098,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20373524116446098,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1781424551771315,catapult,CLB,40,catapult_fpga_latency
Throughput,0.1781424551771315,catapult,LUT,178,catapult_fpga_latency
Throughput,0.1781424551771315,catapult,FF,49,catapult_fpga_latency
Throughput,0.1781424551771315,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1781424551771315,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19726426033201153,catapult,CLB,49,catapult_fpga_latency
Throughput,0.19726426033201153,catapult,LUT,220,catapult_fpga_latency
Throughput,0.19726426033201153,catapult,FF,46,catapult_fpga_latency
Throughput,0.19726426033201153,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19726426033201153,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13675052847241728,catapult,CLB,119,catapult_fpga_latency
Throughput,0.13675052847241728,catapult,LUT,351,catapult_fpga_latency
Throughput,0.13675052847241728,catapult,FF,46,catapult_fpga_latency
Throughput,0.13675052847241728,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13675052847241728,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17331677349334862,catapult,CLB,28,catapult_fpga_latency
Throughput,0.17331677349334862,catapult,LUT,148,catapult_fpga_latency
Throughput,0.17331677349334862,catapult,FF,39,catapult_fpga_latency
Throughput,0.17331677349334862,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17331677349334862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.173026575670837,catapult,CLB,85,catapult_fpga_latency
Throughput,0.173026575670837,catapult,LUT,238,catapult_fpga_latency
Throughput,0.173026575670837,catapult,FF,44,catapult_fpga_latency
Throughput,0.173026575670837,catapult,DSP,1,catapult_fpga_latency
Throughput,0.173026575670837,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20105081217491338,catapult,CLB,133,catapult_fpga_latency
Throughput,0.20105081217491338,catapult,LUT,483,catapult_fpga_latency
Throughput,0.20105081217491338,catapult,FF,54,catapult_fpga_latency
Throughput,0.20105081217491338,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20105081217491338,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15350435867951254,catapult,CLB,34,catapult_fpga_latency
Throughput,0.15350435867951254,catapult,LUT,143,catapult_fpga_latency
Throughput,0.15350435867951254,catapult,FF,42,catapult_fpga_latency
Throughput,0.15350435867951254,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15350435867951254,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18702604094486305,catapult,CLB,81,catapult_fpga_latency
Throughput,0.18702604094486305,catapult,LUT,291,catapult_fpga_latency
Throughput,0.18702604094486305,catapult,FF,47,catapult_fpga_latency
Throughput,0.18702604094486305,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18702604094486305,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15318198034583283,catapult,CLB,122,catapult_fpga_latency
Throughput,0.15318198034583283,catapult,LUT,479,catapult_fpga_latency
Throughput,0.15318198034583283,catapult,FF,54,catapult_fpga_latency
Throughput,0.15318198034583283,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15318198034583283,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1829140698965877,catapult,CLB,42,catapult_fpga_latency
Throughput,0.1829140698965877,catapult,LUT,147,catapult_fpga_latency
Throughput,0.1829140698965877,catapult,FF,43,catapult_fpga_latency
Throughput,0.1829140698965877,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1829140698965877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15362290431474507,catapult,CLB,63,catapult_fpga_latency
Throughput,0.15362290431474507,catapult,LUT,242,catapult_fpga_latency
Throughput,0.15362290431474507,catapult,FF,48,catapult_fpga_latency
Throughput,0.15362290431474507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15362290431474507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14710708763419292,catapult,CLB,129,catapult_fpga_latency
Throughput,0.14710708763419292,catapult,LUT,488,catapult_fpga_latency
Throughput,0.14710708763419292,catapult,FF,59,catapult_fpga_latency
Throughput,0.14710708763419292,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14710708763419292,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1986185286855803,catapult,CLB,47,catapult_fpga_latency
Throughput,0.1986185286855803,catapult,LUT,193,catapult_fpga_latency
Throughput,0.1986185286855803,catapult,FF,46,catapult_fpga_latency
Throughput,0.1986185286855803,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1986185286855803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17966229955526397,catapult,CLB,62,catapult_fpga_latency
Throughput,0.17966229955526397,catapult,LUT,262,catapult_fpga_latency
Throughput,0.17966229955526397,catapult,FF,46,catapult_fpga_latency
Throughput,0.17966229955526397,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17966229955526397,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1456204150502194,catapult,CLB,127,catapult_fpga_latency
Throughput,0.1456204150502194,catapult,LUT,350,catapult_fpga_latency
Throughput,0.1456204150502194,catapult,FF,46,catapult_fpga_latency
Throughput,0.1456204150502194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1456204150502194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12473496937382299,catapult,CLB,36,catapult_fpga_latency
Throughput,0.12473496937382299,catapult,LUT,154,catapult_fpga_latency
Throughput,0.12473496937382299,catapult,FF,39,catapult_fpga_latency
Throughput,0.12473496937382299,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12473496937382299,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1780239730642608,catapult,CLB,75,catapult_fpga_latency
Throughput,0.1780239730642608,catapult,LUT,311,catapult_fpga_latency
Throughput,0.1780239730642608,catapult,FF,44,catapult_fpga_latency
Throughput,0.1780239730642608,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1780239730642608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1690681672706345,catapult,CLB,127,catapult_fpga_latency
Throughput,0.1690681672706345,catapult,LUT,496,catapult_fpga_latency
Throughput,0.1690681672706345,catapult,FF,55,catapult_fpga_latency
Throughput,0.1690681672706345,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1690681672706345,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1640995480370248,catapult,CLB,37,catapult_fpga_latency
Throughput,0.1640995480370248,catapult,LUT,163,catapult_fpga_latency
Throughput,0.1640995480370248,catapult,FF,42,catapult_fpga_latency
Throughput,0.1640995480370248,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1640995480370248,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1536704730330602,catapult,CLB,86,catapult_fpga_latency
Throughput,0.1536704730330602,catapult,LUT,259,catapult_fpga_latency
Throughput,0.1536704730330602,catapult,FF,47,catapult_fpga_latency
Throughput,0.1536704730330602,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1536704730330602,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10763735468284384,catapult,CLB,122,catapult_fpga_latency
Throughput,0.10763735468284384,catapult,LUT,506,catapult_fpga_latency
Throughput,0.10763735468284384,catapult,FF,56,catapult_fpga_latency
Throughput,0.10763735468284384,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10763735468284384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17921166223476226,catapult,CLB,41,catapult_fpga_latency
Throughput,0.17921166223476226,catapult,LUT,159,catapult_fpga_latency
Throughput,0.17921166223476226,catapult,FF,43,catapult_fpga_latency
Throughput,0.17921166223476226,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17921166223476226,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16761952780908537,catapult,CLB,69,catapult_fpga_latency
Throughput,0.16761952780908537,catapult,LUT,244,catapult_fpga_latency
Throughput,0.16761952780908537,catapult,FF,46,catapult_fpga_latency
Throughput,0.16761952780908537,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16761952780908537,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1826231181144236,catapult,CLB,127,catapult_fpga_latency
Throughput,0.1826231181144236,catapult,LUT,496,catapult_fpga_latency
Throughput,0.1826231181144236,catapult,FF,60,catapult_fpga_latency
Throughput,0.1826231181144236,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1826231181144236,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16201153522130776,catapult,CLB,47,catapult_fpga_latency
Throughput,0.16201153522130776,catapult,LUT,192,catapult_fpga_latency
Throughput,0.16201153522130776,catapult,FF,46,catapult_fpga_latency
Throughput,0.16201153522130776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16201153522130776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24745774287853733,catapult,CLB,63,catapult_fpga_latency
Throughput,0.24745774287853733,catapult,LUT,263,catapult_fpga_latency
Throughput,0.24745774287853733,catapult,FF,46,catapult_fpga_latency
Throughput,0.24745774287853733,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24745774287853733,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10711197828968734,catapult,CLB,134,catapult_fpga_latency
Throughput,0.10711197828968734,catapult,LUT,351,catapult_fpga_latency
Throughput,0.10711197828968734,catapult,FF,46,catapult_fpga_latency
Throughput,0.10711197828968734,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10711197828968734,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1715970503153439,catapult,CLB,32,catapult_fpga_latency
Throughput,0.1715970503153439,catapult,LUT,152,catapult_fpga_latency
Throughput,0.1715970503153439,catapult,FF,39,catapult_fpga_latency
Throughput,0.1715970503153439,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1715970503153439,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2072066471892418,catapult,CLB,78,catapult_fpga_latency
Throughput,0.2072066471892418,catapult,LUT,305,catapult_fpga_latency
Throughput,0.2072066471892418,catapult,FF,44,catapult_fpga_latency
Throughput,0.2072066471892418,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2072066471892418,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1519210800373422,catapult,CLB,123,catapult_fpga_latency
Throughput,0.1519210800373422,catapult,LUT,497,catapult_fpga_latency
Throughput,0.1519210800373422,catapult,FF,54,catapult_fpga_latency
Throughput,0.1519210800373422,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1519210800373422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20280803955405757,catapult,CLB,33,catapult_fpga_latency
Throughput,0.20280803955405757,catapult,LUT,151,catapult_fpga_latency
Throughput,0.20280803955405757,catapult,FF,42,catapult_fpga_latency
Throughput,0.20280803955405757,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20280803955405757,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14118056316361924,catapult,CLB,83,catapult_fpga_latency
Throughput,0.14118056316361924,catapult,LUT,310,catapult_fpga_latency
Throughput,0.14118056316361924,catapult,FF,47,catapult_fpga_latency
Throughput,0.14118056316361924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14118056316361924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15297441151126326,catapult,CLB,122,catapult_fpga_latency
Throughput,0.15297441151126326,catapult,LUT,497,catapult_fpga_latency
Throughput,0.15297441151126326,catapult,FF,59,catapult_fpga_latency
Throughput,0.15297441151126326,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15297441151126326,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16837309997270672,catapult,CLB,37,catapult_fpga_latency
Throughput,0.16837309997270672,catapult,LUT,150,catapult_fpga_latency
Throughput,0.16837309997270672,catapult,FF,43,catapult_fpga_latency
Throughput,0.16837309997270672,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16837309997270672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16498470261837322,catapult,CLB,87,catapult_fpga_latency
Throughput,0.16498470261837322,catapult,LUT,300,catapult_fpga_latency
Throughput,0.16498470261837322,catapult,FF,48,catapult_fpga_latency
Throughput,0.16498470261837322,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16498470261837322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14341704299298746,catapult,CLB,177,catapult_fpga_latency
Throughput,0.14341704299298746,catapult,LUT,627,catapult_fpga_latency
Throughput,0.14341704299298746,catapult,FF,57,catapult_fpga_latency
Throughput,0.14341704299298746,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14341704299298746,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2631038892016902,catapult,CLB,34,catapult_fpga_latency
Throughput,0.2631038892016902,catapult,LUT,144,catapult_fpga_latency
Throughput,0.2631038892016902,catapult,FF,47,catapult_fpga_latency
Throughput,0.2631038892016902,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2631038892016902,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29945544028184745,catapult,CLB,80,catapult_fpga_latency
Throughput,0.29945544028184745,catapult,LUT,222,catapult_fpga_latency
Throughput,0.29945544028184745,catapult,FF,49,catapult_fpga_latency
Throughput,0.29945544028184745,catapult,DSP,1,catapult_fpga_latency
Throughput,0.29945544028184745,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2428017181620784,catapult,CLB,110,catapult_fpga_latency
Throughput,0.2428017181620784,catapult,LUT,413,catapult_fpga_latency
Throughput,0.2428017181620784,catapult,FF,60,catapult_fpga_latency
Throughput,0.2428017181620784,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2428017181620784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23149750410965944,catapult,CLB,41,catapult_fpga_latency
Throughput,0.23149750410965944,catapult,LUT,183,catapult_fpga_latency
Throughput,0.23149750410965944,catapult,FF,38,catapult_fpga_latency
Throughput,0.23149750410965944,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23149750410965944,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26505871448113827,catapult,CLB,73,catapult_fpga_latency
Throughput,0.26505871448113827,catapult,LUT,206,catapult_fpga_latency
Throughput,0.26505871448113827,catapult,FF,40,catapult_fpga_latency
Throughput,0.26505871448113827,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26505871448113827,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17733555806702114,catapult,CLB,96,catapult_fpga_latency
Throughput,0.17733555806702114,catapult,LUT,333,catapult_fpga_latency
Throughput,0.17733555806702114,catapult,FF,44,catapult_fpga_latency
Throughput,0.17733555806702114,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17733555806702114,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24172076175880858,catapult,CLB,47,catapult_fpga_latency
Throughput,0.24172076175880858,catapult,LUT,168,catapult_fpga_latency
Throughput,0.24172076175880858,catapult,FF,41,catapult_fpga_latency
Throughput,0.24172076175880858,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24172076175880858,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20485938758924957,catapult,CLB,62,catapult_fpga_latency
Throughput,0.20485938758924957,catapult,LUT,223,catapult_fpga_latency
Throughput,0.20485938758924957,catapult,FF,43,catapult_fpga_latency
Throughput,0.20485938758924957,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20485938758924957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09444795266117496,catapult,CLB,112,catapult_fpga_latency
Throughput,0.09444795266117496,catapult,LUT,356,catapult_fpga_latency
Throughput,0.09444795266117496,catapult,FF,47,catapult_fpga_latency
Throughput,0.09444795266117496,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09444795266117496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2565054265005503,catapult,CLB,32,catapult_fpga_latency
Throughput,0.2565054265005503,catapult,LUT,141,catapult_fpga_latency
Throughput,0.2565054265005503,catapult,FF,47,catapult_fpga_latency
Throughput,0.2565054265005503,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2565054265005503,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.33512086804347724,catapult,CLB,86,catapult_fpga_latency
Throughput,0.33512086804347724,catapult,LUT,224,catapult_fpga_latency
Throughput,0.33512086804347724,catapult,FF,49,catapult_fpga_latency
Throughput,0.33512086804347724,catapult,DSP,1,catapult_fpga_latency
Throughput,0.33512086804347724,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.34596736974155545,catapult,CLB,105,catapult_fpga_latency
Throughput,0.34596736974155545,catapult,LUT,411,catapult_fpga_latency
Throughput,0.34596736974155545,catapult,FF,60,catapult_fpga_latency
Throughput,0.34596736974155545,catapult,DSP,1,catapult_fpga_latency
Throughput,0.34596736974155545,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19388472079824667,catapult,CLB,41,catapult_fpga_latency
Throughput,0.19388472079824667,catapult,LUT,184,catapult_fpga_latency
Throughput,0.19388472079824667,catapult,FF,38,catapult_fpga_latency
Throughput,0.19388472079824667,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19388472079824667,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3539564902523922,catapult,CLB,69,catapult_fpga_latency
Throughput,0.3539564902523922,catapult,LUT,207,catapult_fpga_latency
Throughput,0.3539564902523922,catapult,FF,40,catapult_fpga_latency
Throughput,0.3539564902523922,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3539564902523922,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09792090419379565,catapult,CLB,108,catapult_fpga_latency
Throughput,0.09792090419379565,catapult,LUT,342,catapult_fpga_latency
Throughput,0.09792090419379565,catapult,FF,44,catapult_fpga_latency
Throughput,0.09792090419379565,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09792090419379565,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2627856381341904,catapult,CLB,49,catapult_fpga_latency
Throughput,0.2627856381341904,catapult,LUT,177,catapult_fpga_latency
Throughput,0.2627856381341904,catapult,FF,41,catapult_fpga_latency
Throughput,0.2627856381341904,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2627856381341904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23498200625287116,catapult,CLB,67,catapult_fpga_latency
Throughput,0.23498200625287116,catapult,LUT,228,catapult_fpga_latency
Throughput,0.23498200625287116,catapult,FF,43,catapult_fpga_latency
Throughput,0.23498200625287116,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23498200625287116,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18800045721711195,catapult,CLB,106,catapult_fpga_latency
Throughput,0.18800045721711195,catapult,LUT,362,catapult_fpga_latency
Throughput,0.18800045721711195,catapult,FF,47,catapult_fpga_latency
Throughput,0.18800045721711195,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18800045721711195,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21425346913860893,catapult,CLB,40,catapult_fpga_latency
Throughput,0.21425346913860893,catapult,LUT,183,catapult_fpga_latency
Throughput,0.21425346913860893,catapult,FF,47,catapult_fpga_latency
Throughput,0.21425346913860893,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21425346913860893,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25004888455693086,catapult,CLB,72,catapult_fpga_latency
Throughput,0.25004888455693086,catapult,LUT,226,catapult_fpga_latency
Throughput,0.25004888455693086,catapult,FF,49,catapult_fpga_latency
Throughput,0.25004888455693086,catapult,DSP,1,catapult_fpga_latency
Throughput,0.25004888455693086,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19726873545019785,catapult,CLB,108,catapult_fpga_latency
Throughput,0.19726873545019785,catapult,LUT,358,catapult_fpga_latency
Throughput,0.19726873545019785,catapult,FF,53,catapult_fpga_latency
Throughput,0.19726873545019785,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19726873545019785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20816857657866203,catapult,CLB,41,catapult_fpga_latency
Throughput,0.20816857657866203,catapult,LUT,183,catapult_fpga_latency
Throughput,0.20816857657866203,catapult,FF,38,catapult_fpga_latency
Throughput,0.20816857657866203,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20816857657866203,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23628551607592138,catapult,CLB,87,catapult_fpga_latency
Throughput,0.23628551607592138,catapult,LUT,257,catapult_fpga_latency
Throughput,0.23628551607592138,catapult,FF,40,catapult_fpga_latency
Throughput,0.23628551607592138,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23628551607592138,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2220680576417616,catapult,CLB,116,catapult_fpga_latency
Throughput,0.2220680576417616,catapult,LUT,406,catapult_fpga_latency
Throughput,0.2220680576417616,catapult,FF,48,catapult_fpga_latency
Throughput,0.2220680576417616,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2220680576417616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21291499794537025,catapult,CLB,44,catapult_fpga_latency
Throughput,0.21291499794537025,catapult,LUT,188,catapult_fpga_latency
Throughput,0.21291499794537025,catapult,FF,41,catapult_fpga_latency
Throughput,0.21291499794537025,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21291499794537025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19326984161343208,catapult,CLB,96,catapult_fpga_latency
Throughput,0.19326984161343208,catapult,LUT,319,catapult_fpga_latency
Throughput,0.19326984161343208,catapult,FF,43,catapult_fpga_latency
Throughput,0.19326984161343208,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19326984161343208,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20662890316832364,catapult,CLB,118,catapult_fpga_latency
Throughput,0.20662890316832364,catapult,LUT,417,catapult_fpga_latency
Throughput,0.20662890316832364,catapult,FF,51,catapult_fpga_latency
Throughput,0.20662890316832364,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20662890316832364,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2612336340393695,catapult,CLB,41,catapult_fpga_latency
Throughput,0.2612336340393695,catapult,LUT,199,catapult_fpga_latency
Throughput,0.2612336340393695,catapult,FF,47,catapult_fpga_latency
Throughput,0.2612336340393695,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2612336340393695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3169545987893602,catapult,CLB,76,catapult_fpga_latency
Throughput,0.3169545987893602,catapult,LUT,281,catapult_fpga_latency
Throughput,0.3169545987893602,catapult,FF,49,catapult_fpga_latency
Throughput,0.3169545987893602,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3169545987893602,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09662346406133734,catapult,CLB,124,catapult_fpga_latency
Throughput,0.09662346406133734,catapult,LUT,358,catapult_fpga_latency
Throughput,0.09662346406133734,catapult,FF,53,catapult_fpga_latency
Throughput,0.09662346406133734,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09662346406133734,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2715086432061478,catapult,CLB,37,catapult_fpga_latency
Throughput,0.2715086432061478,catapult,LUT,192,catapult_fpga_latency
Throughput,0.2715086432061478,catapult,FF,38,catapult_fpga_latency
Throughput,0.2715086432061478,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2715086432061478,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17298721589877064,catapult,CLB,81,catapult_fpga_latency
Throughput,0.17298721589877064,catapult,LUT,281,catapult_fpga_latency
Throughput,0.17298721589877064,catapult,FF,40,catapult_fpga_latency
Throughput,0.17298721589877064,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17298721589877064,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.168652322899039,catapult,CLB,143,catapult_fpga_latency
Throughput,0.168652322899039,catapult,LUT,438,catapult_fpga_latency
Throughput,0.168652322899039,catapult,FF,48,catapult_fpga_latency
Throughput,0.168652322899039,catapult,DSP,1,catapult_fpga_latency
Throughput,0.168652322899039,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2313016337528297,catapult,CLB,47,catapult_fpga_latency
Throughput,0.2313016337528297,catapult,LUT,211,catapult_fpga_latency
Throughput,0.2313016337528297,catapult,FF,41,catapult_fpga_latency
Throughput,0.2313016337528297,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2313016337528297,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17769049620604138,catapult,CLB,92,catapult_fpga_latency
Throughput,0.17769049620604138,catapult,LUT,282,catapult_fpga_latency
Throughput,0.17769049620604138,catapult,FF,43,catapult_fpga_latency
Throughput,0.17769049620604138,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17769049620604138,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17415331447717347,catapult,CLB,129,catapult_fpga_latency
Throughput,0.17415331447717347,catapult,LUT,446,catapult_fpga_latency
Throughput,0.17415331447717347,catapult,FF,51,catapult_fpga_latency
Throughput,0.17415331447717347,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17415331447717347,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.249661085077008,catapult,CLB,45,catapult_fpga_latency
Throughput,0.249661085077008,catapult,LUT,198,catapult_fpga_latency
Throughput,0.249661085077008,catapult,FF,47,catapult_fpga_latency
Throughput,0.249661085077008,catapult,DSP,1,catapult_fpga_latency
Throughput,0.249661085077008,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3064583648730067,catapult,CLB,81,catapult_fpga_latency
Throughput,0.3064583648730067,catapult,LUT,265,catapult_fpga_latency
Throughput,0.3064583648730067,catapult,FF,49,catapult_fpga_latency
Throughput,0.3064583648730067,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3064583648730067,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13360474692321628,catapult,CLB,135,catapult_fpga_latency
Throughput,0.13360474692321628,catapult,LUT,362,catapult_fpga_latency
Throughput,0.13360474692321628,catapult,FF,53,catapult_fpga_latency
Throughput,0.13360474692321628,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13360474692321628,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26720199696084446,catapult,CLB,43,catapult_fpga_latency
Throughput,0.26720199696084446,catapult,LUT,191,catapult_fpga_latency
Throughput,0.26720199696084446,catapult,FF,38,catapult_fpga_latency
Throughput,0.26720199696084446,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26720199696084446,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18899222353697814,catapult,CLB,85,catapult_fpga_latency
Throughput,0.18899222353697814,catapult,LUT,263,catapult_fpga_latency
Throughput,0.18899222353697814,catapult,FF,40,catapult_fpga_latency
Throughput,0.18899222353697814,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18899222353697814,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1878133548442229,catapult,CLB,132,catapult_fpga_latency
Throughput,0.1878133548442229,catapult,LUT,433,catapult_fpga_latency
Throughput,0.1878133548442229,catapult,FF,48,catapult_fpga_latency
Throughput,0.1878133548442229,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1878133548442229,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19718903092633885,catapult,CLB,39,catapult_fpga_latency
Throughput,0.19718903092633885,catapult,LUT,189,catapult_fpga_latency
Throughput,0.19718903092633885,catapult,FF,41,catapult_fpga_latency
Throughput,0.19718903092633885,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19718903092633885,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20085056195978732,catapult,CLB,96,catapult_fpga_latency
Throughput,0.20085056195978732,catapult,LUT,278,catapult_fpga_latency
Throughput,0.20085056195978732,catapult,FF,43,catapult_fpga_latency
Throughput,0.20085056195978732,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20085056195978732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20051206771853958,catapult,CLB,137,catapult_fpga_latency
Throughput,0.20051206771853958,catapult,LUT,442,catapult_fpga_latency
Throughput,0.20051206771853958,catapult,FF,51,catapult_fpga_latency
Throughput,0.20051206771853958,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20051206771853958,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,CLB,37,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,LUT,156,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,FF,45,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,DSP,1,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.34001173040469895,catapult,CLB,71,catapult_fpga_latency
Throughput,0.34001173040469895,catapult,LUT,202,catapult_fpga_latency
Throughput,0.34001173040469895,catapult,FF,47,catapult_fpga_latency
Throughput,0.34001173040469895,catapult,DSP,1,catapult_fpga_latency
Throughput,0.34001173040469895,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2813491140175725,catapult,CLB,102,catapult_fpga_latency
Throughput,0.2813491140175725,catapult,LUT,411,catapult_fpga_latency
Throughput,0.2813491140175725,catapult,FF,54,catapult_fpga_latency
Throughput,0.2813491140175725,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2813491140175725,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23025409921372827,catapult,CLB,42,catapult_fpga_latency
Throughput,0.23025409921372827,catapult,LUT,199,catapult_fpga_latency
Throughput,0.23025409921372827,catapult,FF,61,catapult_fpga_latency
Throughput,0.23025409921372827,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23025409921372827,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26039028858795293,catapult,CLB,56,catapult_fpga_latency
Throughput,0.26039028858795293,catapult,LUT,216,catapult_fpga_latency
Throughput,0.26039028858795293,catapult,FF,63,catapult_fpga_latency
Throughput,0.26039028858795293,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26039028858795293,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24991590329854005,catapult,CLB,118,catapult_fpga_latency
Throughput,0.24991590329854005,catapult,LUT,472,catapult_fpga_latency
Throughput,0.24991590329854005,catapult,FF,67,catapult_fpga_latency
Throughput,0.24991590329854005,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24991590329854005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.32336987628515274,catapult,CLB,33,catapult_fpga_latency
Throughput,0.32336987628515274,catapult,LUT,158,catapult_fpga_latency
Throughput,0.32336987628515274,catapult,FF,45,catapult_fpga_latency
Throughput,0.32336987628515274,catapult,DSP,1,catapult_fpga_latency
Throughput,0.32336987628515274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35535150482478506,catapult,CLB,71,catapult_fpga_latency
Throughput,0.35535150482478506,catapult,LUT,204,catapult_fpga_latency
Throughput,0.35535150482478506,catapult,FF,47,catapult_fpga_latency
Throughput,0.35535150482478506,catapult,DSP,1,catapult_fpga_latency
Throughput,0.35535150482478506,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3009917678751486,catapult,CLB,131,catapult_fpga_latency
Throughput,0.3009917678751486,catapult,LUT,414,catapult_fpga_latency
Throughput,0.3009917678751486,catapult,FF,54,catapult_fpga_latency
Throughput,0.3009917678751486,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3009917678751486,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28166729009026875,catapult,CLB,42,catapult_fpga_latency
Throughput,0.28166729009026875,catapult,LUT,195,catapult_fpga_latency
Throughput,0.28166729009026875,catapult,FF,61,catapult_fpga_latency
Throughput,0.28166729009026875,catapult,DSP,1,catapult_fpga_latency
Throughput,0.28166729009026875,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.252546616948656,catapult,CLB,87,catapult_fpga_latency
Throughput,0.252546616948656,catapult,LUT,285,catapult_fpga_latency
Throughput,0.252546616948656,catapult,FF,63,catapult_fpga_latency
Throughput,0.252546616948656,catapult,DSP,1,catapult_fpga_latency
Throughput,0.252546616948656,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23597372196632185,catapult,CLB,128,catapult_fpga_latency
Throughput,0.23597372196632185,catapult,LUT,478,catapult_fpga_latency
Throughput,0.23597372196632185,catapult,FF,67,catapult_fpga_latency
Throughput,0.23597372196632185,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23597372196632185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2634680937503787,catapult,CLB,48,catapult_fpga_latency
Throughput,0.2634680937503787,catapult,LUT,200,catapult_fpga_latency
Throughput,0.2634680937503787,catapult,FF,69,catapult_fpga_latency
Throughput,0.2634680937503787,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2634680937503787,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2512655618184893,catapult,CLB,86,catapult_fpga_latency
Throughput,0.2512655618184893,catapult,LUT,312,catapult_fpga_latency
Throughput,0.2512655618184893,catapult,FF,71,catapult_fpga_latency
Throughput,0.2512655618184893,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2512655618184893,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28089319541851965,catapult,CLB,131,catapult_fpga_latency
Throughput,0.28089319541851965,catapult,LUT,498,catapult_fpga_latency
Throughput,0.28089319541851965,catapult,FF,75,catapult_fpga_latency
Throughput,0.28089319541851965,catapult,DSP,1,catapult_fpga_latency
Throughput,0.28089319541851965,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3006084917089172,catapult,CLB,46,catapult_fpga_latency
Throughput,0.3006084917089172,catapult,LUT,201,catapult_fpga_latency
Throughput,0.3006084917089172,catapult,FF,63,catapult_fpga_latency
Throughput,0.3006084917089172,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3006084917089172,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2572431305151319,catapult,CLB,78,catapult_fpga_latency
Throughput,0.2572431305151319,catapult,LUT,263,catapult_fpga_latency
Throughput,0.2572431305151319,catapult,FF,65,catapult_fpga_latency
Throughput,0.2572431305151319,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2572431305151319,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2204711910294682,catapult,CLB,139,catapult_fpga_latency
Throughput,0.2204711910294682,catapult,LUT,485,catapult_fpga_latency
Throughput,0.2204711910294682,catapult,FF,69,catapult_fpga_latency
Throughput,0.2204711910294682,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2204711910294682,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28631726988466283,catapult,CLB,44,catapult_fpga_latency
Throughput,0.28631726988466283,catapult,LUT,168,catapult_fpga_latency
Throughput,0.28631726988466283,catapult,FF,69,catapult_fpga_latency
Throughput,0.28631726988466283,catapult,DSP,1,catapult_fpga_latency
Throughput,0.28631726988466283,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3146823219023931,catapult,CLB,65,catapult_fpga_latency
Throughput,0.3146823219023931,catapult,LUT,269,catapult_fpga_latency
Throughput,0.3146823219023931,catapult,FF,71,catapult_fpga_latency
Throughput,0.3146823219023931,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3146823219023931,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2999514378622101,catapult,CLB,102,catapult_fpga_latency
Throughput,0.2999514378622101,catapult,LUT,344,catapult_fpga_latency
Throughput,0.2999514378622101,catapult,FF,78,catapult_fpga_latency
Throughput,0.2999514378622101,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2999514378622101,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23982586723431848,catapult,CLB,41,catapult_fpga_latency
Throughput,0.23982586723431848,catapult,LUT,203,catapult_fpga_latency
Throughput,0.23982586723431848,catapult,FF,63,catapult_fpga_latency
Throughput,0.23982586723431848,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23982586723431848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24590687998268815,catapult,CLB,70,catapult_fpga_latency
Throughput,0.24590687998268815,catapult,LUT,274,catapult_fpga_latency
Throughput,0.24590687998268815,catapult,FF,65,catapult_fpga_latency
Throughput,0.24590687998268815,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24590687998268815,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23419313439407208,catapult,CLB,117,catapult_fpga_latency
Throughput,0.23419313439407208,catapult,LUT,421,catapult_fpga_latency
Throughput,0.23419313439407208,catapult,FF,69,catapult_fpga_latency
Throughput,0.23419313439407208,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23419313439407208,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24078323898242113,catapult,CLB,41,catapult_fpga_latency
Throughput,0.24078323898242113,catapult,LUT,163,catapult_fpga_latency
Throughput,0.24078323898242113,catapult,FF,69,catapult_fpga_latency
Throughput,0.24078323898242113,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24078323898242113,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2735729613616492,catapult,CLB,69,catapult_fpga_latency
Throughput,0.2735729613616492,catapult,LUT,269,catapult_fpga_latency
Throughput,0.2735729613616492,catapult,FF,71,catapult_fpga_latency
Throughput,0.2735729613616492,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2735729613616492,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28588377395169995,catapult,CLB,135,catapult_fpga_latency
Throughput,0.28588377395169995,catapult,LUT,497,catapult_fpga_latency
Throughput,0.28588377395169995,catapult,FF,76,catapult_fpga_latency
Throughput,0.28588377395169995,catapult,DSP,1,catapult_fpga_latency
Throughput,0.28588377395169995,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24574184671557422,catapult,CLB,42,catapult_fpga_latency
Throughput,0.24574184671557422,catapult,LUT,203,catapult_fpga_latency
Throughput,0.24574184671557422,catapult,FF,63,catapult_fpga_latency
Throughput,0.24574184671557422,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24574184671557422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23757794041307675,catapult,CLB,72,catapult_fpga_latency
Throughput,0.23757794041307675,catapult,LUT,275,catapult_fpga_latency
Throughput,0.23757794041307675,catapult,FF,65,catapult_fpga_latency
Throughput,0.23757794041307675,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23757794041307675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2609591763293326,catapult,CLB,92,catapult_fpga_latency
Throughput,0.2609591763293326,catapult,LUT,352,catapult_fpga_latency
Throughput,0.2609591763293326,catapult,FF,73,catapult_fpga_latency
Throughput,0.2609591763293326,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2609591763293326,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1233353580887953,catapult,CLB,41,catapult_fpga_latency
Throughput,0.1233353580887953,catapult,LUT,136,catapult_fpga_latency
Throughput,0.1233353580887953,catapult,FF,59,catapult_fpga_latency
Throughput,0.1233353580887953,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1233353580887953,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11691987223931721,catapult,CLB,56,catapult_fpga_latency
Throughput,0.11691987223931721,catapult,LUT,186,catapult_fpga_latency
Throughput,0.11691987223931721,catapult,FF,61,catapult_fpga_latency
Throughput,0.11691987223931721,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11691987223931721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1419626564392983,catapult,CLB,88,catapult_fpga_latency
Throughput,0.1419626564392983,catapult,LUT,287,catapult_fpga_latency
Throughput,0.1419626564392983,catapult,FF,68,catapult_fpga_latency
Throughput,0.1419626564392983,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1419626564392983,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,CLB,30,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,LUT,141,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,FF,50,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1408404088033706,catapult,CLB,60,catapult_fpga_latency
Throughput,0.1408404088033706,catapult,LUT,184,catapult_fpga_latency
Throughput,0.1408404088033706,catapult,FF,52,catapult_fpga_latency
Throughput,0.1408404088033706,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1408404088033706,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09873994987762665,catapult,CLB,95,catapult_fpga_latency
Throughput,0.09873994987762665,catapult,LUT,304,catapult_fpga_latency
Throughput,0.09873994987762665,catapult,FF,59,catapult_fpga_latency
Throughput,0.09873994987762665,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09873994987762665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,CLB,28,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,LUT,135,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,FF,53,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10535161998659295,catapult,CLB,49,catapult_fpga_latency
Throughput,0.10535161998659295,catapult,LUT,199,catapult_fpga_latency
Throughput,0.10535161998659295,catapult,FF,55,catapult_fpga_latency
Throughput,0.10535161998659295,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10535161998659295,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1085053785573624,catapult,CLB,96,catapult_fpga_latency
Throughput,0.1085053785573624,catapult,LUT,317,catapult_fpga_latency
Throughput,0.1085053785573624,catapult,FF,62,catapult_fpga_latency
Throughput,0.1085053785573624,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1085053785573624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10677324629747753,catapult,CLB,34,catapult_fpga_latency
Throughput,0.10677324629747753,catapult,LUT,130,catapult_fpga_latency
Throughput,0.10677324629747753,catapult,FF,54,catapult_fpga_latency
Throughput,0.10677324629747753,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10677324629747753,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15334220060165346,catapult,CLB,49,catapult_fpga_latency
Throughput,0.15334220060165346,catapult,LUT,199,catapult_fpga_latency
Throughput,0.15334220060165346,catapult,FF,56,catapult_fpga_latency
Throughput,0.15334220060165346,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15334220060165346,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,CLB,93,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,LUT,317,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,FF,63,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10431276973978346,catapult,CLB,30,catapult_fpga_latency
Throughput,0.10431276973978346,catapult,LUT,129,catapult_fpga_latency
Throughput,0.10431276973978346,catapult,FF,55,catapult_fpga_latency
Throughput,0.10431276973978346,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10431276973978346,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11049567475730729,catapult,CLB,55,catapult_fpga_latency
Throughput,0.11049567475730729,catapult,LUT,201,catapult_fpga_latency
Throughput,0.11049567475730729,catapult,FF,57,catapult_fpga_latency
Throughput,0.11049567475730729,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11049567475730729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,CLB,89,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,LUT,318,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,FF,64,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10437875124184619,catapult,CLB,36,catapult_fpga_latency
Throughput,0.10437875124184619,catapult,LUT,178,catapult_fpga_latency
Throughput,0.10437875124184619,catapult,FF,50,catapult_fpga_latency
Throughput,0.10437875124184619,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10437875124184619,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12893335370480322,catapult,CLB,65,catapult_fpga_latency
Throughput,0.12893335370480322,catapult,LUT,206,catapult_fpga_latency
Throughput,0.12893335370480322,catapult,FF,52,catapult_fpga_latency
Throughput,0.12893335370480322,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12893335370480322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09196965994494144,catapult,CLB,101,catapult_fpga_latency
Throughput,0.09196965994494144,catapult,LUT,327,catapult_fpga_latency
Throughput,0.09196965994494144,catapult,FF,56,catapult_fpga_latency
Throughput,0.09196965994494144,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09196965994494144,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07719164446763624,catapult,CLB,33,catapult_fpga_latency
Throughput,0.07719164446763624,catapult,LUT,175,catapult_fpga_latency
Throughput,0.07719164446763624,catapult,FF,60,catapult_fpga_latency
Throughput,0.07719164446763624,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07719164446763624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13721631727047107,catapult,CLB,73,catapult_fpga_latency
Throughput,0.13721631727047107,catapult,LUT,274,catapult_fpga_latency
Throughput,0.13721631727047107,catapult,FF,62,catapult_fpga_latency
Throughput,0.13721631727047107,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13721631727047107,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12248974117795199,catapult,CLB,87,catapult_fpga_latency
Throughput,0.12248974117795199,catapult,LUT,377,catapult_fpga_latency
Throughput,0.12248974117795199,catapult,FF,66,catapult_fpga_latency
Throughput,0.12248974117795199,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12248974117795199,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08643742367035256,catapult,CLB,42,catapult_fpga_latency
Throughput,0.08643742367035256,catapult,LUT,169,catapult_fpga_latency
Throughput,0.08643742367035256,catapult,FF,63,catapult_fpga_latency
Throughput,0.08643742367035256,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08643742367035256,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1197187280316134,catapult,CLB,101,catapult_fpga_latency
Throughput,0.1197187280316134,catapult,LUT,287,catapult_fpga_latency
Throughput,0.1197187280316134,catapult,FF,65,catapult_fpga_latency
Throughput,0.1197187280316134,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1197187280316134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12467009176965456,catapult,CLB,98,catapult_fpga_latency
Throughput,0.12467009176965456,catapult,LUT,407,catapult_fpga_latency
Throughput,0.12467009176965456,catapult,FF,69,catapult_fpga_latency
Throughput,0.12467009176965456,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12467009176965456,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10460618699569357,catapult,CLB,39,catapult_fpga_latency
Throughput,0.10460618699569357,catapult,LUT,169,catapult_fpga_latency
Throughput,0.10460618699569357,catapult,FF,64,catapult_fpga_latency
Throughput,0.10460618699569357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10460618699569357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08577587279094963,catapult,CLB,99,catapult_fpga_latency
Throughput,0.08577587279094963,catapult,LUT,288,catapult_fpga_latency
Throughput,0.08577587279094963,catapult,FF,66,catapult_fpga_latency
Throughput,0.08577587279094963,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08577587279094963,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14154650312194966,catapult,CLB,99,catapult_fpga_latency
Throughput,0.14154650312194966,catapult,LUT,409,catapult_fpga_latency
Throughput,0.14154650312194966,catapult,FF,70,catapult_fpga_latency
Throughput,0.14154650312194966,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14154650312194966,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10245694835872678,catapult,CLB,39,catapult_fpga_latency
Throughput,0.10245694835872678,catapult,LUT,168,catapult_fpga_latency
Throughput,0.10245694835872678,catapult,FF,65,catapult_fpga_latency
Throughput,0.10245694835872678,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10245694835872678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13178112736118835,catapult,CLB,77,catapult_fpga_latency
Throughput,0.13178112736118835,catapult,LUT,289,catapult_fpga_latency
Throughput,0.13178112736118835,catapult,FF,67,catapult_fpga_latency
Throughput,0.13178112736118835,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13178112736118835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14652231483572137,catapult,CLB,99,catapult_fpga_latency
Throughput,0.14652231483572137,catapult,LUT,412,catapult_fpga_latency
Throughput,0.14652231483572137,catapult,FF,71,catapult_fpga_latency
Throughput,0.14652231483572137,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14652231483572137,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11671416933358543,catapult,CLB,44,catapult_fpga_latency
Throughput,0.11671416933358543,catapult,LUT,183,catapult_fpga_latency
Throughput,0.11671416933358543,catapult,FF,50,catapult_fpga_latency
Throughput,0.11671416933358543,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11671416933358543,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1795290880209575,catapult,CLB,72,catapult_fpga_latency
Throughput,0.1795290880209575,catapult,LUT,209,catapult_fpga_latency
Throughput,0.1795290880209575,catapult,FF,52,catapult_fpga_latency
Throughput,0.1795290880209575,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1795290880209575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09478345960385821,catapult,CLB,94,catapult_fpga_latency
Throughput,0.09478345960385821,catapult,LUT,332,catapult_fpga_latency
Throughput,0.09478345960385821,catapult,FF,56,catapult_fpga_latency
Throughput,0.09478345960385821,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09478345960385821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07554956833620888,catapult,CLB,37,catapult_fpga_latency
Throughput,0.07554956833620888,catapult,LUT,180,catapult_fpga_latency
Throughput,0.07554956833620888,catapult,FF,60,catapult_fpga_latency
Throughput,0.07554956833620888,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07554956833620888,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10727490105231315,catapult,CLB,100,catapult_fpga_latency
Throughput,0.10727490105231315,catapult,LUT,275,catapult_fpga_latency
Throughput,0.10727490105231315,catapult,FF,62,catapult_fpga_latency
Throughput,0.10727490105231315,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10727490105231315,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08534483280989924,catapult,CLB,146,catapult_fpga_latency
Throughput,0.08534483280989924,catapult,LUT,367,catapult_fpga_latency
Throughput,0.08534483280989924,catapult,FF,66,catapult_fpga_latency
Throughput,0.08534483280989924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08534483280989924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10757998921833349,catapult,CLB,37,catapult_fpga_latency
Throughput,0.10757998921833349,catapult,LUT,176,catapult_fpga_latency
Throughput,0.10757998921833349,catapult,FF,63,catapult_fpga_latency
Throughput,0.10757998921833349,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10757998921833349,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10790426819649022,catapult,CLB,74,catapult_fpga_latency
Throughput,0.10790426819649022,catapult,LUT,284,catapult_fpga_latency
Throughput,0.10790426819649022,catapult,FF,65,catapult_fpga_latency
Throughput,0.10790426819649022,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10790426819649022,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11491891091807797,catapult,CLB,100,catapult_fpga_latency
Throughput,0.11491891091807797,catapult,LUT,407,catapult_fpga_latency
Throughput,0.11491891091807797,catapult,FF,69,catapult_fpga_latency
Throughput,0.11491891091807797,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11491891091807797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10041317007089069,catapult,CLB,41,catapult_fpga_latency
Throughput,0.10041317007089069,catapult,LUT,176,catapult_fpga_latency
Throughput,0.10041317007089069,catapult,FF,64,catapult_fpga_latency
Throughput,0.10041317007089069,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10041317007089069,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.103160880321309,catapult,CLB,72,catapult_fpga_latency
Throughput,0.103160880321309,catapult,LUT,284,catapult_fpga_latency
Throughput,0.103160880321309,catapult,FF,66,catapult_fpga_latency
Throughput,0.103160880321309,catapult,DSP,1,catapult_fpga_latency
Throughput,0.103160880321309,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14108264564949088,catapult,CLB,95,catapult_fpga_latency
Throughput,0.14108264564949088,catapult,LUT,407,catapult_fpga_latency
Throughput,0.14108264564949088,catapult,FF,70,catapult_fpga_latency
Throughput,0.14108264564949088,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14108264564949088,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11866434733244328,catapult,CLB,40,catapult_fpga_latency
Throughput,0.11866434733244328,catapult,LUT,177,catapult_fpga_latency
Throughput,0.11866434733244328,catapult,FF,65,catapult_fpga_latency
Throughput,0.11866434733244328,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11866434733244328,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10807233324493017,catapult,CLB,65,catapult_fpga_latency
Throughput,0.10807233324493017,catapult,LUT,284,catapult_fpga_latency
Throughput,0.10807233324493017,catapult,FF,67,catapult_fpga_latency
Throughput,0.10807233324493017,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10807233324493017,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08806126175408699,catapult,CLB,172,catapult_fpga_latency
Throughput,0.08806126175408699,catapult,LUT,379,catapult_fpga_latency
Throughput,0.08806126175408699,catapult,FF,71,catapult_fpga_latency
Throughput,0.08806126175408699,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08806126175408699,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11054245615167663,catapult,CLB,42,catapult_fpga_latency
Throughput,0.11054245615167663,catapult,LUT,193,catapult_fpga_latency
Throughput,0.11054245615167663,catapult,FF,69,catapult_fpga_latency
Throughput,0.11054245615167663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11054245615167663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11345358732868649,catapult,CLB,104,catapult_fpga_latency
Throughput,0.11345358732868649,catapult,LUT,294,catapult_fpga_latency
Throughput,0.11345358732868649,catapult,FF,71,catapult_fpga_latency
Throughput,0.11345358732868649,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11345358732868649,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14333738452561132,catapult,CLB,93,catapult_fpga_latency
Throughput,0.14333738452561132,catapult,LUT,412,catapult_fpga_latency
Throughput,0.14333738452561132,catapult,FF,75,catapult_fpga_latency
Throughput,0.14333738452561132,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14333738452561132,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08793057072480026,catapult,CLB,39,catapult_fpga_latency
Throughput,0.08793057072480026,catapult,LUT,203,catapult_fpga_latency
Throughput,0.08793057072480026,catapult,FF,62,catapult_fpga_latency
Throughput,0.08793057072480026,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08793057072480026,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1035444079185793,catapult,CLB,84,catapult_fpga_latency
Throughput,0.1035444079185793,catapult,LUT,299,catapult_fpga_latency
Throughput,0.1035444079185793,catapult,FF,64,catapult_fpga_latency
Throughput,0.1035444079185793,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1035444079185793,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10640337647706506,catapult,CLB,98,catapult_fpga_latency
Throughput,0.10640337647706506,catapult,LUT,433,catapult_fpga_latency
Throughput,0.10640337647706506,catapult,FF,68,catapult_fpga_latency
Throughput,0.10640337647706506,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10640337647706506,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09183460844156577,catapult,CLB,43,catapult_fpga_latency
Throughput,0.09183460844156577,catapult,LUT,201,catapult_fpga_latency
Throughput,0.09183460844156577,catapult,FF,65,catapult_fpga_latency
Throughput,0.09183460844156577,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09183460844156577,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10248400737064982,catapult,CLB,85,catapult_fpga_latency
Throughput,0.10248400737064982,catapult,LUT,298,catapult_fpga_latency
Throughput,0.10248400737064982,catapult,FF,67,catapult_fpga_latency
Throughput,0.10248400737064982,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10248400737064982,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10817541075555658,catapult,CLB,101,catapult_fpga_latency
Throughput,0.10817541075555658,catapult,LUT,423,catapult_fpga_latency
Throughput,0.10817541075555658,catapult,FF,71,catapult_fpga_latency
Throughput,0.10817541075555658,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10817541075555658,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10860129889325502,catapult,CLB,41,catapult_fpga_latency
Throughput,0.10860129889325502,catapult,LUT,198,catapult_fpga_latency
Throughput,0.10860129889325502,catapult,FF,66,catapult_fpga_latency
Throughput,0.10860129889325502,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10860129889325502,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09259476171062156,catapult,CLB,84,catapult_fpga_latency
Throughput,0.09259476171062156,catapult,LUT,299,catapult_fpga_latency
Throughput,0.09259476171062156,catapult,FF,68,catapult_fpga_latency
Throughput,0.09259476171062156,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09259476171062156,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10719393505290985,catapult,CLB,101,catapult_fpga_latency
Throughput,0.10719393505290985,catapult,LUT,420,catapult_fpga_latency
Throughput,0.10719393505290985,catapult,FF,72,catapult_fpga_latency
Throughput,0.10719393505290985,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10719393505290985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08716495968620615,catapult,CLB,39,catapult_fpga_latency
Throughput,0.08716495968620615,catapult,LUT,190,catapult_fpga_latency
Throughput,0.08716495968620615,catapult,FF,67,catapult_fpga_latency
Throughput,0.08716495968620615,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08716495968620615,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10186289926054666,catapult,CLB,88,catapult_fpga_latency
Throughput,0.10186289926054666,catapult,LUT,297,catapult_fpga_latency
Throughput,0.10186289926054666,catapult,FF,69,catapult_fpga_latency
Throughput,0.10186289926054666,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10186289926054666,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1057261829306135,catapult,CLB,111,catapult_fpga_latency
Throughput,0.1057261829306135,catapult,LUT,419,catapult_fpga_latency
Throughput,0.1057261829306135,catapult,FF,73,catapult_fpga_latency
Throughput,0.1057261829306135,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1057261829306135,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12452239435644584,catapult,CLB,43,catapult_fpga_latency
Throughput,0.12452239435644584,catapult,LUT,192,catapult_fpga_latency
Throughput,0.12452239435644584,catapult,FF,69,catapult_fpga_latency
Throughput,0.12452239435644584,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12452239435644584,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09812884002683236,catapult,CLB,98,catapult_fpga_latency
Throughput,0.09812884002683236,catapult,LUT,293,catapult_fpga_latency
Throughput,0.09812884002683236,catapult,FF,71,catapult_fpga_latency
Throughput,0.09812884002683236,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09812884002683236,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11678662989289265,catapult,CLB,100,catapult_fpga_latency
Throughput,0.11678662989289265,catapult,LUT,413,catapult_fpga_latency
Throughput,0.11678662989289265,catapult,FF,75,catapult_fpga_latency
Throughput,0.11678662989289265,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11678662989289265,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09125064206233022,catapult,CLB,37,catapult_fpga_latency
Throughput,0.09125064206233022,catapult,LUT,185,catapult_fpga_latency
Throughput,0.09125064206233022,catapult,FF,62,catapult_fpga_latency
Throughput,0.09125064206233022,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09125064206233022,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09841020285491935,catapult,CLB,82,catapult_fpga_latency
Throughput,0.09841020285491935,catapult,LUT,296,catapult_fpga_latency
Throughput,0.09841020285491935,catapult,FF,64,catapult_fpga_latency
Throughput,0.09841020285491935,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09841020285491935,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11305458218700697,catapult,CLB,101,catapult_fpga_latency
Throughput,0.11305458218700697,catapult,LUT,429,catapult_fpga_latency
Throughput,0.11305458218700697,catapult,FF,68,catapult_fpga_latency
Throughput,0.11305458218700697,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11305458218700697,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10805396431085612,catapult,CLB,40,catapult_fpga_latency
Throughput,0.10805396431085612,catapult,LUT,198,catapult_fpga_latency
Throughput,0.10805396431085612,catapult,FF,65,catapult_fpga_latency
Throughput,0.10805396431085612,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10805396431085612,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10274237903266406,catapult,CLB,67,catapult_fpga_latency
Throughput,0.10274237903266406,catapult,LUT,300,catapult_fpga_latency
Throughput,0.10274237903266406,catapult,FF,67,catapult_fpga_latency
Throughput,0.10274237903266406,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10274237903266406,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09945919065083608,catapult,CLB,107,catapult_fpga_latency
Throughput,0.09945919065083608,catapult,LUT,422,catapult_fpga_latency
Throughput,0.09945919065083608,catapult,FF,71,catapult_fpga_latency
Throughput,0.09945919065083608,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09945919065083608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09021134714408917,catapult,CLB,40,catapult_fpga_latency
Throughput,0.09021134714408917,catapult,LUT,200,catapult_fpga_latency
Throughput,0.09021134714408917,catapult,FF,66,catapult_fpga_latency
Throughput,0.09021134714408917,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09021134714408917,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07398451444924965,catapult,CLB,75,catapult_fpga_latency
Throughput,0.07398451444924965,catapult,LUT,300,catapult_fpga_latency
Throughput,0.07398451444924965,catapult,FF,68,catapult_fpga_latency
Throughput,0.07398451444924965,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07398451444924965,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11710092765012865,catapult,CLB,103,catapult_fpga_latency
Throughput,0.11710092765012865,catapult,LUT,419,catapult_fpga_latency
Throughput,0.11710092765012865,catapult,FF,72,catapult_fpga_latency
Throughput,0.11710092765012865,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11710092765012865,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10848270769366956,catapult,CLB,40,catapult_fpga_latency
Throughput,0.10848270769366956,catapult,LUT,199,catapult_fpga_latency
Throughput,0.10848270769366956,catapult,FF,67,catapult_fpga_latency
Throughput,0.10848270769366956,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10848270769366956,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11283329827978868,catapult,CLB,78,catapult_fpga_latency
Throughput,0.11283329827978868,catapult,LUT,302,catapult_fpga_latency
Throughput,0.11283329827978868,catapult,FF,69,catapult_fpga_latency
Throughput,0.11283329827978868,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11283329827978868,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10064924803940296,catapult,CLB,98,catapult_fpga_latency
Throughput,0.10064924803940296,catapult,LUT,421,catapult_fpga_latency
Throughput,0.10064924803940296,catapult,FF,73,catapult_fpga_latency
Throughput,0.10064924803940296,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10064924803940296,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,CLB,32,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,LUT,165,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,FF,59,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1684511255904212,catapult,CLB,83,catapult_fpga_latency
Throughput,0.1684511255904212,catapult,LUT,259,catapult_fpga_latency
Throughput,0.1684511255904212,catapult,FF,61,catapult_fpga_latency
Throughput,0.1684511255904212,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1684511255904212,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1471349442255567,catapult,CLB,158,catapult_fpga_latency
Throughput,0.1471349442255567,catapult,LUT,354,catapult_fpga_latency
Throughput,0.1471349442255567,catapult,FF,65,catapult_fpga_latency
Throughput,0.1471349442255567,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1471349442255567,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,CLB,33,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,LUT,169,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,FF,51,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18709161408612762,catapult,CLB,81,catapult_fpga_latency
Throughput,0.18709161408612762,catapult,LUT,259,catapult_fpga_latency
Throughput,0.18709161408612762,catapult,FF,53,catapult_fpga_latency
Throughput,0.18709161408612762,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18709161408612762,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09989671678451649,catapult,CLB,117,catapult_fpga_latency
Throughput,0.09989671678451649,catapult,LUT,403,catapult_fpga_latency
Throughput,0.09989671678451649,catapult,FF,59,catapult_fpga_latency
Throughput,0.09989671678451649,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09989671678451649,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14158037107082616,catapult,CLB,36,catapult_fpga_latency
Throughput,0.14158037107082616,catapult,LUT,158,catapult_fpga_latency
Throughput,0.14158037107082616,catapult,FF,54,catapult_fpga_latency
Throughput,0.14158037107082616,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14158037107082616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21026249169463157,catapult,CLB,76,catapult_fpga_latency
Throughput,0.21026249169463157,catapult,LUT,271,catapult_fpga_latency
Throughput,0.21026249169463157,catapult,FF,56,catapult_fpga_latency
Throughput,0.21026249169463157,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21026249169463157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16544463742642265,catapult,CLB,123,catapult_fpga_latency
Throughput,0.16544463742642265,catapult,LUT,429,catapult_fpga_latency
Throughput,0.16544463742642265,catapult,FF,62,catapult_fpga_latency
Throughput,0.16544463742642265,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16544463742642265,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19851077218705274,catapult,CLB,37,catapult_fpga_latency
Throughput,0.19851077218705274,catapult,LUT,157,catapult_fpga_latency
Throughput,0.19851077218705274,catapult,FF,55,catapult_fpga_latency
Throughput,0.19851077218705274,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19851077218705274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16630401304887807,catapult,CLB,77,catapult_fpga_latency
Throughput,0.16630401304887807,catapult,LUT,271,catapult_fpga_latency
Throughput,0.16630401304887807,catapult,FF,57,catapult_fpga_latency
Throughput,0.16630401304887807,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16630401304887807,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17749564647553107,catapult,CLB,122,catapult_fpga_latency
Throughput,0.17749564647553107,catapult,LUT,429,catapult_fpga_latency
Throughput,0.17749564647553107,catapult,FF,63,catapult_fpga_latency
Throughput,0.17749564647553107,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17749564647553107,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1957703042681646,catapult,CLB,38,catapult_fpga_latency
Throughput,0.1957703042681646,catapult,LUT,178,catapult_fpga_latency
Throughput,0.1957703042681646,catapult,FF,48,catapult_fpga_latency
Throughput,0.1957703042681646,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1957703042681646,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17659464077647957,catapult,CLB,72,catapult_fpga_latency
Throughput,0.17659464077647957,catapult,LUT,238,catapult_fpga_latency
Throughput,0.17659464077647957,catapult,FF,50,catapult_fpga_latency
Throughput,0.17659464077647957,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17659464077647957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1555686578936315,catapult,CLB,120,catapult_fpga_latency
Throughput,0.1555686578936315,catapult,LUT,414,catapult_fpga_latency
Throughput,0.1555686578936315,catapult,FF,58,catapult_fpga_latency
Throughput,0.1555686578936315,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1555686578936315,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14679351583681846,catapult,CLB,37,catapult_fpga_latency
Throughput,0.14679351583681846,catapult,LUT,164,catapult_fpga_latency
Throughput,0.14679351583681846,catapult,FF,63,catapult_fpga_latency
Throughput,0.14679351583681846,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14679351583681846,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1771710810022639,catapult,CLB,66,catapult_fpga_latency
Throughput,0.1771710810022639,catapult,LUT,203,catapult_fpga_latency
Throughput,0.1771710810022639,catapult,FF,65,catapult_fpga_latency
Throughput,0.1771710810022639,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1771710810022639,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13215638382072828,catapult,CLB,97,catapult_fpga_latency
Throughput,0.13215638382072828,catapult,LUT,328,catapult_fpga_latency
Throughput,0.13215638382072828,catapult,FF,69,catapult_fpga_latency
Throughput,0.13215638382072828,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13215638382072828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.163914917667176,catapult,CLB,33,catapult_fpga_latency
Throughput,0.163914917667176,catapult,LUT,155,catapult_fpga_latency
Throughput,0.163914917667176,catapult,FF,66,catapult_fpga_latency
Throughput,0.163914917667176,catapult,DSP,1,catapult_fpga_latency
Throughput,0.163914917667176,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20477863225075063,catapult,CLB,63,catapult_fpga_latency
Throughput,0.20477863225075063,catapult,LUT,219,catapult_fpga_latency
Throughput,0.20477863225075063,catapult,FF,68,catapult_fpga_latency
Throughput,0.20477863225075063,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20477863225075063,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16275715834464904,catapult,CLB,106,catapult_fpga_latency
Throughput,0.16275715834464904,catapult,LUT,345,catapult_fpga_latency
Throughput,0.16275715834464904,catapult,FF,72,catapult_fpga_latency
Throughput,0.16275715834464904,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16275715834464904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14673708090055482,catapult,CLB,34,catapult_fpga_latency
Throughput,0.14673708090055482,catapult,LUT,155,catapult_fpga_latency
Throughput,0.14673708090055482,catapult,FF,67,catapult_fpga_latency
Throughput,0.14673708090055482,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14673708090055482,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20447405592283638,catapult,CLB,56,catapult_fpga_latency
Throughput,0.20447405592283638,catapult,LUT,219,catapult_fpga_latency
Throughput,0.20447405592283638,catapult,FF,69,catapult_fpga_latency
Throughput,0.20447405592283638,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20447405592283638,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1391761135933171,catapult,CLB,114,catapult_fpga_latency
Throughput,0.1391761135933171,catapult,LUT,344,catapult_fpga_latency
Throughput,0.1391761135933171,catapult,FF,73,catapult_fpga_latency
Throughput,0.1391761135933171,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1391761135933171,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18734538151481853,catapult,CLB,46,catapult_fpga_latency
Throughput,0.18734538151481853,catapult,LUT,187,catapult_fpga_latency
Throughput,0.18734538151481853,catapult,FF,48,catapult_fpga_latency
Throughput,0.18734538151481853,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18734538151481853,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1919845675125251,catapult,CLB,73,catapult_fpga_latency
Throughput,0.1919845675125251,catapult,LUT,247,catapult_fpga_latency
Throughput,0.1919845675125251,catapult,FF,50,catapult_fpga_latency
Throughput,0.1919845675125251,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1919845675125251,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1868937749982105,catapult,CLB,130,catapult_fpga_latency
Throughput,0.1868937749982105,catapult,LUT,420,catapult_fpga_latency
Throughput,0.1868937749982105,catapult,FF,58,catapult_fpga_latency
Throughput,0.1868937749982105,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1868937749982105,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12478568059358051,catapult,CLB,36,catapult_fpga_latency
Throughput,0.12478568059358051,catapult,LUT,171,catapult_fpga_latency
Throughput,0.12478568059358051,catapult,FF,63,catapult_fpga_latency
Throughput,0.12478568059358051,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12478568059358051,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16831083915071698,catapult,CLB,56,catapult_fpga_latency
Throughput,0.16831083915071698,catapult,LUT,213,catapult_fpga_latency
Throughput,0.16831083915071698,catapult,FF,65,catapult_fpga_latency
Throughput,0.16831083915071698,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16831083915071698,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0905297137984575,catapult,CLB,107,catapult_fpga_latency
Throughput,0.0905297137984575,catapult,LUT,328,catapult_fpga_latency
Throughput,0.0905297137984575,catapult,FF,69,catapult_fpga_latency
Throughput,0.0905297137984575,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0905297137984575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12665370154941805,catapult,CLB,48,catapult_fpga_latency
Throughput,0.12665370154941805,catapult,LUT,163,catapult_fpga_latency
Throughput,0.12665370154941805,catapult,FF,66,catapult_fpga_latency
Throughput,0.12665370154941805,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12665370154941805,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2050781450271626,catapult,CLB,60,catapult_fpga_latency
Throughput,0.2050781450271626,catapult,LUT,217,catapult_fpga_latency
Throughput,0.2050781450271626,catapult,FF,68,catapult_fpga_latency
Throughput,0.2050781450271626,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2050781450271626,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08977688200399955,catapult,CLB,96,catapult_fpga_latency
Throughput,0.08977688200399955,catapult,LUT,341,catapult_fpga_latency
Throughput,0.08977688200399955,catapult,FF,72,catapult_fpga_latency
Throughput,0.08977688200399955,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08977688200399955,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18094523620048297,catapult,CLB,39,catapult_fpga_latency
Throughput,0.18094523620048297,catapult,LUT,164,catapult_fpga_latency
Throughput,0.18094523620048297,catapult,FF,67,catapult_fpga_latency
Throughput,0.18094523620048297,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18094523620048297,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19561857429661916,catapult,CLB,61,catapult_fpga_latency
Throughput,0.19561857429661916,catapult,LUT,218,catapult_fpga_latency
Throughput,0.19561857429661916,catapult,FF,69,catapult_fpga_latency
Throughput,0.19561857429661916,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19561857429661916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09700999668613851,catapult,CLB,106,catapult_fpga_latency
Throughput,0.09700999668613851,catapult,LUT,341,catapult_fpga_latency
Throughput,0.09700999668613851,catapult,FF,73,catapult_fpga_latency
Throughput,0.09700999668613851,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09700999668613851,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19623603584368937,catapult,CLB,39,catapult_fpga_latency
Throughput,0.19623603584368937,catapult,LUT,182,catapult_fpga_latency
Throughput,0.19623603584368937,catapult,FF,71,catapult_fpga_latency
Throughput,0.19623603584368937,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19623603584368937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22500209814456518,catapult,CLB,57,catapult_fpga_latency
Throughput,0.22500209814456518,catapult,LUT,228,catapult_fpga_latency
Throughput,0.22500209814456518,catapult,FF,73,catapult_fpga_latency
Throughput,0.22500209814456518,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22500209814456518,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15399979826026428,catapult,CLB,109,catapult_fpga_latency
Throughput,0.15399979826026428,catapult,LUT,347,catapult_fpga_latency
Throughput,0.15399979826026428,catapult,FF,77,catapult_fpga_latency
Throughput,0.15399979826026428,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15399979826026428,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14656550129505277,catapult,CLB,38,catapult_fpga_latency
Throughput,0.14656550129505277,catapult,LUT,189,catapult_fpga_latency
Throughput,0.14656550129505277,catapult,FF,65,catapult_fpga_latency
Throughput,0.14656550129505277,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14656550129505277,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1521756630636035,catapult,CLB,59,catapult_fpga_latency
Throughput,0.1521756630636035,catapult,LUT,223,catapult_fpga_latency
Throughput,0.1521756630636035,catapult,FF,67,catapult_fpga_latency
Throughput,0.1521756630636035,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1521756630636035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08615571560032743,catapult,CLB,103,catapult_fpga_latency
Throughput,0.08615571560032743,catapult,LUT,348,catapult_fpga_latency
Throughput,0.08615571560032743,catapult,FF,71,catapult_fpga_latency
Throughput,0.08615571560032743,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08615571560032743,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14021587636324886,catapult,CLB,44,catapult_fpga_latency
Throughput,0.14021587636324886,catapult,LUT,188,catapult_fpga_latency
Throughput,0.14021587636324886,catapult,FF,68,catapult_fpga_latency
Throughput,0.14021587636324886,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14021587636324886,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19843785749820264,catapult,CLB,67,catapult_fpga_latency
Throughput,0.19843785749820264,catapult,LUT,231,catapult_fpga_latency
Throughput,0.19843785749820264,catapult,FF,70,catapult_fpga_latency
Throughput,0.19843785749820264,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19843785749820264,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09369733624094906,catapult,CLB,111,catapult_fpga_latency
Throughput,0.09369733624094906,catapult,LUT,358,catapult_fpga_latency
Throughput,0.09369733624094906,catapult,FF,74,catapult_fpga_latency
Throughput,0.09369733624094906,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09369733624094906,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19005611216655605,catapult,CLB,46,catapult_fpga_latency
Throughput,0.19005611216655605,catapult,LUT,186,catapult_fpga_latency
Throughput,0.19005611216655605,catapult,FF,69,catapult_fpga_latency
Throughput,0.19005611216655605,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19005611216655605,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13343287425752945,catapult,CLB,65,catapult_fpga_latency
Throughput,0.13343287425752945,catapult,LUT,233,catapult_fpga_latency
Throughput,0.13343287425752945,catapult,FF,71,catapult_fpga_latency
Throughput,0.13343287425752945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13343287425752945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1531939952243304,catapult,CLB,110,catapult_fpga_latency
Throughput,0.1531939952243304,catapult,LUT,350,catapult_fpga_latency
Throughput,0.1531939952243304,catapult,FF,75,catapult_fpga_latency
Throughput,0.1531939952243304,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1531939952243304,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1645158955258257,catapult,CLB,44,catapult_fpga_latency
Throughput,0.1645158955258257,catapult,LUT,172,catapult_fpga_latency
Throughput,0.1645158955258257,catapult,FF,71,catapult_fpga_latency
Throughput,0.1645158955258257,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1645158955258257,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17105054971370415,catapult,CLB,66,catapult_fpga_latency
Throughput,0.17105054971370415,catapult,LUT,228,catapult_fpga_latency
Throughput,0.17105054971370415,catapult,FF,73,catapult_fpga_latency
Throughput,0.17105054971370415,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17105054971370415,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20064124943318848,catapult,CLB,100,catapult_fpga_latency
Throughput,0.20064124943318848,catapult,LUT,349,catapult_fpga_latency
Throughput,0.20064124943318848,catapult,FF,77,catapult_fpga_latency
Throughput,0.20064124943318848,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20064124943318848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15245829084193718,catapult,CLB,34,catapult_fpga_latency
Throughput,0.15245829084193718,catapult,LUT,187,catapult_fpga_latency
Throughput,0.15245829084193718,catapult,FF,65,catapult_fpga_latency
Throughput,0.15245829084193718,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15245829084193718,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1314680125835923,catapult,CLB,64,catapult_fpga_latency
Throughput,0.1314680125835923,catapult,LUT,221,catapult_fpga_latency
Throughput,0.1314680125835923,catapult,FF,67,catapult_fpga_latency
Throughput,0.1314680125835923,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1314680125835923,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15324940067990628,catapult,CLB,115,catapult_fpga_latency
Throughput,0.15324940067990628,catapult,LUT,355,catapult_fpga_latency
Throughput,0.15324940067990628,catapult,FF,71,catapult_fpga_latency
Throughput,0.15324940067990628,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15324940067990628,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15953360032876684,catapult,CLB,42,catapult_fpga_latency
Throughput,0.15953360032876684,catapult,LUT,185,catapult_fpga_latency
Throughput,0.15953360032876684,catapult,FF,68,catapult_fpga_latency
Throughput,0.15953360032876684,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15953360032876684,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1268870161211223,catapult,CLB,63,catapult_fpga_latency
Throughput,0.1268870161211223,catapult,LUT,230,catapult_fpga_latency
Throughput,0.1268870161211223,catapult,FF,70,catapult_fpga_latency
Throughput,0.1268870161211223,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1268870161211223,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14759278383457564,catapult,CLB,94,catapult_fpga_latency
Throughput,0.14759278383457564,catapult,LUT,353,catapult_fpga_latency
Throughput,0.14759278383457564,catapult,FF,74,catapult_fpga_latency
Throughput,0.14759278383457564,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14759278383457564,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1728669130481156,catapult,CLB,39,catapult_fpga_latency
Throughput,0.1728669130481156,catapult,LUT,175,catapult_fpga_latency
Throughput,0.1728669130481156,catapult,FF,69,catapult_fpga_latency
Throughput,0.1728669130481156,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1728669130481156,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19763794980668042,catapult,CLB,69,catapult_fpga_latency
Throughput,0.19763794980668042,catapult,LUT,224,catapult_fpga_latency
Throughput,0.19763794980668042,catapult,FF,71,catapult_fpga_latency
Throughput,0.19763794980668042,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19763794980668042,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12948889438497307,catapult,CLB,107,catapult_fpga_latency
Throughput,0.12948889438497307,catapult,LUT,349,catapult_fpga_latency
Throughput,0.12948889438497307,catapult,FF,75,catapult_fpga_latency
Throughput,0.12948889438497307,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12948889438497307,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2631038892016902,catapult,CLB,34,catapult_fpga_latency
Throughput,0.2631038892016902,catapult,LUT,144,catapult_fpga_latency
Throughput,0.2631038892016902,catapult,FF,47,catapult_fpga_latency
Throughput,0.2631038892016902,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2631038892016902,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29945544028184745,catapult,CLB,80,catapult_fpga_latency
Throughput,0.29945544028184745,catapult,LUT,222,catapult_fpga_latency
Throughput,0.29945544028184745,catapult,FF,49,catapult_fpga_latency
Throughput,0.29945544028184745,catapult,DSP,1,catapult_fpga_latency
Throughput,0.29945544028184745,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2428017181620784,catapult,CLB,110,catapult_fpga_latency
Throughput,0.2428017181620784,catapult,LUT,413,catapult_fpga_latency
Throughput,0.2428017181620784,catapult,FF,60,catapult_fpga_latency
Throughput,0.2428017181620784,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2428017181620784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23149750410965944,catapult,CLB,41,catapult_fpga_latency
Throughput,0.23149750410965944,catapult,LUT,183,catapult_fpga_latency
Throughput,0.23149750410965944,catapult,FF,38,catapult_fpga_latency
Throughput,0.23149750410965944,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23149750410965944,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26505871448113827,catapult,CLB,73,catapult_fpga_latency
Throughput,0.26505871448113827,catapult,LUT,206,catapult_fpga_latency
Throughput,0.26505871448113827,catapult,FF,40,catapult_fpga_latency
Throughput,0.26505871448113827,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26505871448113827,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17733555806702114,catapult,CLB,96,catapult_fpga_latency
Throughput,0.17733555806702114,catapult,LUT,333,catapult_fpga_latency
Throughput,0.17733555806702114,catapult,FF,44,catapult_fpga_latency
Throughput,0.17733555806702114,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17733555806702114,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24172076175880858,catapult,CLB,47,catapult_fpga_latency
Throughput,0.24172076175880858,catapult,LUT,168,catapult_fpga_latency
Throughput,0.24172076175880858,catapult,FF,41,catapult_fpga_latency
Throughput,0.24172076175880858,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24172076175880858,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20485938758924957,catapult,CLB,62,catapult_fpga_latency
Throughput,0.20485938758924957,catapult,LUT,223,catapult_fpga_latency
Throughput,0.20485938758924957,catapult,FF,43,catapult_fpga_latency
Throughput,0.20485938758924957,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20485938758924957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09444795266117496,catapult,CLB,112,catapult_fpga_latency
Throughput,0.09444795266117496,catapult,LUT,356,catapult_fpga_latency
Throughput,0.09444795266117496,catapult,FF,47,catapult_fpga_latency
Throughput,0.09444795266117496,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09444795266117496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1918828562837702,catapult,CLB,36,catapult_fpga_latency
Throughput,0.1918828562837702,catapult,LUT,155,catapult_fpga_latency
Throughput,0.1918828562837702,catapult,FF,75,catapult_fpga_latency
Throughput,0.1918828562837702,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1918828562837702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2433177050371388,catapult,CLB,58,catapult_fpga_latency
Throughput,0.2433177050371388,catapult,LUT,227,catapult_fpga_latency
Throughput,0.2433177050371388,catapult,FF,77,catapult_fpga_latency
Throughput,0.2433177050371388,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2433177050371388,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1541839114947344,catapult,CLB,114,catapult_fpga_latency
Throughput,0.1541839114947344,catapult,LUT,327,catapult_fpga_latency
Throughput,0.1541839114947344,catapult,FF,81,catapult_fpga_latency
Throughput,0.1541839114947344,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1541839114947344,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19500772425595778,catapult,CLB,32,catapult_fpga_latency
Throughput,0.19500772425595778,catapult,LUT,160,catapult_fpga_latency
Throughput,0.19500772425595778,catapult,FF,70,catapult_fpga_latency
Throughput,0.19500772425595778,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19500772425595778,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24324165231135514,catapult,CLB,53,catapult_fpga_latency
Throughput,0.24324165231135514,catapult,LUT,215,catapult_fpga_latency
Throughput,0.24324165231135514,catapult,FF,72,catapult_fpga_latency
Throughput,0.24324165231135514,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24324165231135514,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1312724090206724,catapult,CLB,152,catapult_fpga_latency
Throughput,0.1312724090206724,catapult,LUT,344,catapult_fpga_latency
Throughput,0.1312724090206724,catapult,FF,76,catapult_fpga_latency
Throughput,0.1312724090206724,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1312724090206724,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23563320769370696,catapult,CLB,44,catapult_fpga_latency
Throughput,0.23563320769370696,catapult,LUT,150,catapult_fpga_latency
Throughput,0.23563320769370696,catapult,FF,73,catapult_fpga_latency
Throughput,0.23563320769370696,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23563320769370696,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29248617637208923,catapult,CLB,65,catapult_fpga_latency
Throughput,0.29248617637208923,catapult,LUT,239,catapult_fpga_latency
Throughput,0.29248617637208923,catapult,FF,75,catapult_fpga_latency
Throughput,0.29248617637208923,catapult,DSP,1,catapult_fpga_latency
Throughput,0.29248617637208923,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23600691405855426,catapult,CLB,104,catapult_fpga_latency
Throughput,0.23600691405855426,catapult,LUT,353,catapult_fpga_latency
Throughput,0.23600691405855426,catapult,FF,79,catapult_fpga_latency
Throughput,0.23600691405855426,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23600691405855426,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25307101678873123,catapult,CLB,34,catapult_fpga_latency
Throughput,0.25307101678873123,catapult,LUT,188,catapult_fpga_latency
Throughput,0.25307101678873123,catapult,FF,75,catapult_fpga_latency
Throughput,0.25307101678873123,catapult,DSP,1,catapult_fpga_latency
Throughput,0.25307101678873123,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22262978314523346,catapult,CLB,54,catapult_fpga_latency
Throughput,0.22262978314523346,catapult,LUT,209,catapult_fpga_latency
Throughput,0.22262978314523346,catapult,FF,77,catapult_fpga_latency
Throughput,0.22262978314523346,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22262978314523346,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1316958274152521,catapult,CLB,106,catapult_fpga_latency
Throughput,0.1316958274152521,catapult,LUT,328,catapult_fpga_latency
Throughput,0.1316958274152521,catapult,FF,81,catapult_fpga_latency
Throughput,0.1316958274152521,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1316958274152521,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2379013484962137,catapult,CLB,40,catapult_fpga_latency
Throughput,0.2379013484962137,catapult,LUT,178,catapult_fpga_latency
Throughput,0.2379013484962137,catapult,FF,70,catapult_fpga_latency
Throughput,0.2379013484962137,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2379013484962137,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20283152813273295,catapult,CLB,58,catapult_fpga_latency
Throughput,0.20283152813273295,catapult,LUT,209,catapult_fpga_latency
Throughput,0.20283152813273295,catapult,FF,72,catapult_fpga_latency
Throughput,0.20283152813273295,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20283152813273295,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12748119843544875,catapult,CLB,120,catapult_fpga_latency
Throughput,0.12748119843544875,catapult,LUT,347,catapult_fpga_latency
Throughput,0.12748119843544875,catapult,FF,76,catapult_fpga_latency
Throughput,0.12748119843544875,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12748119843544875,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20399445624665705,catapult,CLB,36,catapult_fpga_latency
Throughput,0.20399445624665705,catapult,LUT,175,catapult_fpga_latency
Throughput,0.20399445624665705,catapult,FF,73,catapult_fpga_latency
Throughput,0.20399445624665705,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20399445624665705,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19881624805905637,catapult,CLB,53,catapult_fpga_latency
Throughput,0.19881624805905637,catapult,LUT,224,catapult_fpga_latency
Throughput,0.19881624805905637,catapult,FF,75,catapult_fpga_latency
Throughput,0.19881624805905637,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19881624805905637,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14888842137924574,catapult,CLB,96,catapult_fpga_latency
Throughput,0.14888842137924574,catapult,LUT,342,catapult_fpga_latency
Throughput,0.14888842137924574,catapult,FF,79,catapult_fpga_latency
Throughput,0.14888842137924574,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14888842137924574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20898436316299507,catapult,CLB,44,catapult_fpga_latency
Throughput,0.20898436316299507,catapult,LUT,186,catapult_fpga_latency
Throughput,0.20898436316299507,catapult,FF,77,catapult_fpga_latency
Throughput,0.20898436316299507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20898436316299507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2770888271966009,catapult,CLB,66,catapult_fpga_latency
Throughput,0.2770888271966009,catapult,LUT,229,catapult_fpga_latency
Throughput,0.2770888271966009,catapult,FF,79,catapult_fpga_latency
Throughput,0.2770888271966009,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2770888271966009,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14132411937761424,catapult,CLB,100,catapult_fpga_latency
Throughput,0.14132411937761424,catapult,LUT,343,catapult_fpga_latency
Throughput,0.14132411937761424,catapult,FF,83,catapult_fpga_latency
Throughput,0.14132411937761424,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14132411937761424,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1760198015235922,catapult,CLB,47,catapult_fpga_latency
Throughput,0.1760198015235922,catapult,LUT,171,catapult_fpga_latency
Throughput,0.1760198015235922,catapult,FF,72,catapult_fpga_latency
Throughput,0.1760198015235922,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1760198015235922,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21618447799771667,catapult,CLB,61,catapult_fpga_latency
Throughput,0.21618447799771667,catapult,LUT,229,catapult_fpga_latency
Throughput,0.21618447799771667,catapult,FF,74,catapult_fpga_latency
Throughput,0.21618447799771667,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21618447799771667,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12807527957552778,catapult,CLB,98,catapult_fpga_latency
Throughput,0.12807527957552778,catapult,LUT,351,catapult_fpga_latency
Throughput,0.12807527957552778,catapult,FF,78,catapult_fpga_latency
Throughput,0.12807527957552778,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12807527957552778,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15701670767681375,catapult,CLB,42,catapult_fpga_latency
Throughput,0.15701670767681375,catapult,LUT,170,catapult_fpga_latency
Throughput,0.15701670767681375,catapult,FF,75,catapult_fpga_latency
Throughput,0.15701670767681375,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15701670767681375,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20612861601124635,catapult,CLB,66,catapult_fpga_latency
Throughput,0.20612861601124635,catapult,LUT,243,catapult_fpga_latency
Throughput,0.20612861601124635,catapult,FF,77,catapult_fpga_latency
Throughput,0.20612861601124635,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20612861601124635,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12501961245170334,catapult,CLB,123,catapult_fpga_latency
Throughput,0.12501961245170334,catapult,LUT,362,catapult_fpga_latency
Throughput,0.12501961245170334,catapult,FF,81,catapult_fpga_latency
Throughput,0.12501961245170334,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12501961245170334,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2296629443662187,catapult,CLB,37,catapult_fpga_latency
Throughput,0.2296629443662187,catapult,LUT,188,catapult_fpga_latency
Throughput,0.2296629443662187,catapult,FF,77,catapult_fpga_latency
Throughput,0.2296629443662187,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2296629443662187,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25310746360757613,catapult,CLB,67,catapult_fpga_latency
Throughput,0.25310746360757613,catapult,LUT,230,catapult_fpga_latency
Throughput,0.25310746360757613,catapult,FF,79,catapult_fpga_latency
Throughput,0.25310746360757613,catapult,DSP,1,catapult_fpga_latency
Throughput,0.25310746360757613,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1309656147159251,catapult,CLB,102,catapult_fpga_latency
Throughput,0.1309656147159251,catapult,LUT,345,catapult_fpga_latency
Throughput,0.1309656147159251,catapult,FF,83,catapult_fpga_latency
Throughput,0.1309656147159251,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1309656147159251,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22052063599033503,catapult,CLB,43,catapult_fpga_latency
Throughput,0.22052063599033503,catapult,LUT,192,catapult_fpga_latency
Throughput,0.22052063599033503,catapult,FF,72,catapult_fpga_latency
Throughput,0.22052063599033503,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22052063599033503,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22681373874323416,catapult,CLB,59,catapult_fpga_latency
Throughput,0.22681373874323416,catapult,LUT,228,catapult_fpga_latency
Throughput,0.22681373874323416,catapult,FF,74,catapult_fpga_latency
Throughput,0.22681373874323416,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22681373874323416,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1928069510762002,catapult,CLB,100,catapult_fpga_latency
Throughput,0.1928069510762002,catapult,LUT,350,catapult_fpga_latency
Throughput,0.1928069510762002,catapult,FF,82,catapult_fpga_latency
Throughput,0.1928069510762002,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1928069510762002,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24230658422104367,catapult,CLB,50,catapult_fpga_latency
Throughput,0.24230658422104367,catapult,LUT,192,catapult_fpga_latency
Throughput,0.24230658422104367,catapult,FF,75,catapult_fpga_latency
Throughput,0.24230658422104367,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24230658422104367,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1892827357866647,catapult,CLB,72,catapult_fpga_latency
Throughput,0.1892827357866647,catapult,LUT,236,catapult_fpga_latency
Throughput,0.1892827357866647,catapult,FF,77,catapult_fpga_latency
Throughput,0.1892827357866647,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1892827357866647,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1193312580832011,catapult,CLB,101,catapult_fpga_latency
Throughput,0.1193312580832011,catapult,LUT,359,catapult_fpga_latency
Throughput,0.1193312580832011,catapult,FF,81,catapult_fpga_latency
Throughput,0.1193312580832011,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1193312580832011,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,CLB,37,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,LUT,156,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,FF,45,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,DSP,1,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.34001173040469895,catapult,CLB,71,catapult_fpga_latency
Throughput,0.34001173040469895,catapult,LUT,202,catapult_fpga_latency
Throughput,0.34001173040469895,catapult,FF,47,catapult_fpga_latency
Throughput,0.34001173040469895,catapult,DSP,1,catapult_fpga_latency
Throughput,0.34001173040469895,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2813491140175725,catapult,CLB,102,catapult_fpga_latency
Throughput,0.2813491140175725,catapult,LUT,411,catapult_fpga_latency
Throughput,0.2813491140175725,catapult,FF,54,catapult_fpga_latency
Throughput,0.2813491140175725,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2813491140175725,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23025409921372827,catapult,CLB,42,catapult_fpga_latency
Throughput,0.23025409921372827,catapult,LUT,199,catapult_fpga_latency
Throughput,0.23025409921372827,catapult,FF,61,catapult_fpga_latency
Throughput,0.23025409921372827,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23025409921372827,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26039028858795293,catapult,CLB,56,catapult_fpga_latency
Throughput,0.26039028858795293,catapult,LUT,216,catapult_fpga_latency
Throughput,0.26039028858795293,catapult,FF,63,catapult_fpga_latency
Throughput,0.26039028858795293,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26039028858795293,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24991590329854005,catapult,CLB,118,catapult_fpga_latency
Throughput,0.24991590329854005,catapult,LUT,472,catapult_fpga_latency
Throughput,0.24991590329854005,catapult,FF,67,catapult_fpga_latency
Throughput,0.24991590329854005,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24991590329854005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2457867239775764,catapult,CLB,48,catapult_fpga_latency
Throughput,0.2457867239775764,catapult,LUT,216,catapult_fpga_latency
Throughput,0.2457867239775764,catapult,FF,89,catapult_fpga_latency
Throughput,0.2457867239775764,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2457867239775764,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3000204613954672,catapult,CLB,64,catapult_fpga_latency
Throughput,0.3000204613954672,catapult,LUT,236,catapult_fpga_latency
Throughput,0.3000204613954672,catapult,FF,91,catapult_fpga_latency
Throughput,0.3000204613954672,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3000204613954672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2380764187211868,catapult,CLB,158,catapult_fpga_latency
Throughput,0.2380764187211868,catapult,LUT,421,catapult_fpga_latency
Throughput,0.2380764187211868,catapult,FF,95,catapult_fpga_latency
Throughput,0.2380764187211868,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2380764187211868,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26403023674271175,catapult,CLB,43,catapult_fpga_latency
Throughput,0.26403023674271175,catapult,LUT,221,catapult_fpga_latency
Throughput,0.26403023674271175,catapult,FF,85,catapult_fpga_latency
Throughput,0.26403023674271175,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26403023674271175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20970788111576336,catapult,CLB,86,catapult_fpga_latency
Throughput,0.20970788111576336,catapult,LUT,308,catapult_fpga_latency
Throughput,0.20970788111576336,catapult,FF,87,catapult_fpga_latency
Throughput,0.20970788111576336,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20970788111576336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2724589254546931,catapult,CLB,103,catapult_fpga_latency
Throughput,0.2724589254546931,catapult,LUT,344,catapult_fpga_latency
Throughput,0.2724589254546931,catapult,FF,94,catapult_fpga_latency
Throughput,0.2724589254546931,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2724589254546931,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.266794514598062,catapult,CLB,40,catapult_fpga_latency
Throughput,0.266794514598062,catapult,LUT,207,catapult_fpga_latency
Throughput,0.266794514598062,catapult,FF,89,catapult_fpga_latency
Throughput,0.266794514598062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.266794514598062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2706780430843655,catapult,CLB,83,catapult_fpga_latency
Throughput,0.2706780430843655,catapult,LUT,312,catapult_fpga_latency
Throughput,0.2706780430843655,catapult,FF,91,catapult_fpga_latency
Throughput,0.2706780430843655,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2706780430843655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27848117481182333,catapult,CLB,103,catapult_fpga_latency
Throughput,0.27848117481182333,catapult,LUT,336,catapult_fpga_latency
Throughput,0.27848117481182333,catapult,FF,98,catapult_fpga_latency
Throughput,0.27848117481182333,catapult,DSP,1,catapult_fpga_latency
Throughput,0.27848117481182333,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26278149482202207,catapult,CLB,44,catapult_fpga_latency
Throughput,0.26278149482202207,catapult,LUT,218,catapult_fpga_latency
Throughput,0.26278149482202207,catapult,FF,85,catapult_fpga_latency
Throughput,0.26278149482202207,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26278149482202207,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22222676552498408,catapult,CLB,80,catapult_fpga_latency
Throughput,0.22222676552498408,catapult,LUT,309,catapult_fpga_latency
Throughput,0.22222676552498408,catapult,FF,87,catapult_fpga_latency
Throughput,0.22222676552498408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22222676552498408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21625731679599217,catapult,CLB,150,catapult_fpga_latency
Throughput,0.21625731679599217,catapult,LUT,427,catapult_fpga_latency
Throughput,0.21625731679599217,catapult,FF,91,catapult_fpga_latency
Throughput,0.21625731679599217,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21625731679599217,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23832357477735813,catapult,CLB,49,catapult_fpga_latency
Throughput,0.23832357477735813,catapult,LUT,217,catapult_fpga_latency
Throughput,0.23832357477735813,catapult,FF,91,catapult_fpga_latency
Throughput,0.23832357477735813,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23832357477735813,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2730699755465837,catapult,CLB,89,catapult_fpga_latency
Throughput,0.2730699755465837,catapult,LUT,336,catapult_fpga_latency
Throughput,0.2730699755465837,catapult,FF,93,catapult_fpga_latency
Throughput,0.2730699755465837,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2730699755465837,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27256943024811997,catapult,CLB,152,catapult_fpga_latency
Throughput,0.27256943024811997,catapult,LUT,518,catapult_fpga_latency
Throughput,0.27256943024811997,catapult,FF,97,catapult_fpga_latency
Throughput,0.27256943024811997,catapult,DSP,1,catapult_fpga_latency
Throughput,0.27256943024811997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23220615820019797,catapult,CLB,47,catapult_fpga_latency
Throughput,0.23220615820019797,catapult,LUT,186,catapult_fpga_latency
Throughput,0.23220615820019797,catapult,FF,87,catapult_fpga_latency
Throughput,0.23220615820019797,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23220615820019797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26665237409941495,catapult,CLB,70,catapult_fpga_latency
Throughput,0.26665237409941495,catapult,LUT,249,catapult_fpga_latency
Throughput,0.26665237409941495,catapult,FF,89,catapult_fpga_latency
Throughput,0.26665237409941495,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26665237409941495,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.250966975757594,catapult,CLB,133,catapult_fpga_latency
Throughput,0.250966975757594,catapult,LUT,525,catapult_fpga_latency
Throughput,0.250966975757594,catapult,FF,94,catapult_fpga_latency
Throughput,0.250966975757594,catapult,DSP,1,catapult_fpga_latency
Throughput,0.250966975757594,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2105287534908299,catapult,CLB,44,catapult_fpga_latency
Throughput,0.2105287534908299,catapult,LUT,218,catapult_fpga_latency
Throughput,0.2105287534908299,catapult,FF,91,catapult_fpga_latency
Throughput,0.2105287534908299,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2105287534908299,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24419952859723001,catapult,CLB,84,catapult_fpga_latency
Throughput,0.24419952859723001,catapult,LUT,336,catapult_fpga_latency
Throughput,0.24419952859723001,catapult,FF,93,catapult_fpga_latency
Throughput,0.24419952859723001,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24419952859723001,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30190319775867064,catapult,CLB,118,catapult_fpga_latency
Throughput,0.30190319775867064,catapult,LUT,522,catapult_fpga_latency
Throughput,0.30190319775867064,catapult,FF,99,catapult_fpga_latency
Throughput,0.30190319775867064,catapult,DSP,1,catapult_fpga_latency
Throughput,0.30190319775867064,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25141825035022564,catapult,CLB,38,catapult_fpga_latency
Throughput,0.25141825035022564,catapult,LUT,187,catapult_fpga_latency
Throughput,0.25141825035022564,catapult,FF,87,catapult_fpga_latency
Throughput,0.25141825035022564,catapult,DSP,1,catapult_fpga_latency
Throughput,0.25141825035022564,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2565176649607387,catapult,CLB,67,catapult_fpga_latency
Throughput,0.2565176649607387,catapult,LUT,254,catapult_fpga_latency
Throughput,0.2565176649607387,catapult,FF,89,catapult_fpga_latency
Throughput,0.2565176649607387,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2565176649607387,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2844358683869727,catapult,CLB,99,catapult_fpga_latency
Throughput,0.2844358683869727,catapult,LUT,373,catapult_fpga_latency
Throughput,0.2844358683869727,catapult,FF,96,catapult_fpga_latency
Throughput,0.2844358683869727,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2844358683869727,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1233353580887953,catapult,CLB,41,catapult_fpga_latency
Throughput,0.1233353580887953,catapult,LUT,136,catapult_fpga_latency
Throughput,0.1233353580887953,catapult,FF,59,catapult_fpga_latency
Throughput,0.1233353580887953,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1233353580887953,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11691987223931721,catapult,CLB,56,catapult_fpga_latency
Throughput,0.11691987223931721,catapult,LUT,186,catapult_fpga_latency
Throughput,0.11691987223931721,catapult,FF,61,catapult_fpga_latency
Throughput,0.11691987223931721,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11691987223931721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1419626564392983,catapult,CLB,88,catapult_fpga_latency
Throughput,0.1419626564392983,catapult,LUT,287,catapult_fpga_latency
Throughput,0.1419626564392983,catapult,FF,68,catapult_fpga_latency
Throughput,0.1419626564392983,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1419626564392983,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,CLB,30,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,LUT,141,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,FF,50,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1408404088033706,catapult,CLB,60,catapult_fpga_latency
Throughput,0.1408404088033706,catapult,LUT,184,catapult_fpga_latency
Throughput,0.1408404088033706,catapult,FF,52,catapult_fpga_latency
Throughput,0.1408404088033706,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1408404088033706,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09873994987762665,catapult,CLB,95,catapult_fpga_latency
Throughput,0.09873994987762665,catapult,LUT,304,catapult_fpga_latency
Throughput,0.09873994987762665,catapult,FF,59,catapult_fpga_latency
Throughput,0.09873994987762665,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09873994987762665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,CLB,28,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,LUT,135,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,FF,53,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10535161998659295,catapult,CLB,49,catapult_fpga_latency
Throughput,0.10535161998659295,catapult,LUT,199,catapult_fpga_latency
Throughput,0.10535161998659295,catapult,FF,55,catapult_fpga_latency
Throughput,0.10535161998659295,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10535161998659295,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1085053785573624,catapult,CLB,96,catapult_fpga_latency
Throughput,0.1085053785573624,catapult,LUT,317,catapult_fpga_latency
Throughput,0.1085053785573624,catapult,FF,62,catapult_fpga_latency
Throughput,0.1085053785573624,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1085053785573624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10677324629747753,catapult,CLB,34,catapult_fpga_latency
Throughput,0.10677324629747753,catapult,LUT,130,catapult_fpga_latency
Throughput,0.10677324629747753,catapult,FF,54,catapult_fpga_latency
Throughput,0.10677324629747753,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10677324629747753,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15334220060165346,catapult,CLB,49,catapult_fpga_latency
Throughput,0.15334220060165346,catapult,LUT,199,catapult_fpga_latency
Throughput,0.15334220060165346,catapult,FF,56,catapult_fpga_latency
Throughput,0.15334220060165346,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15334220060165346,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,CLB,93,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,LUT,317,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,FF,63,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10431276973978346,catapult,CLB,30,catapult_fpga_latency
Throughput,0.10431276973978346,catapult,LUT,129,catapult_fpga_latency
Throughput,0.10431276973978346,catapult,FF,55,catapult_fpga_latency
Throughput,0.10431276973978346,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10431276973978346,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11049567475730729,catapult,CLB,55,catapult_fpga_latency
Throughput,0.11049567475730729,catapult,LUT,201,catapult_fpga_latency
Throughput,0.11049567475730729,catapult,FF,57,catapult_fpga_latency
Throughput,0.11049567475730729,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11049567475730729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,CLB,89,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,LUT,318,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,FF,64,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10437875124184619,catapult,CLB,36,catapult_fpga_latency
Throughput,0.10437875124184619,catapult,LUT,178,catapult_fpga_latency
Throughput,0.10437875124184619,catapult,FF,50,catapult_fpga_latency
Throughput,0.10437875124184619,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10437875124184619,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12893335370480322,catapult,CLB,65,catapult_fpga_latency
Throughput,0.12893335370480322,catapult,LUT,206,catapult_fpga_latency
Throughput,0.12893335370480322,catapult,FF,52,catapult_fpga_latency
Throughput,0.12893335370480322,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12893335370480322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09196965994494144,catapult,CLB,101,catapult_fpga_latency
Throughput,0.09196965994494144,catapult,LUT,327,catapult_fpga_latency
Throughput,0.09196965994494144,catapult,FF,56,catapult_fpga_latency
Throughput,0.09196965994494144,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09196965994494144,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07719164446763624,catapult,CLB,33,catapult_fpga_latency
Throughput,0.07719164446763624,catapult,LUT,175,catapult_fpga_latency
Throughput,0.07719164446763624,catapult,FF,60,catapult_fpga_latency
Throughput,0.07719164446763624,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07719164446763624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13721631727047107,catapult,CLB,73,catapult_fpga_latency
Throughput,0.13721631727047107,catapult,LUT,274,catapult_fpga_latency
Throughput,0.13721631727047107,catapult,FF,62,catapult_fpga_latency
Throughput,0.13721631727047107,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13721631727047107,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12248974117795199,catapult,CLB,87,catapult_fpga_latency
Throughput,0.12248974117795199,catapult,LUT,377,catapult_fpga_latency
Throughput,0.12248974117795199,catapult,FF,66,catapult_fpga_latency
Throughput,0.12248974117795199,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12248974117795199,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08643742367035256,catapult,CLB,42,catapult_fpga_latency
Throughput,0.08643742367035256,catapult,LUT,169,catapult_fpga_latency
Throughput,0.08643742367035256,catapult,FF,63,catapult_fpga_latency
Throughput,0.08643742367035256,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08643742367035256,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1197187280316134,catapult,CLB,101,catapult_fpga_latency
Throughput,0.1197187280316134,catapult,LUT,287,catapult_fpga_latency
Throughput,0.1197187280316134,catapult,FF,65,catapult_fpga_latency
Throughput,0.1197187280316134,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1197187280316134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12467009176965456,catapult,CLB,98,catapult_fpga_latency
Throughput,0.12467009176965456,catapult,LUT,407,catapult_fpga_latency
Throughput,0.12467009176965456,catapult,FF,69,catapult_fpga_latency
Throughput,0.12467009176965456,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12467009176965456,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10460618699569357,catapult,CLB,39,catapult_fpga_latency
Throughput,0.10460618699569357,catapult,LUT,169,catapult_fpga_latency
Throughput,0.10460618699569357,catapult,FF,64,catapult_fpga_latency
Throughput,0.10460618699569357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10460618699569357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08577587279094963,catapult,CLB,99,catapult_fpga_latency
Throughput,0.08577587279094963,catapult,LUT,288,catapult_fpga_latency
Throughput,0.08577587279094963,catapult,FF,66,catapult_fpga_latency
Throughput,0.08577587279094963,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08577587279094963,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14154650312194966,catapult,CLB,99,catapult_fpga_latency
Throughput,0.14154650312194966,catapult,LUT,409,catapult_fpga_latency
Throughput,0.14154650312194966,catapult,FF,70,catapult_fpga_latency
Throughput,0.14154650312194966,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14154650312194966,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10245694835872678,catapult,CLB,39,catapult_fpga_latency
Throughput,0.10245694835872678,catapult,LUT,168,catapult_fpga_latency
Throughput,0.10245694835872678,catapult,FF,65,catapult_fpga_latency
Throughput,0.10245694835872678,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10245694835872678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13178112736118835,catapult,CLB,77,catapult_fpga_latency
Throughput,0.13178112736118835,catapult,LUT,289,catapult_fpga_latency
Throughput,0.13178112736118835,catapult,FF,67,catapult_fpga_latency
Throughput,0.13178112736118835,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13178112736118835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14652231483572137,catapult,CLB,99,catapult_fpga_latency
Throughput,0.14652231483572137,catapult,LUT,412,catapult_fpga_latency
Throughput,0.14652231483572137,catapult,FF,71,catapult_fpga_latency
Throughput,0.14652231483572137,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14652231483572137,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10738188154103309,catapult,CLB,38,catapult_fpga_latency
Throughput,0.10738188154103309,catapult,LUT,154,catapult_fpga_latency
Throughput,0.10738188154103309,catapult,FF,86,catapult_fpga_latency
Throughput,0.10738188154103309,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10738188154103309,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11338679671981068,catapult,CLB,57,catapult_fpga_latency
Throughput,0.11338679671981068,catapult,LUT,209,catapult_fpga_latency
Throughput,0.11338679671981068,catapult,FF,88,catapult_fpga_latency
Throughput,0.11338679671981068,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11338679671981068,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07126723259500956,catapult,CLB,144,catapult_fpga_latency
Throughput,0.07126723259500956,catapult,LUT,321,catapult_fpga_latency
Throughput,0.07126723259500956,catapult,FF,92,catapult_fpga_latency
Throughput,0.07126723259500956,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07126723259500956,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08336503983681794,catapult,CLB,43,catapult_fpga_latency
Throughput,0.08336503983681794,catapult,LUT,169,catapult_fpga_latency
Throughput,0.08336503983681794,catapult,FF,83,catapult_fpga_latency
Throughput,0.08336503983681794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08336503983681794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11903961221655925,catapult,CLB,61,catapult_fpga_latency
Throughput,0.11903961221655925,catapult,LUT,224,catapult_fpga_latency
Throughput,0.11903961221655925,catapult,FF,85,catapult_fpga_latency
Throughput,0.11903961221655925,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11903961221655925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10311535194764793,catapult,CLB,128,catapult_fpga_latency
Throughput,0.10311535194764793,catapult,LUT,345,catapult_fpga_latency
Throughput,0.10311535194764793,catapult,FF,89,catapult_fpga_latency
Throughput,0.10311535194764793,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10311535194764793,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09639108872096062,catapult,CLB,45,catapult_fpga_latency
Throughput,0.09639108872096062,catapult,LUT,157,catapult_fpga_latency
Throughput,0.09639108872096062,catapult,FF,86,catapult_fpga_latency
Throughput,0.09639108872096062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09639108872096062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10249747394975452,catapult,CLB,58,catapult_fpga_latency
Throughput,0.10249747394975452,catapult,LUT,231,catapult_fpga_latency
Throughput,0.10249747394975452,catapult,FF,88,catapult_fpga_latency
Throughput,0.10249747394975452,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10249747394975452,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11104224024610514,catapult,CLB,116,catapult_fpga_latency
Throughput,0.11104224024610514,catapult,LUT,358,catapult_fpga_latency
Throughput,0.11104224024610514,catapult,FF,92,catapult_fpga_latency
Throughput,0.11104224024610514,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11104224024610514,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0789359808671812,catapult,CLB,49,catapult_fpga_latency
Throughput,0.0789359808671812,catapult,LUT,158,catapult_fpga_latency
Throughput,0.0789359808671812,catapult,FF,87,catapult_fpga_latency
Throughput,0.0789359808671812,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0789359808671812,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11285541697537327,catapult,CLB,50,catapult_fpga_latency
Throughput,0.11285541697537327,catapult,LUT,232,catapult_fpga_latency
Throughput,0.11285541697537327,catapult,FF,89,catapult_fpga_latency
Throughput,0.11285541697537327,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11285541697537327,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10071878971467776,catapult,CLB,121,catapult_fpga_latency
Throughput,0.10071878971467776,catapult,LUT,356,catapult_fpga_latency
Throughput,0.10071878971467776,catapult,FF,93,catapult_fpga_latency
Throughput,0.10071878971467776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10071878971467776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09812702975761053,catapult,CLB,46,catapult_fpga_latency
Throughput,0.09812702975761053,catapult,LUT,158,catapult_fpga_latency
Throughput,0.09812702975761053,catapult,FF,88,catapult_fpga_latency
Throughput,0.09812702975761053,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09812702975761053,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10076239853604327,catapult,CLB,60,catapult_fpga_latency
Throughput,0.10076239853604327,catapult,LUT,233,catapult_fpga_latency
Throughput,0.10076239853604327,catapult,FF,90,catapult_fpga_latency
Throughput,0.10076239853604327,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10076239853604327,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11386265271970625,catapult,CLB,120,catapult_fpga_latency
Throughput,0.11386265271970625,catapult,LUT,357,catapult_fpga_latency
Throughput,0.11386265271970625,catapult,FF,94,catapult_fpga_latency
Throughput,0.11386265271970625,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11386265271970625,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11028530698632054,catapult,CLB,41,catapult_fpga_latency
Throughput,0.11028530698632054,catapult,LUT,162,catapult_fpga_latency
Throughput,0.11028530698632054,catapult,FF,86,catapult_fpga_latency
Throughput,0.11028530698632054,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11028530698632054,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07713390762612916,catapult,CLB,58,catapult_fpga_latency
Throughput,0.07713390762612916,catapult,LUT,221,catapult_fpga_latency
Throughput,0.07713390762612916,catapult,FF,88,catapult_fpga_latency
Throughput,0.07713390762612916,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07713390762612916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12947937121709832,catapult,CLB,99,catapult_fpga_latency
Throughput,0.12947937121709832,catapult,LUT,349,catapult_fpga_latency
Throughput,0.12947937121709832,catapult,FF,96,catapult_fpga_latency
Throughput,0.12947937121709832,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12947937121709832,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08095559334742554,catapult,CLB,41,catapult_fpga_latency
Throughput,0.08095559334742554,catapult,LUT,169,catapult_fpga_latency
Throughput,0.08095559334742554,catapult,FF,83,catapult_fpga_latency
Throughput,0.08095559334742554,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08095559334742554,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09344312402042405,catapult,CLB,56,catapult_fpga_latency
Throughput,0.09344312402042405,catapult,LUT,233,catapult_fpga_latency
Throughput,0.09344312402042405,catapult,FF,85,catapult_fpga_latency
Throughput,0.09344312402042405,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09344312402042405,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10307718378290791,catapult,CLB,107,catapult_fpga_latency
Throughput,0.10307718378290791,catapult,LUT,360,catapult_fpga_latency
Throughput,0.10307718378290791,catapult,FF,93,catapult_fpga_latency
Throughput,0.10307718378290791,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10307718378290791,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10376207025252472,catapult,CLB,38,catapult_fpga_latency
Throughput,0.10376207025252472,catapult,LUT,172,catapult_fpga_latency
Throughput,0.10376207025252472,catapult,FF,86,catapult_fpga_latency
Throughput,0.10376207025252472,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10376207025252472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10524928714657816,catapult,CLB,72,catapult_fpga_latency
Throughput,0.10524928714657816,catapult,LUT,234,catapult_fpga_latency
Throughput,0.10524928714657816,catapult,FF,88,catapult_fpga_latency
Throughput,0.10524928714657816,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10524928714657816,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1057936070404376,catapult,CLB,100,catapult_fpga_latency
Throughput,0.1057936070404376,catapult,LUT,355,catapult_fpga_latency
Throughput,0.1057936070404376,catapult,FF,94,catapult_fpga_latency
Throughput,0.1057936070404376,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1057936070404376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0947903417741605,catapult,CLB,47,catapult_fpga_latency
Throughput,0.0947903417741605,catapult,LUT,171,catapult_fpga_latency
Throughput,0.0947903417741605,catapult,FF,87,catapult_fpga_latency
Throughput,0.0947903417741605,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0947903417741605,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10869754256595766,catapult,CLB,67,catapult_fpga_latency
Throughput,0.10869754256595766,catapult,LUT,241,catapult_fpga_latency
Throughput,0.10869754256595766,catapult,FF,89,catapult_fpga_latency
Throughput,0.10869754256595766,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10869754256595766,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08989775748246004,catapult,CLB,118,catapult_fpga_latency
Throughput,0.08989775748246004,catapult,LUT,359,catapult_fpga_latency
Throughput,0.08989775748246004,catapult,FF,97,catapult_fpga_latency
Throughput,0.08989775748246004,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08989775748246004,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08670626483977723,catapult,CLB,48,catapult_fpga_latency
Throughput,0.08670626483977723,catapult,LUT,170,catapult_fpga_latency
Throughput,0.08670626483977723,catapult,FF,88,catapult_fpga_latency
Throughput,0.08670626483977723,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08670626483977723,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09666203752168975,catapult,CLB,66,catapult_fpga_latency
Throughput,0.09666203752168975,catapult,LUT,235,catapult_fpga_latency
Throughput,0.09666203752168975,catapult,FF,90,catapult_fpga_latency
Throughput,0.09666203752168975,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09666203752168975,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11079309798885044,catapult,CLB,111,catapult_fpga_latency
Throughput,0.11079309798885044,catapult,LUT,366,catapult_fpga_latency
Throughput,0.11079309798885044,catapult,FF,97,catapult_fpga_latency
Throughput,0.11079309798885044,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11079309798885044,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1086932420194161,catapult,CLB,55,catapult_fpga_latency
Throughput,0.1086932420194161,catapult,LUT,180,catapult_fpga_latency
Throughput,0.1086932420194161,catapult,FF,88,catapult_fpga_latency
Throughput,0.1086932420194161,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1086932420194161,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13611694296591195,catapult,CLB,60,catapult_fpga_latency
Throughput,0.13611694296591195,catapult,LUT,228,catapult_fpga_latency
Throughput,0.13611694296591195,catapult,FF,90,catapult_fpga_latency
Throughput,0.13611694296591195,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13611694296591195,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11280382016905231,catapult,CLB,104,catapult_fpga_latency
Throughput,0.11280382016905231,catapult,LUT,348,catapult_fpga_latency
Throughput,0.11280382016905231,catapult,FF,97,catapult_fpga_latency
Throughput,0.11280382016905231,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11280382016905231,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08592016023766204,catapult,CLB,39,catapult_fpga_latency
Throughput,0.08592016023766204,catapult,LUT,199,catapult_fpga_latency
Throughput,0.08592016023766204,catapult,FF,85,catapult_fpga_latency
Throughput,0.08592016023766204,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08592016023766204,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11824050094243592,catapult,CLB,73,catapult_fpga_latency
Throughput,0.11824050094243592,catapult,LUT,240,catapult_fpga_latency
Throughput,0.11824050094243592,catapult,FF,87,catapult_fpga_latency
Throughput,0.11824050094243592,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11824050094243592,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10173025876006887,catapult,CLB,107,catapult_fpga_latency
Throughput,0.10173025876006887,catapult,LUT,367,catapult_fpga_latency
Throughput,0.10173025876006887,catapult,FF,95,catapult_fpga_latency
Throughput,0.10173025876006887,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10173025876006887,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11086507686885537,catapult,CLB,43,catapult_fpga_latency
Throughput,0.11086507686885537,catapult,LUT,190,catapult_fpga_latency
Throughput,0.11086507686885537,catapult,FF,88,catapult_fpga_latency
Throughput,0.11086507686885537,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11086507686885537,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09321760802312766,catapult,CLB,65,catapult_fpga_latency
Throughput,0.09321760802312766,catapult,LUT,257,catapult_fpga_latency
Throughput,0.09321760802312766,catapult,FF,90,catapult_fpga_latency
Throughput,0.09321760802312766,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09321760802312766,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11305349578366987,catapult,CLB,107,catapult_fpga_latency
Throughput,0.11305349578366987,catapult,LUT,381,catapult_fpga_latency
Throughput,0.11305349578366987,catapult,FF,98,catapult_fpga_latency
Throughput,0.11305349578366987,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11305349578366987,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10973136116815617,catapult,CLB,48,catapult_fpga_latency
Throughput,0.10973136116815617,catapult,LUT,185,catapult_fpga_latency
Throughput,0.10973136116815617,catapult,FF,89,catapult_fpga_latency
Throughput,0.10973136116815617,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10973136116815617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08871340982144386,catapult,CLB,89,catapult_fpga_latency
Throughput,0.08871340982144386,catapult,LUT,244,catapult_fpga_latency
Throughput,0.08871340982144386,catapult,FF,91,catapult_fpga_latency
Throughput,0.08871340982144386,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08871340982144386,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07391683380494737,catapult,CLB,119,catapult_fpga_latency
Throughput,0.07391683380494737,catapult,LUT,360,catapult_fpga_latency
Throughput,0.07391683380494737,catapult,FF,97,catapult_fpga_latency
Throughput,0.07391683380494737,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07391683380494737,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09940603897651144,catapult,CLB,43,catapult_fpga_latency
Throughput,0.09940603897651144,catapult,LUT,186,catapult_fpga_latency
Throughput,0.09940603897651144,catapult,FF,90,catapult_fpga_latency
Throughput,0.09940603897651144,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09940603897651144,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1046433498261717,catapult,CLB,66,catapult_fpga_latency
Throughput,0.1046433498261717,catapult,LUT,242,catapult_fpga_latency
Throughput,0.1046433498261717,catapult,FF,92,catapult_fpga_latency
Throughput,0.1046433498261717,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1046433498261717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08422513006676273,catapult,CLB,104,catapult_fpga_latency
Throughput,0.08422513006676273,catapult,LUT,361,catapult_fpga_latency
Throughput,0.08422513006676273,catapult,FF,99,catapult_fpga_latency
Throughput,0.08422513006676273,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08422513006676273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,CLB,32,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,LUT,165,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,FF,59,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1684511255904212,catapult,CLB,83,catapult_fpga_latency
Throughput,0.1684511255904212,catapult,LUT,259,catapult_fpga_latency
Throughput,0.1684511255904212,catapult,FF,61,catapult_fpga_latency
Throughput,0.1684511255904212,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1684511255904212,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1471349442255567,catapult,CLB,158,catapult_fpga_latency
Throughput,0.1471349442255567,catapult,LUT,354,catapult_fpga_latency
Throughput,0.1471349442255567,catapult,FF,65,catapult_fpga_latency
Throughput,0.1471349442255567,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1471349442255567,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,CLB,33,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,LUT,169,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,FF,51,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18709161408612762,catapult,CLB,81,catapult_fpga_latency
Throughput,0.18709161408612762,catapult,LUT,259,catapult_fpga_latency
Throughput,0.18709161408612762,catapult,FF,53,catapult_fpga_latency
Throughput,0.18709161408612762,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18709161408612762,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09989671678451649,catapult,CLB,117,catapult_fpga_latency
Throughput,0.09989671678451649,catapult,LUT,403,catapult_fpga_latency
Throughput,0.09989671678451649,catapult,FF,59,catapult_fpga_latency
Throughput,0.09989671678451649,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09989671678451649,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14158037107082616,catapult,CLB,36,catapult_fpga_latency
Throughput,0.14158037107082616,catapult,LUT,158,catapult_fpga_latency
Throughput,0.14158037107082616,catapult,FF,54,catapult_fpga_latency
Throughput,0.14158037107082616,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14158037107082616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21026249169463157,catapult,CLB,76,catapult_fpga_latency
Throughput,0.21026249169463157,catapult,LUT,271,catapult_fpga_latency
Throughput,0.21026249169463157,catapult,FF,56,catapult_fpga_latency
Throughput,0.21026249169463157,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21026249169463157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16544463742642265,catapult,CLB,123,catapult_fpga_latency
Throughput,0.16544463742642265,catapult,LUT,429,catapult_fpga_latency
Throughput,0.16544463742642265,catapult,FF,62,catapult_fpga_latency
Throughput,0.16544463742642265,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16544463742642265,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19851077218705274,catapult,CLB,37,catapult_fpga_latency
Throughput,0.19851077218705274,catapult,LUT,157,catapult_fpga_latency
Throughput,0.19851077218705274,catapult,FF,55,catapult_fpga_latency
Throughput,0.19851077218705274,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19851077218705274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16630401304887807,catapult,CLB,77,catapult_fpga_latency
Throughput,0.16630401304887807,catapult,LUT,271,catapult_fpga_latency
Throughput,0.16630401304887807,catapult,FF,57,catapult_fpga_latency
Throughput,0.16630401304887807,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16630401304887807,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17749564647553107,catapult,CLB,122,catapult_fpga_latency
Throughput,0.17749564647553107,catapult,LUT,429,catapult_fpga_latency
Throughput,0.17749564647553107,catapult,FF,63,catapult_fpga_latency
Throughput,0.17749564647553107,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17749564647553107,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1957703042681646,catapult,CLB,38,catapult_fpga_latency
Throughput,0.1957703042681646,catapult,LUT,178,catapult_fpga_latency
Throughput,0.1957703042681646,catapult,FF,48,catapult_fpga_latency
Throughput,0.1957703042681646,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1957703042681646,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17659464077647957,catapult,CLB,72,catapult_fpga_latency
Throughput,0.17659464077647957,catapult,LUT,238,catapult_fpga_latency
Throughput,0.17659464077647957,catapult,FF,50,catapult_fpga_latency
Throughput,0.17659464077647957,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17659464077647957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1555686578936315,catapult,CLB,120,catapult_fpga_latency
Throughput,0.1555686578936315,catapult,LUT,414,catapult_fpga_latency
Throughput,0.1555686578936315,catapult,FF,58,catapult_fpga_latency
Throughput,0.1555686578936315,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1555686578936315,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14679351583681846,catapult,CLB,37,catapult_fpga_latency
Throughput,0.14679351583681846,catapult,LUT,164,catapult_fpga_latency
Throughput,0.14679351583681846,catapult,FF,63,catapult_fpga_latency
Throughput,0.14679351583681846,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14679351583681846,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1771710810022639,catapult,CLB,66,catapult_fpga_latency
Throughput,0.1771710810022639,catapult,LUT,203,catapult_fpga_latency
Throughput,0.1771710810022639,catapult,FF,65,catapult_fpga_latency
Throughput,0.1771710810022639,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1771710810022639,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13215638382072828,catapult,CLB,97,catapult_fpga_latency
Throughput,0.13215638382072828,catapult,LUT,328,catapult_fpga_latency
Throughput,0.13215638382072828,catapult,FF,69,catapult_fpga_latency
Throughput,0.13215638382072828,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13215638382072828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.163914917667176,catapult,CLB,33,catapult_fpga_latency
Throughput,0.163914917667176,catapult,LUT,155,catapult_fpga_latency
Throughput,0.163914917667176,catapult,FF,66,catapult_fpga_latency
Throughput,0.163914917667176,catapult,DSP,1,catapult_fpga_latency
Throughput,0.163914917667176,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20477863225075063,catapult,CLB,63,catapult_fpga_latency
Throughput,0.20477863225075063,catapult,LUT,219,catapult_fpga_latency
Throughput,0.20477863225075063,catapult,FF,68,catapult_fpga_latency
Throughput,0.20477863225075063,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20477863225075063,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16275715834464904,catapult,CLB,106,catapult_fpga_latency
Throughput,0.16275715834464904,catapult,LUT,345,catapult_fpga_latency
Throughput,0.16275715834464904,catapult,FF,72,catapult_fpga_latency
Throughput,0.16275715834464904,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16275715834464904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14673708090055482,catapult,CLB,34,catapult_fpga_latency
Throughput,0.14673708090055482,catapult,LUT,155,catapult_fpga_latency
Throughput,0.14673708090055482,catapult,FF,67,catapult_fpga_latency
Throughput,0.14673708090055482,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14673708090055482,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20447405592283638,catapult,CLB,56,catapult_fpga_latency
Throughput,0.20447405592283638,catapult,LUT,219,catapult_fpga_latency
Throughput,0.20447405592283638,catapult,FF,69,catapult_fpga_latency
Throughput,0.20447405592283638,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20447405592283638,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1391761135933171,catapult,CLB,114,catapult_fpga_latency
Throughput,0.1391761135933171,catapult,LUT,344,catapult_fpga_latency
Throughput,0.1391761135933171,catapult,FF,73,catapult_fpga_latency
Throughput,0.1391761135933171,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1391761135933171,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15256759049394064,catapult,CLB,37,catapult_fpga_latency
Throughput,0.15256759049394064,catapult,LUT,165,catapult_fpga_latency
Throughput,0.15256759049394064,catapult,FF,92,catapult_fpga_latency
Throughput,0.15256759049394064,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15256759049394064,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1628206528880232,catapult,CLB,64,catapult_fpga_latency
Throughput,0.1628206528880232,catapult,LUT,263,catapult_fpga_latency
Throughput,0.1628206528880232,catapult,FF,94,catapult_fpga_latency
Throughput,0.1628206528880232,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1628206528880232,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1656618996350634,catapult,CLB,130,catapult_fpga_latency
Throughput,0.1656618996350634,catapult,LUT,337,catapult_fpga_latency
Throughput,0.1656618996350634,catapult,FF,98,catapult_fpga_latency
Throughput,0.1656618996350634,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1656618996350634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11525633065565984,catapult,CLB,39,catapult_fpga_latency
Throughput,0.11525633065565984,catapult,LUT,174,catapult_fpga_latency
Throughput,0.11525633065565984,catapult,FF,90,catapult_fpga_latency
Throughput,0.11525633065565984,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11525633065565984,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18201571851341938,catapult,CLB,85,catapult_fpga_latency
Throughput,0.18201571851341938,catapult,LUT,273,catapult_fpga_latency
Throughput,0.18201571851341938,catapult,FF,92,catapult_fpga_latency
Throughput,0.18201571851341938,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18201571851341938,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15494183096311068,catapult,CLB,125,catapult_fpga_latency
Throughput,0.15494183096311068,catapult,LUT,353,catapult_fpga_latency
Throughput,0.15494183096311068,catapult,FF,96,catapult_fpga_latency
Throughput,0.15494183096311068,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15494183096311068,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1299233984634999,catapult,CLB,41,catapult_fpga_latency
Throughput,0.1299233984634999,catapult,LUT,166,catapult_fpga_latency
Throughput,0.1299233984634999,catapult,FF,93,catapult_fpga_latency
Throughput,0.1299233984634999,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1299233984634999,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1738157368944238,catapult,CLB,61,catapult_fpga_latency
Throughput,0.1738157368944238,catapult,LUT,300,catapult_fpga_latency
Throughput,0.1738157368944238,catapult,FF,95,catapult_fpga_latency
Throughput,0.1738157368944238,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1738157368944238,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10902437250749841,catapult,CLB,105,catapult_fpga_latency
Throughput,0.10902437250749841,catapult,LUT,358,catapult_fpga_latency
Throughput,0.10902437250749841,catapult,FF,99,catapult_fpga_latency
Throughput,0.10902437250749841,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10902437250749841,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11830487568701119,catapult,CLB,39,catapult_fpga_latency
Throughput,0.11830487568701119,catapult,LUT,162,catapult_fpga_latency
Throughput,0.11830487568701119,catapult,FF,94,catapult_fpga_latency
Throughput,0.11830487568701119,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11830487568701119,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13974488453369296,catapult,CLB,106,catapult_fpga_latency
Throughput,0.13974488453369296,catapult,LUT,299,catapult_fpga_latency
Throughput,0.13974488453369296,catapult,FF,96,catapult_fpga_latency
Throughput,0.13974488453369296,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13974488453369296,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1783694888287189,catapult,CLB,131,catapult_fpga_latency
Throughput,0.1783694888287189,catapult,LUT,364,catapult_fpga_latency
Throughput,0.1783694888287189,catapult,FF,100,catapult_fpga_latency
Throughput,0.1783694888287189,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1783694888287189,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1296162671526067,catapult,CLB,40,catapult_fpga_latency
Throughput,0.1296162671526067,catapult,LUT,175,catapult_fpga_latency
Throughput,0.1296162671526067,catapult,FF,92,catapult_fpga_latency
Throughput,0.1296162671526067,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1296162671526067,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14505543728702236,catapult,CLB,62,catapult_fpga_latency
Throughput,0.14505543728702236,catapult,LUT,231,catapult_fpga_latency
Throughput,0.14505543728702236,catapult,FF,94,catapult_fpga_latency
Throughput,0.14505543728702236,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14505543728702236,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11904172364797172,catapult,CLB,49,catapult_fpga_latency
Throughput,0.11904172364797172,catapult,LUT,176,catapult_fpga_latency
Throughput,0.11904172364797172,catapult,FF,90,catapult_fpga_latency
Throughput,0.11904172364797172,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11904172364797172,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12763917935666025,catapult,CLB,57,catapult_fpga_latency
Throughput,0.12763917935666025,catapult,LUT,243,catapult_fpga_latency
Throughput,0.12763917935666025,catapult,FF,92,catapult_fpga_latency
Throughput,0.12763917935666025,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12763917935666025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1439439401688376,catapult,CLB,100,catapult_fpga_latency
Throughput,0.1439439401688376,catapult,LUT,361,catapult_fpga_latency
Throughput,0.1439439401688376,catapult,FF,98,catapult_fpga_latency
Throughput,0.1439439401688376,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1439439401688376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11814744801512286,catapult,CLB,43,catapult_fpga_latency
Throughput,0.11814744801512286,catapult,LUT,177,catapult_fpga_latency
Throughput,0.11814744801512286,catapult,FF,93,catapult_fpga_latency
Throughput,0.11814744801512286,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11814744801512286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15235019215167986,catapult,CLB,58,catapult_fpga_latency
Throughput,0.15235019215167986,catapult,LUT,248,catapult_fpga_latency
Throughput,0.15235019215167986,catapult,FF,95,catapult_fpga_latency
Throughput,0.15235019215167986,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15235019215167986,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15991761044709765,catapult,CLB,105,catapult_fpga_latency
Throughput,0.15991761044709765,catapult,LUT,363,catapult_fpga_latency
Throughput,0.15991761044709765,catapult,FF,101,catapult_fpga_latency
Throughput,0.15991761044709765,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15991761044709765,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1388884837974778,catapult,CLB,48,catapult_fpga_latency
Throughput,0.1388884837974778,catapult,LUT,173,catapult_fpga_latency
Throughput,0.1388884837974778,catapult,FF,94,catapult_fpga_latency
Throughput,0.1388884837974778,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1388884837974778,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15390987253338267,catapult,CLB,56,catapult_fpga_latency
Throughput,0.15390987253338267,catapult,LUT,247,catapult_fpga_latency
Throughput,0.15390987253338267,catapult,FF,96,catapult_fpga_latency
Throughput,0.15390987253338267,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15390987253338267,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15142993775926697,catapult,CLB,114,catapult_fpga_latency
Throughput,0.15142993775926697,catapult,LUT,348,catapult_fpga_latency
Throughput,0.15142993775926697,catapult,FF,102,catapult_fpga_latency
Throughput,0.15142993775926697,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15142993775926697,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1521069859696516,catapult,CLB,45,catapult_fpga_latency
Throughput,0.1521069859696516,catapult,LUT,179,catapult_fpga_latency
Throughput,0.1521069859696516,catapult,FF,94,catapult_fpga_latency
Throughput,0.1521069859696516,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1521069859696516,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15260603028832925,catapult,CLB,62,catapult_fpga_latency
Throughput,0.15260603028832925,catapult,LUT,255,catapult_fpga_latency
Throughput,0.15260603028832925,catapult,FF,96,catapult_fpga_latency
Throughput,0.15260603028832925,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15260603028832925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17659192766512097,catapult,CLB,99,catapult_fpga_latency
Throughput,0.17659192766512097,catapult,LUT,354,catapult_fpga_latency
Throughput,0.17659192766512097,catapult,FF,104,catapult_fpga_latency
Throughput,0.17659192766512097,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17659192766512097,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1277848307905217,catapult,CLB,46,catapult_fpga_latency
Throughput,0.1277848307905217,catapult,LUT,197,catapult_fpga_latency
Throughput,0.1277848307905217,catapult,FF,92,catapult_fpga_latency
Throughput,0.1277848307905217,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1277848307905217,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14323232971394784,catapult,CLB,58,catapult_fpga_latency
Throughput,0.14323232971394784,catapult,LUT,259,catapult_fpga_latency
Throughput,0.14323232971394784,catapult,FF,94,catapult_fpga_latency
Throughput,0.14323232971394784,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14323232971394784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14842487808751575,catapult,CLB,107,catapult_fpga_latency
Throughput,0.14842487808751575,catapult,LUT,361,catapult_fpga_latency
Throughput,0.14842487808751575,catapult,FF,102,catapult_fpga_latency
Throughput,0.14842487808751575,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14842487808751575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15851211650767374,catapult,CLB,47,catapult_fpga_latency
Throughput,0.15851211650767374,catapult,LUT,187,catapult_fpga_latency
Throughput,0.15851211650767374,catapult,FF,95,catapult_fpga_latency
Throughput,0.15851211650767374,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15851211650767374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14642491132873434,catapult,CLB,71,catapult_fpga_latency
Throughput,0.14642491132873434,catapult,LUT,261,catapult_fpga_latency
Throughput,0.14642491132873434,catapult,FF,97,catapult_fpga_latency
Throughput,0.14642491132873434,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14642491132873434,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14998644872435776,catapult,CLB,92,catapult_fpga_latency
Throughput,0.14998644872435776,catapult,LUT,378,catapult_fpga_latency
Throughput,0.14998644872435776,catapult,FF,105,catapult_fpga_latency
Throughput,0.14998644872435776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14998644872435776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15771437799972746,catapult,CLB,45,catapult_fpga_latency
Throughput,0.15771437799972746,catapult,LUT,192,catapult_fpga_latency
Throughput,0.15771437799972746,catapult,FF,96,catapult_fpga_latency
Throughput,0.15771437799972746,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15771437799972746,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13290014972530867,catapult,CLB,67,catapult_fpga_latency
Throughput,0.13290014972530867,catapult,LUT,247,catapult_fpga_latency
Throughput,0.13290014972530867,catapult,FF,98,catapult_fpga_latency
Throughput,0.13290014972530867,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13290014972530867,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1596118749958102,catapult,CLB,91,catapult_fpga_latency
Throughput,0.1596118749958102,catapult,LUT,359,catapult_fpga_latency
Throughput,0.1596118749958102,catapult,FF,104,catapult_fpga_latency
Throughput,0.1596118749958102,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1596118749958102,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2631038892016902,catapult,CLB,34,catapult_fpga_latency
Throughput,0.2631038892016902,catapult,LUT,144,catapult_fpga_latency
Throughput,0.2631038892016902,catapult,FF,47,catapult_fpga_latency
Throughput,0.2631038892016902,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2631038892016902,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29945544028184745,catapult,CLB,80,catapult_fpga_latency
Throughput,0.29945544028184745,catapult,LUT,222,catapult_fpga_latency
Throughput,0.29945544028184745,catapult,FF,49,catapult_fpga_latency
Throughput,0.29945544028184745,catapult,DSP,1,catapult_fpga_latency
Throughput,0.29945544028184745,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2428017181620784,catapult,CLB,110,catapult_fpga_latency
Throughput,0.2428017181620784,catapult,LUT,413,catapult_fpga_latency
Throughput,0.2428017181620784,catapult,FF,60,catapult_fpga_latency
Throughput,0.2428017181620784,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2428017181620784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23149750410965944,catapult,CLB,41,catapult_fpga_latency
Throughput,0.23149750410965944,catapult,LUT,183,catapult_fpga_latency
Throughput,0.23149750410965944,catapult,FF,38,catapult_fpga_latency
Throughput,0.23149750410965944,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23149750410965944,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26505871448113827,catapult,CLB,73,catapult_fpga_latency
Throughput,0.26505871448113827,catapult,LUT,206,catapult_fpga_latency
Throughput,0.26505871448113827,catapult,FF,40,catapult_fpga_latency
Throughput,0.26505871448113827,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26505871448113827,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17733555806702114,catapult,CLB,96,catapult_fpga_latency
Throughput,0.17733555806702114,catapult,LUT,333,catapult_fpga_latency
Throughput,0.17733555806702114,catapult,FF,44,catapult_fpga_latency
Throughput,0.17733555806702114,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17733555806702114,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24172076175880858,catapult,CLB,47,catapult_fpga_latency
Throughput,0.24172076175880858,catapult,LUT,168,catapult_fpga_latency
Throughput,0.24172076175880858,catapult,FF,41,catapult_fpga_latency
Throughput,0.24172076175880858,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24172076175880858,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20485938758924957,catapult,CLB,62,catapult_fpga_latency
Throughput,0.20485938758924957,catapult,LUT,223,catapult_fpga_latency
Throughput,0.20485938758924957,catapult,FF,43,catapult_fpga_latency
Throughput,0.20485938758924957,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20485938758924957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09444795266117496,catapult,CLB,112,catapult_fpga_latency
Throughput,0.09444795266117496,catapult,LUT,356,catapult_fpga_latency
Throughput,0.09444795266117496,catapult,FF,47,catapult_fpga_latency
Throughput,0.09444795266117496,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09444795266117496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1918828562837702,catapult,CLB,36,catapult_fpga_latency
Throughput,0.1918828562837702,catapult,LUT,155,catapult_fpga_latency
Throughput,0.1918828562837702,catapult,FF,75,catapult_fpga_latency
Throughput,0.1918828562837702,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1918828562837702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2433177050371388,catapult,CLB,58,catapult_fpga_latency
Throughput,0.2433177050371388,catapult,LUT,227,catapult_fpga_latency
Throughput,0.2433177050371388,catapult,FF,77,catapult_fpga_latency
Throughput,0.2433177050371388,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2433177050371388,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1541839114947344,catapult,CLB,114,catapult_fpga_latency
Throughput,0.1541839114947344,catapult,LUT,327,catapult_fpga_latency
Throughput,0.1541839114947344,catapult,FF,81,catapult_fpga_latency
Throughput,0.1541839114947344,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1541839114947344,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19500772425595778,catapult,CLB,32,catapult_fpga_latency
Throughput,0.19500772425595778,catapult,LUT,160,catapult_fpga_latency
Throughput,0.19500772425595778,catapult,FF,70,catapult_fpga_latency
Throughput,0.19500772425595778,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19500772425595778,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24324165231135514,catapult,CLB,53,catapult_fpga_latency
Throughput,0.24324165231135514,catapult,LUT,215,catapult_fpga_latency
Throughput,0.24324165231135514,catapult,FF,72,catapult_fpga_latency
Throughput,0.24324165231135514,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24324165231135514,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1312724090206724,catapult,CLB,152,catapult_fpga_latency
Throughput,0.1312724090206724,catapult,LUT,344,catapult_fpga_latency
Throughput,0.1312724090206724,catapult,FF,76,catapult_fpga_latency
Throughput,0.1312724090206724,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1312724090206724,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23563320769370696,catapult,CLB,44,catapult_fpga_latency
Throughput,0.23563320769370696,catapult,LUT,150,catapult_fpga_latency
Throughput,0.23563320769370696,catapult,FF,73,catapult_fpga_latency
Throughput,0.23563320769370696,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23563320769370696,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29248617637208923,catapult,CLB,65,catapult_fpga_latency
Throughput,0.29248617637208923,catapult,LUT,239,catapult_fpga_latency
Throughput,0.29248617637208923,catapult,FF,75,catapult_fpga_latency
Throughput,0.29248617637208923,catapult,DSP,1,catapult_fpga_latency
Throughput,0.29248617637208923,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23600691405855426,catapult,CLB,104,catapult_fpga_latency
Throughput,0.23600691405855426,catapult,LUT,353,catapult_fpga_latency
Throughput,0.23600691405855426,catapult,FF,79,catapult_fpga_latency
Throughput,0.23600691405855426,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23600691405855426,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18044932603981217,catapult,CLB,42,catapult_fpga_latency
Throughput,0.18044932603981217,catapult,LUT,194,catapult_fpga_latency
Throughput,0.18044932603981217,catapult,FF,106,catapult_fpga_latency
Throughput,0.18044932603981217,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18044932603981217,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17450715688751828,catapult,CLB,73,catapult_fpga_latency
Throughput,0.17450715688751828,catapult,LUT,259,catapult_fpga_latency
Throughput,0.17450715688751828,catapult,FF,108,catapult_fpga_latency
Throughput,0.17450715688751828,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17450715688751828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17956093759539174,catapult,CLB,134,catapult_fpga_latency
Throughput,0.17956093759539174,catapult,LUT,412,catapult_fpga_latency
Throughput,0.17956093759539174,catapult,FF,115,catapult_fpga_latency
Throughput,0.17956093759539174,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17956093759539174,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13654356354123,catapult,CLB,53,catapult_fpga_latency
Throughput,0.13654356354123,catapult,LUT,259,catapult_fpga_latency
Throughput,0.13654356354123,catapult,FF,105,catapult_fpga_latency
Throughput,0.13654356354123,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13654356354123,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16238031353040458,catapult,CLB,87,catapult_fpga_latency
Throughput,0.16238031353040458,catapult,LUT,334,catapult_fpga_latency
Throughput,0.16238031353040458,catapult,FF,107,catapult_fpga_latency
Throughput,0.16238031353040458,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16238031353040458,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16600656921195686,catapult,CLB,139,catapult_fpga_latency
Throughput,0.16600656921195686,catapult,LUT,486,catapult_fpga_latency
Throughput,0.16600656921195686,catapult,FF,111,catapult_fpga_latency
Throughput,0.16600656921195686,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16600656921195686,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1732913644754089,catapult,CLB,57,catapult_fpga_latency
Throughput,0.1732913644754089,catapult,LUT,253,catapult_fpga_latency
Throughput,0.1732913644754089,catapult,FF,108,catapult_fpga_latency
Throughput,0.1732913644754089,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1732913644754089,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12906674803034462,catapult,CLB,101,catapult_fpga_latency
Throughput,0.12906674803034462,catapult,LUT,374,catapult_fpga_latency
Throughput,0.12906674803034462,catapult,FF,110,catapult_fpga_latency
Throughput,0.12906674803034462,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12906674803034462,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14353891167648855,catapult,CLB,124,catapult_fpga_latency
Throughput,0.14353891167648855,catapult,LUT,508,catapult_fpga_latency
Throughput,0.14353891167648855,catapult,FF,117,catapult_fpga_latency
Throughput,0.14353891167648855,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14353891167648855,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23977152650782121,catapult,CLB,39,catapult_fpga_latency
Throughput,0.23977152650782121,catapult,LUT,169,catapult_fpga_latency
Throughput,0.23977152650782121,catapult,FF,47,catapult_fpga_latency
Throughput,0.23977152650782121,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23977152650782121,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.32160224812835536,catapult,CLB,85,catapult_fpga_latency
Throughput,0.32160224812835536,catapult,LUT,306,catapult_fpga_latency
Throughput,0.32160224812835536,catapult,FF,51,catapult_fpga_latency
Throughput,0.32160224812835536,catapult,DSP,1,catapult_fpga_latency
Throughput,0.32160224812835536,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2277917300212416,catapult,CLB,152,catapult_fpga_latency
Throughput,0.2277917300212416,catapult,LUT,440,catapult_fpga_latency
Throughput,0.2277917300212416,catapult,FF,55,catapult_fpga_latency
Throughput,0.2277917300212416,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2277917300212416,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21495007891892146,catapult,CLB,56,catapult_fpga_latency
Throughput,0.21495007891892146,catapult,LUT,272,catapult_fpga_latency
Throughput,0.21495007891892146,catapult,FF,38,catapult_fpga_latency
Throughput,0.21495007891892146,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21495007891892146,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1847682590303177,catapult,CLB,92,catapult_fpga_latency
Throughput,0.1847682590303177,catapult,LUT,353,catapult_fpga_latency
Throughput,0.1847682590303177,catapult,FF,40,catapult_fpga_latency
Throughput,0.1847682590303177,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1847682590303177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1999343815359799,catapult,CLB,118,catapult_fpga_latency
Throughput,0.1999343815359799,catapult,LUT,533,catapult_fpga_latency
Throughput,0.1999343815359799,catapult,FF,44,catapult_fpga_latency
Throughput,0.1999343815359799,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1999343815359799,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18401207413625653,catapult,CLB,56,catapult_fpga_latency
Throughput,0.18401207413625653,catapult,LUT,282,catapult_fpga_latency
Throughput,0.18401207413625653,catapult,FF,41,catapult_fpga_latency
Throughput,0.18401207413625653,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18401207413625653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1567761554755405,catapult,CLB,96,catapult_fpga_latency
Throughput,0.1567761554755405,catapult,LUT,361,catapult_fpga_latency
Throughput,0.1567761554755405,catapult,FF,43,catapult_fpga_latency
Throughput,0.1567761554755405,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1567761554755405,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18082597326415653,catapult,CLB,133,catapult_fpga_latency
Throughput,0.18082597326415653,catapult,LUT,476,catapult_fpga_latency
Throughput,0.18082597326415653,catapult,FF,47,catapult_fpga_latency
Throughput,0.18082597326415653,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18082597326415653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.256925358815533,catapult,CLB,50,catapult_fpga_latency
Throughput,0.256925358815533,catapult,LUT,211,catapult_fpga_latency
Throughput,0.256925358815533,catapult,FF,47,catapult_fpga_latency
Throughput,0.256925358815533,catapult,DSP,1,catapult_fpga_latency
Throughput,0.256925358815533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2826998970972375,catapult,CLB,73,catapult_fpga_latency
Throughput,0.2826998970972375,catapult,LUT,295,catapult_fpga_latency
Throughput,0.2826998970972375,catapult,FF,49,catapult_fpga_latency
Throughput,0.2826998970972375,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2826998970972375,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22519469207103,catapult,CLB,114,catapult_fpga_latency
Throughput,0.22519469207103,catapult,LUT,392,catapult_fpga_latency
Throughput,0.22519469207103,catapult,FF,55,catapult_fpga_latency
Throughput,0.22519469207103,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22519469207103,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1296052806375543,catapult,CLB,62,catapult_fpga_latency
Throughput,0.1296052806375543,catapult,LUT,281,catapult_fpga_latency
Throughput,0.1296052806375543,catapult,FF,107,catapult_fpga_latency
Throughput,0.1296052806375543,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1296052806375543,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12738413743933172,catapult,CLB,92,catapult_fpga_latency
Throughput,0.12738413743933172,catapult,LUT,350,catapult_fpga_latency
Throughput,0.12738413743933172,catapult,FF,109,catapult_fpga_latency
Throughput,0.12738413743933172,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12738413743933172,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13858037433053555,catapult,CLB,143,catapult_fpga_latency
Throughput,0.13858037433053555,catapult,LUT,523,catapult_fpga_latency
Throughput,0.13858037433053555,catapult,FF,113,catapult_fpga_latency
Throughput,0.13858037433053555,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13858037433053555,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1542362767116024,catapult,CLB,67,catapult_fpga_latency
Throughput,0.1542362767116024,catapult,LUT,275,catapult_fpga_latency
Throughput,0.1542362767116024,catapult,FF,110,catapult_fpga_latency
Throughput,0.1542362767116024,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1542362767116024,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13366221366546432,catapult,CLB,93,catapult_fpga_latency
Throughput,0.13366221366546432,catapult,LUT,379,catapult_fpga_latency
Throughput,0.13366221366546432,catapult,FF,112,catapult_fpga_latency
Throughput,0.13366221366546432,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13366221366546432,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1352415007478855,catapult,CLB,142,catapult_fpga_latency
Throughput,0.1352415007478855,catapult,LUT,527,catapult_fpga_latency
Throughput,0.1352415007478855,catapult,FF,116,catapult_fpga_latency
Throughput,0.1352415007478855,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1352415007478855,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,CLB,37,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,LUT,156,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,FF,45,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,DSP,1,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.34001173040469895,catapult,CLB,71,catapult_fpga_latency
Throughput,0.34001173040469895,catapult,LUT,202,catapult_fpga_latency
Throughput,0.34001173040469895,catapult,FF,47,catapult_fpga_latency
Throughput,0.34001173040469895,catapult,DSP,1,catapult_fpga_latency
Throughput,0.34001173040469895,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2813491140175725,catapult,CLB,102,catapult_fpga_latency
Throughput,0.2813491140175725,catapult,LUT,411,catapult_fpga_latency
Throughput,0.2813491140175725,catapult,FF,54,catapult_fpga_latency
Throughput,0.2813491140175725,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2813491140175725,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26039028858795293,catapult,CLB,56,catapult_fpga_latency
Throughput,0.26039028858795293,catapult,LUT,216,catapult_fpga_latency
Throughput,0.26039028858795293,catapult,FF,63,catapult_fpga_latency
Throughput,0.26039028858795293,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26039028858795293,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24991590329854005,catapult,CLB,118,catapult_fpga_latency
Throughput,0.24991590329854005,catapult,LUT,472,catapult_fpga_latency
Throughput,0.24991590329854005,catapult,FF,67,catapult_fpga_latency
Throughput,0.24991590329854005,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24991590329854005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2457867239775764,catapult,CLB,48,catapult_fpga_latency
Throughput,0.2457867239775764,catapult,LUT,216,catapult_fpga_latency
Throughput,0.2457867239775764,catapult,FF,89,catapult_fpga_latency
Throughput,0.2457867239775764,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2457867239775764,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3000204613954672,catapult,CLB,64,catapult_fpga_latency
Throughput,0.3000204613954672,catapult,LUT,236,catapult_fpga_latency
Throughput,0.3000204613954672,catapult,FF,91,catapult_fpga_latency
Throughput,0.3000204613954672,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3000204613954672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2380764187211868,catapult,CLB,158,catapult_fpga_latency
Throughput,0.2380764187211868,catapult,LUT,421,catapult_fpga_latency
Throughput,0.2380764187211868,catapult,FF,95,catapult_fpga_latency
Throughput,0.2380764187211868,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2380764187211868,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26403023674271175,catapult,CLB,43,catapult_fpga_latency
Throughput,0.26403023674271175,catapult,LUT,221,catapult_fpga_latency
Throughput,0.26403023674271175,catapult,FF,85,catapult_fpga_latency
Throughput,0.26403023674271175,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26403023674271175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20970788111576336,catapult,CLB,86,catapult_fpga_latency
Throughput,0.20970788111576336,catapult,LUT,308,catapult_fpga_latency
Throughput,0.20970788111576336,catapult,FF,87,catapult_fpga_latency
Throughput,0.20970788111576336,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20970788111576336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2724589254546931,catapult,CLB,103,catapult_fpga_latency
Throughput,0.2724589254546931,catapult,LUT,344,catapult_fpga_latency
Throughput,0.2724589254546931,catapult,FF,94,catapult_fpga_latency
Throughput,0.2724589254546931,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2724589254546931,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19814151187521525,catapult,CLB,41,catapult_fpga_latency
Throughput,0.19814151187521525,catapult,LUT,191,catapult_fpga_latency
Throughput,0.19814151187521525,catapult,FF,45,catapult_fpga_latency
Throughput,0.19814151187521525,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19814151187521525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3937655881952227,catapult,CLB,81,catapult_fpga_latency
Throughput,0.3937655881952227,catapult,LUT,313,catapult_fpga_latency
Throughput,0.3937655881952227,catapult,FF,47,catapult_fpga_latency
Throughput,0.3937655881952227,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3937655881952227,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.32061342325043657,catapult,CLB,136,catapult_fpga_latency
Throughput,0.32061342325043657,catapult,LUT,562,catapult_fpga_latency
Throughput,0.32061342325043657,catapult,FF,58,catapult_fpga_latency
Throughput,0.32061342325043657,catapult,DSP,1,catapult_fpga_latency
Throughput,0.32061342325043657,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17203957736069267,catapult,CLB,67,catapult_fpga_latency
Throughput,0.17203957736069267,catapult,LUT,334,catapult_fpga_latency
Throughput,0.17203957736069267,catapult,FF,136,catapult_fpga_latency
Throughput,0.17203957736069267,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17203957736069267,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1378861311509452,catapult,CLB,118,catapult_fpga_latency
Throughput,0.1378861311509452,catapult,LUT,436,catapult_fpga_latency
Throughput,0.1378861311509452,catapult,FF,138,catapult_fpga_latency
Throughput,0.1378861311509452,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1378861311509452,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1522912600807296,catapult,CLB,176,catapult_fpga_latency
Throughput,0.1522912600807296,catapult,LUT,655,catapult_fpga_latency
Throughput,0.1522912600807296,catapult,FF,142,catapult_fpga_latency
Throughput,0.1522912600807296,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1522912600807296,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29897886757568204,catapult,CLB,47,catapult_fpga_latency
Throughput,0.29897886757568204,catapult,LUT,216,catapult_fpga_latency
Throughput,0.29897886757568204,catapult,FF,45,catapult_fpga_latency
Throughput,0.29897886757568204,catapult,DSP,1,catapult_fpga_latency
Throughput,0.29897886757568204,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2540503888622277,catapult,CLB,92,catapult_fpga_latency
Throughput,0.2540503888622277,catapult,LUT,316,catapult_fpga_latency
Throughput,0.2540503888622277,catapult,FF,47,catapult_fpga_latency
Throughput,0.2540503888622277,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2540503888622277,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25614996863443634,catapult,CLB,143,catapult_fpga_latency
Throughput,0.25614996863443634,catapult,LUT,490,catapult_fpga_latency
Throughput,0.25614996863443634,catapult,FF,55,catapult_fpga_latency
Throughput,0.25614996863443634,catapult,DSP,1,catapult_fpga_latency
Throughput,0.25614996863443634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1723824373325197,catapult,CLB,75,catapult_fpga_latency
Throughput,0.1723824373325197,catapult,LUT,323,catapult_fpga_latency
Throughput,0.1723824373325197,catapult,FF,136,catapult_fpga_latency
Throughput,0.1723824373325197,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1723824373325197,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16102087233057585,catapult,CLB,123,catapult_fpga_latency
Throughput,0.16102087233057585,catapult,LUT,447,catapult_fpga_latency
Throughput,0.16102087233057585,catapult,FF,138,catapult_fpga_latency
Throughput,0.16102087233057585,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16102087233057585,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1323047258321934,catapult,CLB,171,catapult_fpga_latency
Throughput,0.1323047258321934,catapult,LUT,662,catapult_fpga_latency
Throughput,0.1323047258321934,catapult,FF,142,catapult_fpga_latency
Throughput,0.1323047258321934,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1323047258321934,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24890649155597175,catapult,CLB,45,catapult_fpga_latency
Throughput,0.24890649155597175,catapult,LUT,219,catapult_fpga_latency
Throughput,0.24890649155597175,catapult,FF,45,catapult_fpga_latency
Throughput,0.24890649155597175,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24890649155597175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22905220260033804,catapult,CLB,87,catapult_fpga_latency
Throughput,0.22905220260033804,catapult,LUT,357,catapult_fpga_latency
Throughput,0.22905220260033804,catapult,FF,47,catapult_fpga_latency
Throughput,0.22905220260033804,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22905220260033804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1894859908269832,catapult,CLB,151,catapult_fpga_latency
Throughput,0.1894859908269832,catapult,LUT,582,catapult_fpga_latency
Throughput,0.1894859908269832,catapult,FF,51,catapult_fpga_latency
Throughput,0.1894859908269832,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1894859908269832,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1698745204866973,catapult,CLB,66,catapult_fpga_latency
Throughput,0.1698745204866973,catapult,LUT,308,catapult_fpga_latency
Throughput,0.1698745204866973,catapult,FF,138,catapult_fpga_latency
Throughput,0.1698745204866973,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1698745204866973,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11945644450794218,catapult,CLB,103,catapult_fpga_latency
Throughput,0.11945644450794218,catapult,LUT,443,catapult_fpga_latency
Throughput,0.11945644450794218,catapult,FF,140,catapult_fpga_latency
Throughput,0.11945644450794218,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11945644450794218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1564436234283087,catapult,CLB,174,catapult_fpga_latency
Throughput,0.1564436234283087,catapult,LUT,682,catapult_fpga_latency
Throughput,0.1564436234283087,catapult,FF,144,catapult_fpga_latency
Throughput,0.1564436234283087,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1564436234283087,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1233353580887953,catapult,CLB,41,catapult_fpga_latency
Throughput,0.1233353580887953,catapult,LUT,136,catapult_fpga_latency
Throughput,0.1233353580887953,catapult,FF,59,catapult_fpga_latency
Throughput,0.1233353580887953,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1233353580887953,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11691987223931721,catapult,CLB,56,catapult_fpga_latency
Throughput,0.11691987223931721,catapult,LUT,186,catapult_fpga_latency
Throughput,0.11691987223931721,catapult,FF,61,catapult_fpga_latency
Throughput,0.11691987223931721,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11691987223931721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1419626564392983,catapult,CLB,88,catapult_fpga_latency
Throughput,0.1419626564392983,catapult,LUT,287,catapult_fpga_latency
Throughput,0.1419626564392983,catapult,FF,68,catapult_fpga_latency
Throughput,0.1419626564392983,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1419626564392983,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,CLB,30,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,LUT,141,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,FF,50,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11051815664114102,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1408404088033706,catapult,CLB,60,catapult_fpga_latency
Throughput,0.1408404088033706,catapult,LUT,184,catapult_fpga_latency
Throughput,0.1408404088033706,catapult,FF,52,catapult_fpga_latency
Throughput,0.1408404088033706,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1408404088033706,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09873994987762665,catapult,CLB,95,catapult_fpga_latency
Throughput,0.09873994987762665,catapult,LUT,304,catapult_fpga_latency
Throughput,0.09873994987762665,catapult,FF,59,catapult_fpga_latency
Throughput,0.09873994987762665,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09873994987762665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,CLB,28,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,LUT,135,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,FF,53,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1291008564292614,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10535161998659295,catapult,CLB,49,catapult_fpga_latency
Throughput,0.10535161998659295,catapult,LUT,199,catapult_fpga_latency
Throughput,0.10535161998659295,catapult,FF,55,catapult_fpga_latency
Throughput,0.10535161998659295,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10535161998659295,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1085053785573624,catapult,CLB,96,catapult_fpga_latency
Throughput,0.1085053785573624,catapult,LUT,317,catapult_fpga_latency
Throughput,0.1085053785573624,catapult,FF,62,catapult_fpga_latency
Throughput,0.1085053785573624,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1085053785573624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10677324629747753,catapult,CLB,34,catapult_fpga_latency
Throughput,0.10677324629747753,catapult,LUT,130,catapult_fpga_latency
Throughput,0.10677324629747753,catapult,FF,54,catapult_fpga_latency
Throughput,0.10677324629747753,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10677324629747753,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15334220060165346,catapult,CLB,49,catapult_fpga_latency
Throughput,0.15334220060165346,catapult,LUT,199,catapult_fpga_latency
Throughput,0.15334220060165346,catapult,FF,56,catapult_fpga_latency
Throughput,0.15334220060165346,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15334220060165346,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,CLB,93,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,LUT,317,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,FF,63,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10087756419419455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10431276973978346,catapult,CLB,30,catapult_fpga_latency
Throughput,0.10431276973978346,catapult,LUT,129,catapult_fpga_latency
Throughput,0.10431276973978346,catapult,FF,55,catapult_fpga_latency
Throughput,0.10431276973978346,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10431276973978346,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11049567475730729,catapult,CLB,55,catapult_fpga_latency
Throughput,0.11049567475730729,catapult,LUT,201,catapult_fpga_latency
Throughput,0.11049567475730729,catapult,FF,57,catapult_fpga_latency
Throughput,0.11049567475730729,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11049567475730729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,CLB,89,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,LUT,318,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,FF,64,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11241698427275149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10437875124184619,catapult,CLB,36,catapult_fpga_latency
Throughput,0.10437875124184619,catapult,LUT,178,catapult_fpga_latency
Throughput,0.10437875124184619,catapult,FF,50,catapult_fpga_latency
Throughput,0.10437875124184619,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10437875124184619,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12893335370480322,catapult,CLB,65,catapult_fpga_latency
Throughput,0.12893335370480322,catapult,LUT,206,catapult_fpga_latency
Throughput,0.12893335370480322,catapult,FF,52,catapult_fpga_latency
Throughput,0.12893335370480322,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12893335370480322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09196965994494144,catapult,CLB,101,catapult_fpga_latency
Throughput,0.09196965994494144,catapult,LUT,327,catapult_fpga_latency
Throughput,0.09196965994494144,catapult,FF,56,catapult_fpga_latency
Throughput,0.09196965994494144,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09196965994494144,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07719164446763624,catapult,CLB,33,catapult_fpga_latency
Throughput,0.07719164446763624,catapult,LUT,175,catapult_fpga_latency
Throughput,0.07719164446763624,catapult,FF,60,catapult_fpga_latency
Throughput,0.07719164446763624,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07719164446763624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13721631727047107,catapult,CLB,73,catapult_fpga_latency
Throughput,0.13721631727047107,catapult,LUT,274,catapult_fpga_latency
Throughput,0.13721631727047107,catapult,FF,62,catapult_fpga_latency
Throughput,0.13721631727047107,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13721631727047107,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12248974117795199,catapult,CLB,87,catapult_fpga_latency
Throughput,0.12248974117795199,catapult,LUT,377,catapult_fpga_latency
Throughput,0.12248974117795199,catapult,FF,66,catapult_fpga_latency
Throughput,0.12248974117795199,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12248974117795199,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08643742367035256,catapult,CLB,42,catapult_fpga_latency
Throughput,0.08643742367035256,catapult,LUT,169,catapult_fpga_latency
Throughput,0.08643742367035256,catapult,FF,63,catapult_fpga_latency
Throughput,0.08643742367035256,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08643742367035256,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1197187280316134,catapult,CLB,101,catapult_fpga_latency
Throughput,0.1197187280316134,catapult,LUT,287,catapult_fpga_latency
Throughput,0.1197187280316134,catapult,FF,65,catapult_fpga_latency
Throughput,0.1197187280316134,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1197187280316134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12467009176965456,catapult,CLB,98,catapult_fpga_latency
Throughput,0.12467009176965456,catapult,LUT,407,catapult_fpga_latency
Throughput,0.12467009176965456,catapult,FF,69,catapult_fpga_latency
Throughput,0.12467009176965456,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12467009176965456,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10460618699569357,catapult,CLB,39,catapult_fpga_latency
Throughput,0.10460618699569357,catapult,LUT,169,catapult_fpga_latency
Throughput,0.10460618699569357,catapult,FF,64,catapult_fpga_latency
Throughput,0.10460618699569357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10460618699569357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08577587279094963,catapult,CLB,99,catapult_fpga_latency
Throughput,0.08577587279094963,catapult,LUT,288,catapult_fpga_latency
Throughput,0.08577587279094963,catapult,FF,66,catapult_fpga_latency
Throughput,0.08577587279094963,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08577587279094963,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14154650312194966,catapult,CLB,99,catapult_fpga_latency
Throughput,0.14154650312194966,catapult,LUT,409,catapult_fpga_latency
Throughput,0.14154650312194966,catapult,FF,70,catapult_fpga_latency
Throughput,0.14154650312194966,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14154650312194966,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10245694835872678,catapult,CLB,39,catapult_fpga_latency
Throughput,0.10245694835872678,catapult,LUT,168,catapult_fpga_latency
Throughput,0.10245694835872678,catapult,FF,65,catapult_fpga_latency
Throughput,0.10245694835872678,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10245694835872678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13506101583982089,catapult,CLB,75,catapult_fpga_latency
Throughput,0.13506101583982089,catapult,LUT,289,catapult_fpga_latency
Throughput,0.13506101583982089,catapult,FF,67,catapult_fpga_latency
Throughput,0.13506101583982089,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13506101583982089,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14652231483572137,catapult,CLB,99,catapult_fpga_latency
Throughput,0.14652231483572137,catapult,LUT,412,catapult_fpga_latency
Throughput,0.14652231483572137,catapult,FF,71,catapult_fpga_latency
Throughput,0.14652231483572137,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14652231483572137,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10738188154103309,catapult,CLB,38,catapult_fpga_latency
Throughput,0.10738188154103309,catapult,LUT,154,catapult_fpga_latency
Throughput,0.10738188154103309,catapult,FF,86,catapult_fpga_latency
Throughput,0.10738188154103309,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10738188154103309,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11338679671981068,catapult,CLB,57,catapult_fpga_latency
Throughput,0.11338679671981068,catapult,LUT,209,catapult_fpga_latency
Throughput,0.11338679671981068,catapult,FF,88,catapult_fpga_latency
Throughput,0.11338679671981068,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11338679671981068,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07126723259500956,catapult,CLB,144,catapult_fpga_latency
Throughput,0.07126723259500956,catapult,LUT,321,catapult_fpga_latency
Throughput,0.07126723259500956,catapult,FF,92,catapult_fpga_latency
Throughput,0.07126723259500956,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07126723259500956,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08336503983681794,catapult,CLB,43,catapult_fpga_latency
Throughput,0.08336503983681794,catapult,LUT,169,catapult_fpga_latency
Throughput,0.08336503983681794,catapult,FF,83,catapult_fpga_latency
Throughput,0.08336503983681794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08336503983681794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11903961221655925,catapult,CLB,61,catapult_fpga_latency
Throughput,0.11903961221655925,catapult,LUT,224,catapult_fpga_latency
Throughput,0.11903961221655925,catapult,FF,85,catapult_fpga_latency
Throughput,0.11903961221655925,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11903961221655925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10311535194764793,catapult,CLB,128,catapult_fpga_latency
Throughput,0.10311535194764793,catapult,LUT,345,catapult_fpga_latency
Throughput,0.10311535194764793,catapult,FF,89,catapult_fpga_latency
Throughput,0.10311535194764793,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10311535194764793,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09639108872096062,catapult,CLB,45,catapult_fpga_latency
Throughput,0.09639108872096062,catapult,LUT,157,catapult_fpga_latency
Throughput,0.09639108872096062,catapult,FF,86,catapult_fpga_latency
Throughput,0.09639108872096062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09639108872096062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10249747394975452,catapult,CLB,58,catapult_fpga_latency
Throughput,0.10249747394975452,catapult,LUT,231,catapult_fpga_latency
Throughput,0.10249747394975452,catapult,FF,88,catapult_fpga_latency
Throughput,0.10249747394975452,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10249747394975452,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11104224024610514,catapult,CLB,116,catapult_fpga_latency
Throughput,0.11104224024610514,catapult,LUT,358,catapult_fpga_latency
Throughput,0.11104224024610514,catapult,FF,92,catapult_fpga_latency
Throughput,0.11104224024610514,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11104224024610514,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0789359808671812,catapult,CLB,49,catapult_fpga_latency
Throughput,0.0789359808671812,catapult,LUT,158,catapult_fpga_latency
Throughput,0.0789359808671812,catapult,FF,87,catapult_fpga_latency
Throughput,0.0789359808671812,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0789359808671812,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11285541697537327,catapult,CLB,50,catapult_fpga_latency
Throughput,0.11285541697537327,catapult,LUT,232,catapult_fpga_latency
Throughput,0.11285541697537327,catapult,FF,89,catapult_fpga_latency
Throughput,0.11285541697537327,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11285541697537327,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10071878971467776,catapult,CLB,121,catapult_fpga_latency
Throughput,0.10071878971467776,catapult,LUT,356,catapult_fpga_latency
Throughput,0.10071878971467776,catapult,FF,93,catapult_fpga_latency
Throughput,0.10071878971467776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10071878971467776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09812702975761053,catapult,CLB,46,catapult_fpga_latency
Throughput,0.09812702975761053,catapult,LUT,158,catapult_fpga_latency
Throughput,0.09812702975761053,catapult,FF,88,catapult_fpga_latency
Throughput,0.09812702975761053,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09812702975761053,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10076239853604327,catapult,CLB,60,catapult_fpga_latency
Throughput,0.10076239853604327,catapult,LUT,233,catapult_fpga_latency
Throughput,0.10076239853604327,catapult,FF,90,catapult_fpga_latency
Throughput,0.10076239853604327,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10076239853604327,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11386265271970625,catapult,CLB,120,catapult_fpga_latency
Throughput,0.11386265271970625,catapult,LUT,357,catapult_fpga_latency
Throughput,0.11386265271970625,catapult,FF,94,catapult_fpga_latency
Throughput,0.11386265271970625,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11386265271970625,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06827301230634701,catapult,CLB,60,catapult_fpga_latency
Throughput,0.06827301230634701,catapult,LUT,304,catapult_fpga_latency
Throughput,0.06827301230634701,catapult,FF,125,catapult_fpga_latency
Throughput,0.06827301230634701,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06827301230634701,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08766108052275107,catapult,CLB,103,catapult_fpga_latency
Throughput,0.08766108052275107,catapult,LUT,365,catapult_fpga_latency
Throughput,0.08766108052275107,catapult,FF,127,catapult_fpga_latency
Throughput,0.08766108052275107,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08766108052275107,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08894282381725167,catapult,CLB,116,catapult_fpga_latency
Throughput,0.08894282381725167,catapult,LUT,477,catapult_fpga_latency
Throughput,0.08894282381725167,catapult,FF,133,catapult_fpga_latency
Throughput,0.08894282381725167,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08894282381725167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06838238994811692,catapult,CLB,45,catapult_fpga_latency
Throughput,0.06838238994811692,catapult,LUT,218,catapult_fpga_latency
Throughput,0.06838238994811692,catapult,FF,39,catapult_fpga_latency
Throughput,0.06838238994811692,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06838238994811692,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08589765020106063,catapult,CLB,83,catapult_fpga_latency
Throughput,0.08589765020106063,catapult,LUT,281,catapult_fpga_latency
Throughput,0.08589765020106063,catapult,FF,41,catapult_fpga_latency
Throughput,0.08589765020106063,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08589765020106063,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08389246965252829,catapult,CLB,112,catapult_fpga_latency
Throughput,0.08389246965252829,catapult,LUT,415,catapult_fpga_latency
Throughput,0.08389246965252829,catapult,FF,49,catapult_fpga_latency
Throughput,0.08389246965252829,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08389246965252829,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08966289888221747,catapult,CLB,45,catapult_fpga_latency
Throughput,0.08966289888221747,catapult,LUT,225,catapult_fpga_latency
Throughput,0.08966289888221747,catapult,FF,42,catapult_fpga_latency
Throughput,0.08966289888221747,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08966289888221747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08594937444326294,catapult,CLB,91,catapult_fpga_latency
Throughput,0.08594937444326294,catapult,LUT,300,catapult_fpga_latency
Throughput,0.08594937444326294,catapult,FF,44,catapult_fpga_latency
Throughput,0.08594937444326294,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08594937444326294,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08284157195527814,catapult,CLB,121,catapult_fpga_latency
Throughput,0.08284157195527814,catapult,LUT,428,catapult_fpga_latency
Throughput,0.08284157195527814,catapult,FF,52,catapult_fpga_latency
Throughput,0.08284157195527814,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08284157195527814,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07328525332147089,catapult,CLB,44,catapult_fpga_latency
Throughput,0.07328525332147089,catapult,LUT,232,catapult_fpga_latency
Throughput,0.07328525332147089,catapult,FF,43,catapult_fpga_latency
Throughput,0.07328525332147089,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07328525332147089,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10078892531288662,catapult,CLB,79,catapult_fpga_latency
Throughput,0.10078892531288662,catapult,LUT,304,catapult_fpga_latency
Throughput,0.10078892531288662,catapult,FF,45,catapult_fpga_latency
Throughput,0.10078892531288662,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10078892531288662,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09345191758662293,catapult,CLB,114,catapult_fpga_latency
Throughput,0.09345191758662293,catapult,LUT,426,catapult_fpga_latency
Throughput,0.09345191758662293,catapult,FF,53,catapult_fpga_latency
Throughput,0.09345191758662293,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09345191758662293,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0816730628925871,catapult,CLB,41,catapult_fpga_latency
Throughput,0.0816730628925871,catapult,LUT,229,catapult_fpga_latency
Throughput,0.0816730628925871,catapult,FF,44,catapult_fpga_latency
Throughput,0.0816730628925871,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0816730628925871,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08906959327973482,catapult,CLB,76,catapult_fpga_latency
Throughput,0.08906959327973482,catapult,LUT,280,catapult_fpga_latency
Throughput,0.08906959327973482,catapult,FF,46,catapult_fpga_latency
Throughput,0.08906959327973482,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08906959327973482,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09131774612461184,catapult,CLB,117,catapult_fpga_latency
Throughput,0.09131774612461184,catapult,LUT,425,catapult_fpga_latency
Throughput,0.09131774612461184,catapult,FF,53,catapult_fpga_latency
Throughput,0.09131774612461184,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09131774612461184,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09159601942018804,catapult,CLB,60,catapult_fpga_latency
Throughput,0.09159601942018804,catapult,LUT,270,catapult_fpga_latency
Throughput,0.09159601942018804,catapult,FF,50,catapult_fpga_latency
Throughput,0.09159601942018804,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09159601942018804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1034119105288423,catapult,CLB,91,catapult_fpga_latency
Throughput,0.1034119105288423,catapult,LUT,313,catapult_fpga_latency
Throughput,0.1034119105288423,catapult,FF,52,catapult_fpga_latency
Throughput,0.1034119105288423,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1034119105288423,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07561192542214328,catapult,CLB,139,catapult_fpga_latency
Throughput,0.07561192542214328,catapult,LUT,463,catapult_fpga_latency
Throughput,0.07561192542214328,catapult,FF,56,catapult_fpga_latency
Throughput,0.07561192542214328,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07561192542214328,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09018021343311833,catapult,CLB,47,catapult_fpga_latency
Throughput,0.09018021343311833,catapult,LUT,230,catapult_fpga_latency
Throughput,0.09018021343311833,catapult,FF,39,catapult_fpga_latency
Throughput,0.09018021343311833,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09018021343311833,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07252289003716798,catapult,CLB,80,catapult_fpga_latency
Throughput,0.07252289003716798,catapult,LUT,306,catapult_fpga_latency
Throughput,0.07252289003716798,catapult,FF,41,catapult_fpga_latency
Throughput,0.07252289003716798,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07252289003716798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08996665745707984,catapult,CLB,116,catapult_fpga_latency
Throughput,0.08996665745707984,catapult,LUT,422,catapult_fpga_latency
Throughput,0.08996665745707984,catapult,FF,47,catapult_fpga_latency
Throughput,0.08996665745707984,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08996665745707984,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10501869647853407,catapult,CLB,50,catapult_fpga_latency
Throughput,0.10501869647853407,catapult,LUT,233,catapult_fpga_latency
Throughput,0.10501869647853407,catapult,FF,42,catapult_fpga_latency
Throughput,0.10501869647853407,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10501869647853407,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08659994083492042,catapult,CLB,79,catapult_fpga_latency
Throughput,0.08659994083492042,catapult,LUT,293,catapult_fpga_latency
Throughput,0.08659994083492042,catapult,FF,44,catapult_fpga_latency
Throughput,0.08659994083492042,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08659994083492042,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07071259128907145,catapult,CLB,124,catapult_fpga_latency
Throughput,0.07071259128907145,catapult,LUT,436,catapult_fpga_latency
Throughput,0.07071259128907145,catapult,FF,51,catapult_fpga_latency
Throughput,0.07071259128907145,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07071259128907145,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11486084551135876,catapult,CLB,47,catapult_fpga_latency
Throughput,0.11486084551135876,catapult,LUT,240,catapult_fpga_latency
Throughput,0.11486084551135876,catapult,FF,43,catapult_fpga_latency
Throughput,0.11486084551135876,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11486084551135876,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07912703885651934,catapult,CLB,96,catapult_fpga_latency
Throughput,0.07912703885651934,catapult,LUT,294,catapult_fpga_latency
Throughput,0.07912703885651934,catapult,FF,45,catapult_fpga_latency
Throughput,0.07912703885651934,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07912703885651934,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08731579205639343,catapult,CLB,124,catapult_fpga_latency
Throughput,0.08731579205639343,catapult,LUT,428,catapult_fpga_latency
Throughput,0.08731579205639343,catapult,FF,51,catapult_fpga_latency
Throughput,0.08731579205639343,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08731579205639343,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09348154146200831,catapult,CLB,57,catapult_fpga_latency
Throughput,0.09348154146200831,catapult,LUT,262,catapult_fpga_latency
Throughput,0.09348154146200831,catapult,FF,44,catapult_fpga_latency
Throughput,0.09348154146200831,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09348154146200831,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08115046033815884,catapult,CLB,76,catapult_fpga_latency
Throughput,0.08115046033815884,catapult,LUT,306,catapult_fpga_latency
Throughput,0.08115046033815884,catapult,FF,46,catapult_fpga_latency
Throughput,0.08115046033815884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08115046033815884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1054139775560992,catapult,CLB,111,catapult_fpga_latency
Throughput,0.1054139775560992,catapult,LUT,433,catapult_fpga_latency
Throughput,0.1054139775560992,catapult,FF,54,catapult_fpga_latency
Throughput,0.1054139775560992,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1054139775560992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,CLB,32,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,LUT,165,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,FF,59,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2105448437357224,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1684511255904212,catapult,CLB,83,catapult_fpga_latency
Throughput,0.1684511255904212,catapult,LUT,259,catapult_fpga_latency
Throughput,0.1684511255904212,catapult,FF,61,catapult_fpga_latency
Throughput,0.1684511255904212,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1684511255904212,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1471349442255567,catapult,CLB,158,catapult_fpga_latency
Throughput,0.1471349442255567,catapult,LUT,354,catapult_fpga_latency
Throughput,0.1471349442255567,catapult,FF,65,catapult_fpga_latency
Throughput,0.1471349442255567,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1471349442255567,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,CLB,33,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,LUT,169,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,FF,51,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15410828017625056,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18709161408612762,catapult,CLB,81,catapult_fpga_latency
Throughput,0.18709161408612762,catapult,LUT,259,catapult_fpga_latency
Throughput,0.18709161408612762,catapult,FF,53,catapult_fpga_latency
Throughput,0.18709161408612762,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18709161408612762,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09989671678451649,catapult,CLB,117,catapult_fpga_latency
Throughput,0.09989671678451649,catapult,LUT,403,catapult_fpga_latency
Throughput,0.09989671678451649,catapult,FF,59,catapult_fpga_latency
Throughput,0.09989671678451649,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09989671678451649,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14158037107082616,catapult,CLB,36,catapult_fpga_latency
Throughput,0.14158037107082616,catapult,LUT,158,catapult_fpga_latency
Throughput,0.14158037107082616,catapult,FF,54,catapult_fpga_latency
Throughput,0.14158037107082616,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14158037107082616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21026249169463157,catapult,CLB,76,catapult_fpga_latency
Throughput,0.21026249169463157,catapult,LUT,271,catapult_fpga_latency
Throughput,0.21026249169463157,catapult,FF,56,catapult_fpga_latency
Throughput,0.21026249169463157,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21026249169463157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16544463742642265,catapult,CLB,123,catapult_fpga_latency
Throughput,0.16544463742642265,catapult,LUT,429,catapult_fpga_latency
Throughput,0.16544463742642265,catapult,FF,62,catapult_fpga_latency
Throughput,0.16544463742642265,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16544463742642265,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19851077218705274,catapult,CLB,37,catapult_fpga_latency
Throughput,0.19851077218705274,catapult,LUT,157,catapult_fpga_latency
Throughput,0.19851077218705274,catapult,FF,55,catapult_fpga_latency
Throughput,0.19851077218705274,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19851077218705274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16630401304887807,catapult,CLB,77,catapult_fpga_latency
Throughput,0.16630401304887807,catapult,LUT,271,catapult_fpga_latency
Throughput,0.16630401304887807,catapult,FF,57,catapult_fpga_latency
Throughput,0.16630401304887807,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16630401304887807,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17749564647553107,catapult,CLB,122,catapult_fpga_latency
Throughput,0.17749564647553107,catapult,LUT,429,catapult_fpga_latency
Throughput,0.17749564647553107,catapult,FF,63,catapult_fpga_latency
Throughput,0.17749564647553107,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17749564647553107,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1957703042681646,catapult,CLB,38,catapult_fpga_latency
Throughput,0.1957703042681646,catapult,LUT,178,catapult_fpga_latency
Throughput,0.1957703042681646,catapult,FF,48,catapult_fpga_latency
Throughput,0.1957703042681646,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1957703042681646,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17659464077647957,catapult,CLB,72,catapult_fpga_latency
Throughput,0.17659464077647957,catapult,LUT,238,catapult_fpga_latency
Throughput,0.17659464077647957,catapult,FF,50,catapult_fpga_latency
Throughput,0.17659464077647957,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17659464077647957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1555686578936315,catapult,CLB,120,catapult_fpga_latency
Throughput,0.1555686578936315,catapult,LUT,414,catapult_fpga_latency
Throughput,0.1555686578936315,catapult,FF,58,catapult_fpga_latency
Throughput,0.1555686578936315,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1555686578936315,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14679351583681846,catapult,CLB,37,catapult_fpga_latency
Throughput,0.14679351583681846,catapult,LUT,164,catapult_fpga_latency
Throughput,0.14679351583681846,catapult,FF,63,catapult_fpga_latency
Throughput,0.14679351583681846,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14679351583681846,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1771710810022639,catapult,CLB,66,catapult_fpga_latency
Throughput,0.1771710810022639,catapult,LUT,203,catapult_fpga_latency
Throughput,0.1771710810022639,catapult,FF,65,catapult_fpga_latency
Throughput,0.1771710810022639,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1771710810022639,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13215638382072828,catapult,CLB,97,catapult_fpga_latency
Throughput,0.13215638382072828,catapult,LUT,328,catapult_fpga_latency
Throughput,0.13215638382072828,catapult,FF,69,catapult_fpga_latency
Throughput,0.13215638382072828,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13215638382072828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.163914917667176,catapult,CLB,33,catapult_fpga_latency
Throughput,0.163914917667176,catapult,LUT,155,catapult_fpga_latency
Throughput,0.163914917667176,catapult,FF,66,catapult_fpga_latency
Throughput,0.163914917667176,catapult,DSP,1,catapult_fpga_latency
Throughput,0.163914917667176,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20477863225075063,catapult,CLB,63,catapult_fpga_latency
Throughput,0.20477863225075063,catapult,LUT,219,catapult_fpga_latency
Throughput,0.20477863225075063,catapult,FF,68,catapult_fpga_latency
Throughput,0.20477863225075063,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20477863225075063,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16275715834464904,catapult,CLB,106,catapult_fpga_latency
Throughput,0.16275715834464904,catapult,LUT,345,catapult_fpga_latency
Throughput,0.16275715834464904,catapult,FF,72,catapult_fpga_latency
Throughput,0.16275715834464904,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16275715834464904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14673708090055482,catapult,CLB,34,catapult_fpga_latency
Throughput,0.14673708090055482,catapult,LUT,155,catapult_fpga_latency
Throughput,0.14673708090055482,catapult,FF,67,catapult_fpga_latency
Throughput,0.14673708090055482,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14673708090055482,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20447405592283638,catapult,CLB,56,catapult_fpga_latency
Throughput,0.20447405592283638,catapult,LUT,219,catapult_fpga_latency
Throughput,0.20447405592283638,catapult,FF,69,catapult_fpga_latency
Throughput,0.20447405592283638,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20447405592283638,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1391761135933171,catapult,CLB,114,catapult_fpga_latency
Throughput,0.1391761135933171,catapult,LUT,344,catapult_fpga_latency
Throughput,0.1391761135933171,catapult,FF,73,catapult_fpga_latency
Throughput,0.1391761135933171,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1391761135933171,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15256759049394064,catapult,CLB,37,catapult_fpga_latency
Throughput,0.15256759049394064,catapult,LUT,165,catapult_fpga_latency
Throughput,0.15256759049394064,catapult,FF,92,catapult_fpga_latency
Throughput,0.15256759049394064,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15256759049394064,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1628206528880232,catapult,CLB,64,catapult_fpga_latency
Throughput,0.1628206528880232,catapult,LUT,263,catapult_fpga_latency
Throughput,0.1628206528880232,catapult,FF,94,catapult_fpga_latency
Throughput,0.1628206528880232,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1628206528880232,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1656618996350634,catapult,CLB,130,catapult_fpga_latency
Throughput,0.1656618996350634,catapult,LUT,337,catapult_fpga_latency
Throughput,0.1656618996350634,catapult,FF,98,catapult_fpga_latency
Throughput,0.1656618996350634,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1656618996350634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11525633065565984,catapult,CLB,39,catapult_fpga_latency
Throughput,0.11525633065565984,catapult,LUT,174,catapult_fpga_latency
Throughput,0.11525633065565984,catapult,FF,90,catapult_fpga_latency
Throughput,0.11525633065565984,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11525633065565984,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18201571851341938,catapult,CLB,85,catapult_fpga_latency
Throughput,0.18201571851341938,catapult,LUT,273,catapult_fpga_latency
Throughput,0.18201571851341938,catapult,FF,92,catapult_fpga_latency
Throughput,0.18201571851341938,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18201571851341938,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15494183096311068,catapult,CLB,125,catapult_fpga_latency
Throughput,0.15494183096311068,catapult,LUT,353,catapult_fpga_latency
Throughput,0.15494183096311068,catapult,FF,96,catapult_fpga_latency
Throughput,0.15494183096311068,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15494183096311068,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1299233984634999,catapult,CLB,41,catapult_fpga_latency
Throughput,0.1299233984634999,catapult,LUT,166,catapult_fpga_latency
Throughput,0.1299233984634999,catapult,FF,93,catapult_fpga_latency
Throughput,0.1299233984634999,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1299233984634999,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1738157368944238,catapult,CLB,61,catapult_fpga_latency
Throughput,0.1738157368944238,catapult,LUT,300,catapult_fpga_latency
Throughput,0.1738157368944238,catapult,FF,95,catapult_fpga_latency
Throughput,0.1738157368944238,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1738157368944238,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10902437250749841,catapult,CLB,105,catapult_fpga_latency
Throughput,0.10902437250749841,catapult,LUT,358,catapult_fpga_latency
Throughput,0.10902437250749841,catapult,FF,99,catapult_fpga_latency
Throughput,0.10902437250749841,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10902437250749841,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11830487568701119,catapult,CLB,39,catapult_fpga_latency
Throughput,0.11830487568701119,catapult,LUT,162,catapult_fpga_latency
Throughput,0.11830487568701119,catapult,FF,94,catapult_fpga_latency
Throughput,0.11830487568701119,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11830487568701119,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13974488453369296,catapult,CLB,106,catapult_fpga_latency
Throughput,0.13974488453369296,catapult,LUT,299,catapult_fpga_latency
Throughput,0.13974488453369296,catapult,FF,96,catapult_fpga_latency
Throughput,0.13974488453369296,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13974488453369296,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1783694888287189,catapult,CLB,131,catapult_fpga_latency
Throughput,0.1783694888287189,catapult,LUT,364,catapult_fpga_latency
Throughput,0.1783694888287189,catapult,FF,100,catapult_fpga_latency
Throughput,0.1783694888287189,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1783694888287189,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12600022125638852,catapult,CLB,52,catapult_fpga_latency
Throughput,0.12600022125638852,catapult,LUT,232,catapult_fpga_latency
Throughput,0.12600022125638852,catapult,FF,48,catapult_fpga_latency
Throughput,0.12600022125638852,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12600022125638852,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18592838224644248,catapult,CLB,75,catapult_fpga_latency
Throughput,0.18592838224644248,catapult,LUT,295,catapult_fpga_latency
Throughput,0.18592838224644248,catapult,FF,50,catapult_fpga_latency
Throughput,0.18592838224644248,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18592838224644248,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1897197327304293,catapult,CLB,131,catapult_fpga_latency
Throughput,0.1897197327304293,catapult,LUT,503,catapult_fpga_latency
Throughput,0.1897197327304293,catapult,FF,54,catapult_fpga_latency
Throughput,0.1897197327304293,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1897197327304293,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09063137166865134,catapult,CLB,70,catapult_fpga_latency
Throughput,0.09063137166865134,catapult,LUT,355,catapult_fpga_latency
Throughput,0.09063137166865134,catapult,FF,145,catapult_fpga_latency
Throughput,0.09063137166865134,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09063137166865134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11695445454372148,catapult,CLB,90,catapult_fpga_latency
Throughput,0.11695445454372148,catapult,LUT,388,catapult_fpga_latency
Throughput,0.11695445454372148,catapult,FF,147,catapult_fpga_latency
Throughput,0.11695445454372148,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11695445454372148,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0949382350830197,catapult,CLB,158,catapult_fpga_latency
Throughput,0.0949382350830197,catapult,LUT,576,catapult_fpga_latency
Throughput,0.0949382350830197,catapult,FF,151,catapult_fpga_latency
Throughput,0.0949382350830197,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0949382350830197,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.095978611358416,catapult,CLB,67,catapult_fpga_latency
Throughput,0.095978611358416,catapult,LUT,330,catapult_fpga_latency
Throughput,0.095978611358416,catapult,FF,148,catapult_fpga_latency
Throughput,0.095978611358416,catapult,DSP,1,catapult_fpga_latency
Throughput,0.095978611358416,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07916370198602729,catapult,CLB,100,catapult_fpga_latency
Throughput,0.07916370198602729,catapult,LUT,381,catapult_fpga_latency
Throughput,0.07916370198602729,catapult,FF,150,catapult_fpga_latency
Throughput,0.07916370198602729,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07916370198602729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09121966900395784,catapult,CLB,153,catapult_fpga_latency
Throughput,0.09121966900395784,catapult,LUT,579,catapult_fpga_latency
Throughput,0.09121966900395784,catapult,FF,158,catapult_fpga_latency
Throughput,0.09121966900395784,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09121966900395784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10981251708957297,catapult,CLB,63,catapult_fpga_latency
Throughput,0.10981251708957297,catapult,LUT,321,catapult_fpga_latency
Throughput,0.10981251708957297,catapult,FF,149,catapult_fpga_latency
Throughput,0.10981251708957297,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10981251708957297,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09388341126125885,catapult,CLB,106,catapult_fpga_latency
Throughput,0.09388341126125885,catapult,LUT,395,catapult_fpga_latency
Throughput,0.09388341126125885,catapult,FF,151,catapult_fpga_latency
Throughput,0.09388341126125885,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09388341126125885,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0996707476522057,catapult,CLB,169,catapult_fpga_latency
Throughput,0.0996707476522057,catapult,LUT,578,catapult_fpga_latency
Throughput,0.0996707476522057,catapult,FF,158,catapult_fpga_latency
Throughput,0.0996707476522057,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0996707476522057,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15737478711125674,catapult,CLB,51,catapult_fpga_latency
Throughput,0.15737478711125674,catapult,LUT,230,catapult_fpga_latency
Throughput,0.15737478711125674,catapult,FF,48,catapult_fpga_latency
Throughput,0.15737478711125674,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15737478711125674,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15030691168296545,catapult,CLB,93,catapult_fpga_latency
Throughput,0.15030691168296545,catapult,LUT,324,catapult_fpga_latency
Throughput,0.15030691168296545,catapult,FF,50,catapult_fpga_latency
Throughput,0.15030691168296545,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15030691168296545,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1426993581382871,catapult,CLB,125,catapult_fpga_latency
Throughput,0.1426993581382871,catapult,LUT,514,catapult_fpga_latency
Throughput,0.1426993581382871,catapult,FF,58,catapult_fpga_latency
Throughput,0.1426993581382871,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1426993581382871,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09337470081578675,catapult,CLB,58,catapult_fpga_latency
Throughput,0.09337470081578675,catapult,LUT,298,catapult_fpga_latency
Throughput,0.09337470081578675,catapult,FF,145,catapult_fpga_latency
Throughput,0.09337470081578675,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09337470081578675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11826038500614422,catapult,CLB,113,catapult_fpga_latency
Throughput,0.11826038500614422,catapult,LUT,433,catapult_fpga_latency
Throughput,0.11826038500614422,catapult,FF,147,catapult_fpga_latency
Throughput,0.11826038500614422,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11826038500614422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1137081548304816,catapult,CLB,128,catapult_fpga_latency
Throughput,0.1137081548304816,catapult,LUT,560,catapult_fpga_latency
Throughput,0.1137081548304816,catapult,FF,153,catapult_fpga_latency
Throughput,0.1137081548304816,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1137081548304816,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10353764312914365,catapult,CLB,71,catapult_fpga_latency
Throughput,0.10353764312914365,catapult,LUT,324,catapult_fpga_latency
Throughput,0.10353764312914365,catapult,FF,148,catapult_fpga_latency
Throughput,0.10353764312914365,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10353764312914365,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07558444729061879,catapult,CLB,112,catapult_fpga_latency
Throughput,0.07558444729061879,catapult,LUT,387,catapult_fpga_latency
Throughput,0.07558444729061879,catapult,FF,150,catapult_fpga_latency
Throughput,0.07558444729061879,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07558444729061879,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08612524091383014,catapult,CLB,174,catapult_fpga_latency
Throughput,0.08612524091383014,catapult,LUT,585,catapult_fpga_latency
Throughput,0.08612524091383014,catapult,FF,154,catapult_fpga_latency
Throughput,0.08612524091383014,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08612524091383014,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11357413017548794,catapult,CLB,59,catapult_fpga_latency
Throughput,0.11357413017548794,catapult,LUT,318,catapult_fpga_latency
Throughput,0.11357413017548794,catapult,FF,149,catapult_fpga_latency
Throughput,0.11357413017548794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11357413017548794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08883742635488402,catapult,CLB,124,catapult_fpga_latency
Throughput,0.08883742635488402,catapult,LUT,436,catapult_fpga_latency
Throughput,0.08883742635488402,catapult,FF,151,catapult_fpga_latency
Throughput,0.08883742635488402,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08883742635488402,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10276002113157075,catapult,CLB,177,catapult_fpga_latency
Throughput,0.10276002113157075,catapult,LUT,590,catapult_fpga_latency
Throughput,0.10276002113157075,catapult,FF,155,catapult_fpga_latency
Throughput,0.10276002113157075,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10276002113157075,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2631038892016902,catapult,CLB,34,catapult_fpga_latency
Throughput,0.2631038892016902,catapult,LUT,144,catapult_fpga_latency
Throughput,0.2631038892016902,catapult,FF,47,catapult_fpga_latency
Throughput,0.2631038892016902,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2631038892016902,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29945544028184745,catapult,CLB,80,catapult_fpga_latency
Throughput,0.29945544028184745,catapult,LUT,222,catapult_fpga_latency
Throughput,0.29945544028184745,catapult,FF,49,catapult_fpga_latency
Throughput,0.29945544028184745,catapult,DSP,1,catapult_fpga_latency
Throughput,0.29945544028184745,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2428017181620784,catapult,CLB,110,catapult_fpga_latency
Throughput,0.2428017181620784,catapult,LUT,413,catapult_fpga_latency
Throughput,0.2428017181620784,catapult,FF,60,catapult_fpga_latency
Throughput,0.2428017181620784,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2428017181620784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23149750410965944,catapult,CLB,41,catapult_fpga_latency
Throughput,0.23149750410965944,catapult,LUT,183,catapult_fpga_latency
Throughput,0.23149750410965944,catapult,FF,38,catapult_fpga_latency
Throughput,0.23149750410965944,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23149750410965944,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2671623775528033,catapult,CLB,76,catapult_fpga_latency
Throughput,0.2671623775528033,catapult,LUT,207,catapult_fpga_latency
Throughput,0.2671623775528033,catapult,FF,40,catapult_fpga_latency
Throughput,0.2671623775528033,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2671623775528033,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17733555806702114,catapult,CLB,96,catapult_fpga_latency
Throughput,0.17733555806702114,catapult,LUT,333,catapult_fpga_latency
Throughput,0.17733555806702114,catapult,FF,44,catapult_fpga_latency
Throughput,0.17733555806702114,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17733555806702114,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24172076175880858,catapult,CLB,47,catapult_fpga_latency
Throughput,0.24172076175880858,catapult,LUT,168,catapult_fpga_latency
Throughput,0.24172076175880858,catapult,FF,41,catapult_fpga_latency
Throughput,0.24172076175880858,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24172076175880858,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20485938758924957,catapult,CLB,62,catapult_fpga_latency
Throughput,0.20485938758924957,catapult,LUT,223,catapult_fpga_latency
Throughput,0.20485938758924957,catapult,FF,43,catapult_fpga_latency
Throughput,0.20485938758924957,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20485938758924957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09444795266117496,catapult,CLB,112,catapult_fpga_latency
Throughput,0.09444795266117496,catapult,LUT,356,catapult_fpga_latency
Throughput,0.09444795266117496,catapult,FF,47,catapult_fpga_latency
Throughput,0.09444795266117496,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09444795266117496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1918828562837702,catapult,CLB,36,catapult_fpga_latency
Throughput,0.1918828562837702,catapult,LUT,155,catapult_fpga_latency
Throughput,0.1918828562837702,catapult,FF,75,catapult_fpga_latency
Throughput,0.1918828562837702,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1918828562837702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2433177050371388,catapult,CLB,58,catapult_fpga_latency
Throughput,0.2433177050371388,catapult,LUT,227,catapult_fpga_latency
Throughput,0.2433177050371388,catapult,FF,77,catapult_fpga_latency
Throughput,0.2433177050371388,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2433177050371388,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1541839114947344,catapult,CLB,114,catapult_fpga_latency
Throughput,0.1541839114947344,catapult,LUT,327,catapult_fpga_latency
Throughput,0.1541839114947344,catapult,FF,81,catapult_fpga_latency
Throughput,0.1541839114947344,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1541839114947344,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19500772425595778,catapult,CLB,32,catapult_fpga_latency
Throughput,0.19500772425595778,catapult,LUT,160,catapult_fpga_latency
Throughput,0.19500772425595778,catapult,FF,70,catapult_fpga_latency
Throughput,0.19500772425595778,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19500772425595778,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24324165231135514,catapult,CLB,53,catapult_fpga_latency
Throughput,0.24324165231135514,catapult,LUT,215,catapult_fpga_latency
Throughput,0.24324165231135514,catapult,FF,72,catapult_fpga_latency
Throughput,0.24324165231135514,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24324165231135514,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1312724090206724,catapult,CLB,152,catapult_fpga_latency
Throughput,0.1312724090206724,catapult,LUT,344,catapult_fpga_latency
Throughput,0.1312724090206724,catapult,FF,76,catapult_fpga_latency
Throughput,0.1312724090206724,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1312724090206724,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23563320769370696,catapult,CLB,44,catapult_fpga_latency
Throughput,0.23563320769370696,catapult,LUT,150,catapult_fpga_latency
Throughput,0.23563320769370696,catapult,FF,73,catapult_fpga_latency
Throughput,0.23563320769370696,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23563320769370696,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29248617637208923,catapult,CLB,65,catapult_fpga_latency
Throughput,0.29248617637208923,catapult,LUT,239,catapult_fpga_latency
Throughput,0.29248617637208923,catapult,FF,75,catapult_fpga_latency
Throughput,0.29248617637208923,catapult,DSP,1,catapult_fpga_latency
Throughput,0.29248617637208923,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23600691405855426,catapult,CLB,104,catapult_fpga_latency
Throughput,0.23600691405855426,catapult,LUT,353,catapult_fpga_latency
Throughput,0.23600691405855426,catapult,FF,79,catapult_fpga_latency
Throughput,0.23600691405855426,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23600691405855426,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18044932603981217,catapult,CLB,42,catapult_fpga_latency
Throughput,0.18044932603981217,catapult,LUT,194,catapult_fpga_latency
Throughput,0.18044932603981217,catapult,FF,106,catapult_fpga_latency
Throughput,0.18044932603981217,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18044932603981217,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17450715688751828,catapult,CLB,73,catapult_fpga_latency
Throughput,0.17450715688751828,catapult,LUT,259,catapult_fpga_latency
Throughput,0.17450715688751828,catapult,FF,108,catapult_fpga_latency
Throughput,0.17450715688751828,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17450715688751828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17956093759539174,catapult,CLB,134,catapult_fpga_latency
Throughput,0.17956093759539174,catapult,LUT,412,catapult_fpga_latency
Throughput,0.17956093759539174,catapult,FF,115,catapult_fpga_latency
Throughput,0.17956093759539174,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17956093759539174,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13654356354123,catapult,CLB,53,catapult_fpga_latency
Throughput,0.13654356354123,catapult,LUT,259,catapult_fpga_latency
Throughput,0.13654356354123,catapult,FF,105,catapult_fpga_latency
Throughput,0.13654356354123,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13654356354123,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16238031353040458,catapult,CLB,87,catapult_fpga_latency
Throughput,0.16238031353040458,catapult,LUT,334,catapult_fpga_latency
Throughput,0.16238031353040458,catapult,FF,107,catapult_fpga_latency
Throughput,0.16238031353040458,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16238031353040458,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16600656921195686,catapult,CLB,139,catapult_fpga_latency
Throughput,0.16600656921195686,catapult,LUT,486,catapult_fpga_latency
Throughput,0.16600656921195686,catapult,FF,111,catapult_fpga_latency
Throughput,0.16600656921195686,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16600656921195686,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1732913644754089,catapult,CLB,57,catapult_fpga_latency
Throughput,0.1732913644754089,catapult,LUT,253,catapult_fpga_latency
Throughput,0.1732913644754089,catapult,FF,108,catapult_fpga_latency
Throughput,0.1732913644754089,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1732913644754089,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12906674803034462,catapult,CLB,101,catapult_fpga_latency
Throughput,0.12906674803034462,catapult,LUT,374,catapult_fpga_latency
Throughput,0.12906674803034462,catapult,FF,110,catapult_fpga_latency
Throughput,0.12906674803034462,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12906674803034462,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14035743705635648,catapult,CLB,124,catapult_fpga_latency
Throughput,0.14035743705635648,catapult,LUT,508,catapult_fpga_latency
Throughput,0.14035743705635648,catapult,FF,117,catapult_fpga_latency
Throughput,0.14035743705635648,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14035743705635648,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25432699228321043,catapult,CLB,42,catapult_fpga_latency
Throughput,0.25432699228321043,catapult,LUT,175,catapult_fpga_latency
Throughput,0.25432699228321043,catapult,FF,55,catapult_fpga_latency
Throughput,0.25432699228321043,catapult,DSP,1,catapult_fpga_latency
Throughput,0.25432699228321043,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2486163258385456,catapult,CLB,88,catapult_fpga_latency
Throughput,0.2486163258385456,catapult,LUT,314,catapult_fpga_latency
Throughput,0.2486163258385456,catapult,FF,57,catapult_fpga_latency
Throughput,0.2486163258385456,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2486163258385456,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17118969821481672,catapult,CLB,148,catapult_fpga_latency
Throughput,0.17118969821481672,catapult,LUT,566,catapult_fpga_latency
Throughput,0.17118969821481672,catapult,FF,68,catapult_fpga_latency
Throughput,0.17118969821481672,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17118969821481672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12365783333421955,catapult,CLB,63,catapult_fpga_latency
Throughput,0.12365783333421955,catapult,LUT,321,catapult_fpga_latency
Throughput,0.12365783333421955,catapult,FF,46,catapult_fpga_latency
Throughput,0.12365783333421955,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12365783333421955,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1576892843035298,catapult,CLB,132,catapult_fpga_latency
Throughput,0.1576892843035298,catapult,LUT,463,catapult_fpga_latency
Throughput,0.1576892843035298,catapult,FF,48,catapult_fpga_latency
Throughput,0.1576892843035298,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1576892843035298,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1375990506766296,catapult,CLB,205,catapult_fpga_latency
Throughput,0.1375990506766296,catapult,LUT,744,catapult_fpga_latency
Throughput,0.1375990506766296,catapult,FF,54,catapult_fpga_latency
Throughput,0.1375990506766296,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1375990506766296,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1594639968566457,catapult,CLB,69,catapult_fpga_latency
Throughput,0.1594639968566457,catapult,LUT,348,catapult_fpga_latency
Throughput,0.1594639968566457,catapult,FF,49,catapult_fpga_latency
Throughput,0.1594639968566457,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1594639968566457,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11323550993120717,catapult,CLB,118,catapult_fpga_latency
Throughput,0.11323550993120717,catapult,LUT,454,catapult_fpga_latency
Throughput,0.11323550993120717,catapult,FF,51,catapult_fpga_latency
Throughput,0.11323550993120717,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11323550993120717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11622005430498257,catapult,CLB,180,catapult_fpga_latency
Throughput,0.11622005430498257,catapult,LUT,722,catapult_fpga_latency
Throughput,0.11622005430498257,catapult,FF,59,catapult_fpga_latency
Throughput,0.11622005430498257,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11622005430498257,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17585413673116354,catapult,CLB,40,catapult_fpga_latency
Throughput,0.17585413673116354,catapult,LUT,183,catapult_fpga_latency
Throughput,0.17585413673116354,catapult,FF,55,catapult_fpga_latency
Throughput,0.17585413673116354,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17585413673116354,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23977635579742063,catapult,CLB,82,catapult_fpga_latency
Throughput,0.23977635579742063,catapult,LUT,301,catapult_fpga_latency
Throughput,0.23977635579742063,catapult,FF,57,catapult_fpga_latency
Throughput,0.23977635579742063,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23977635579742063,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2543321022811809,catapult,CLB,135,catapult_fpga_latency
Throughput,0.2543321022811809,catapult,LUT,508,catapult_fpga_latency
Throughput,0.2543321022811809,catapult,FF,63,catapult_fpga_latency
Throughput,0.2543321022811809,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2543321022811809,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1373375279876715,catapult,CLB,69,catapult_fpga_latency
Throughput,0.1373375279876715,catapult,LUT,333,catapult_fpga_latency
Throughput,0.1373375279876715,catapult,FF,46,catapult_fpga_latency
Throughput,0.1373375279876715,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1373375279876715,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12390104420083022,catapult,CLB,134,catapult_fpga_latency
Throughput,0.12390104420083022,catapult,LUT,600,catapult_fpga_latency
Throughput,0.12390104420083022,catapult,FF,48,catapult_fpga_latency
Throughput,0.12390104420083022,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12390104420083022,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1413738684258854,catapult,CLB,189,catapult_fpga_latency
Throughput,0.1413738684258854,catapult,LUT,718,catapult_fpga_latency
Throughput,0.1413738684258854,catapult,FF,52,catapult_fpga_latency
Throughput,0.1413738684258854,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1413738684258854,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1397396120017881,catapult,CLB,64,catapult_fpga_latency
Throughput,0.1397396120017881,catapult,LUT,332,catapult_fpga_latency
Throughput,0.1397396120017881,catapult,FF,49,catapult_fpga_latency
Throughput,0.1397396120017881,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1397396120017881,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15047792541501434,catapult,CLB,118,catapult_fpga_latency
Throughput,0.15047792541501434,catapult,LUT,477,catapult_fpga_latency
Throughput,0.15047792541501434,catapult,FF,51,catapult_fpga_latency
Throughput,0.15047792541501434,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15047792541501434,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12556226783536678,catapult,CLB,174,catapult_fpga_latency
Throughput,0.12556226783536678,catapult,LUT,706,catapult_fpga_latency
Throughput,0.12556226783536678,catapult,FF,55,catapult_fpga_latency
Throughput,0.12556226783536678,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12556226783536678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,CLB,37,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,LUT,156,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,FF,45,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,DSP,1,catapult_fpga_latency
Throughput,0.31165366551458695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.34001173040469895,catapult,CLB,71,catapult_fpga_latency
Throughput,0.34001173040469895,catapult,LUT,202,catapult_fpga_latency
Throughput,0.34001173040469895,catapult,FF,47,catapult_fpga_latency
Throughput,0.34001173040469895,catapult,DSP,1,catapult_fpga_latency
Throughput,0.34001173040469895,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2813491140175725,catapult,CLB,102,catapult_fpga_latency
Throughput,0.2813491140175725,catapult,LUT,411,catapult_fpga_latency
Throughput,0.2813491140175725,catapult,FF,54,catapult_fpga_latency
Throughput,0.2813491140175725,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2813491140175725,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23025409921372827,catapult,CLB,42,catapult_fpga_latency
Throughput,0.23025409921372827,catapult,LUT,199,catapult_fpga_latency
Throughput,0.23025409921372827,catapult,FF,61,catapult_fpga_latency
Throughput,0.23025409921372827,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23025409921372827,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26039028858795293,catapult,CLB,56,catapult_fpga_latency
Throughput,0.26039028858795293,catapult,LUT,216,catapult_fpga_latency
Throughput,0.26039028858795293,catapult,FF,63,catapult_fpga_latency
Throughput,0.26039028858795293,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26039028858795293,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24991590329854005,catapult,CLB,118,catapult_fpga_latency
Throughput,0.24991590329854005,catapult,LUT,472,catapult_fpga_latency
Throughput,0.24991590329854005,catapult,FF,67,catapult_fpga_latency
Throughput,0.24991590329854005,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24991590329854005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2457867239775764,catapult,CLB,48,catapult_fpga_latency
Throughput,0.2457867239775764,catapult,LUT,216,catapult_fpga_latency
Throughput,0.2457867239775764,catapult,FF,89,catapult_fpga_latency
Throughput,0.2457867239775764,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2457867239775764,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3000204613954672,catapult,CLB,64,catapult_fpga_latency
Throughput,0.3000204613954672,catapult,LUT,236,catapult_fpga_latency
Throughput,0.3000204613954672,catapult,FF,91,catapult_fpga_latency
Throughput,0.3000204613954672,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3000204613954672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2380764187211868,catapult,CLB,158,catapult_fpga_latency
Throughput,0.2380764187211868,catapult,LUT,421,catapult_fpga_latency
Throughput,0.2380764187211868,catapult,FF,95,catapult_fpga_latency
Throughput,0.2380764187211868,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2380764187211868,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26403023674271175,catapult,CLB,43,catapult_fpga_latency
Throughput,0.26403023674271175,catapult,LUT,221,catapult_fpga_latency
Throughput,0.26403023674271175,catapult,FF,85,catapult_fpga_latency
Throughput,0.26403023674271175,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26403023674271175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20970788111576336,catapult,CLB,86,catapult_fpga_latency
Throughput,0.20970788111576336,catapult,LUT,308,catapult_fpga_latency
Throughput,0.20970788111576336,catapult,FF,87,catapult_fpga_latency
Throughput,0.20970788111576336,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20970788111576336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2724589254546931,catapult,CLB,103,catapult_fpga_latency
Throughput,0.2724589254546931,catapult,LUT,344,catapult_fpga_latency
Throughput,0.2724589254546931,catapult,FF,94,catapult_fpga_latency
Throughput,0.2724589254546931,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2724589254546931,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19814151187521525,catapult,CLB,41,catapult_fpga_latency
Throughput,0.19814151187521525,catapult,LUT,191,catapult_fpga_latency
Throughput,0.19814151187521525,catapult,FF,45,catapult_fpga_latency
Throughput,0.19814151187521525,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19814151187521525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3937655881952227,catapult,CLB,81,catapult_fpga_latency
Throughput,0.3937655881952227,catapult,LUT,313,catapult_fpga_latency
Throughput,0.3937655881952227,catapult,FF,47,catapult_fpga_latency
Throughput,0.3937655881952227,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3937655881952227,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.32061342325043657,catapult,CLB,136,catapult_fpga_latency
Throughput,0.32061342325043657,catapult,LUT,562,catapult_fpga_latency
Throughput,0.32061342325043657,catapult,FF,58,catapult_fpga_latency
Throughput,0.32061342325043657,catapult,DSP,1,catapult_fpga_latency
Throughput,0.32061342325043657,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17203957736069267,catapult,CLB,67,catapult_fpga_latency
Throughput,0.17203957736069267,catapult,LUT,334,catapult_fpga_latency
Throughput,0.17203957736069267,catapult,FF,136,catapult_fpga_latency
Throughput,0.17203957736069267,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17203957736069267,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1378861311509452,catapult,CLB,118,catapult_fpga_latency
Throughput,0.1378861311509452,catapult,LUT,436,catapult_fpga_latency
Throughput,0.1378861311509452,catapult,FF,138,catapult_fpga_latency
Throughput,0.1378861311509452,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1378861311509452,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1522912600807296,catapult,CLB,176,catapult_fpga_latency
Throughput,0.1522912600807296,catapult,LUT,655,catapult_fpga_latency
Throughput,0.1522912600807296,catapult,FF,142,catapult_fpga_latency
Throughput,0.1522912600807296,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1522912600807296,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16663517261904165,catapult,CLB,54,catapult_fpga_latency
Throughput,0.16663517261904165,catapult,LUT,244,catapult_fpga_latency
Throughput,0.16663517261904165,catapult,FF,53,catapult_fpga_latency
Throughput,0.16663517261904165,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16663517261904165,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23377103062634275,catapult,CLB,88,catapult_fpga_latency
Throughput,0.23377103062634275,catapult,LUT,361,catapult_fpga_latency
Throughput,0.23377103062634275,catapult,FF,55,catapult_fpga_latency
Throughput,0.23377103062634275,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23377103062634275,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26118662306591306,catapult,CLB,134,catapult_fpga_latency
Throughput,0.26118662306591306,catapult,LUT,508,catapult_fpga_latency
Throughput,0.26118662306591306,catapult,FF,64,catapult_fpga_latency
Throughput,0.26118662306591306,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26118662306591306,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1769018228494532,catapult,CLB,74,catapult_fpga_latency
Throughput,0.1769018228494532,catapult,LUT,383,catapult_fpga_latency
Throughput,0.1769018228494532,catapult,FF,45,catapult_fpga_latency
Throughput,0.1769018228494532,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1769018228494532,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2090563197725467,catapult,CLB,130,catapult_fpga_latency
Throughput,0.2090563197725467,catapult,LUT,481,catapult_fpga_latency
Throughput,0.2090563197725467,catapult,FF,47,catapult_fpga_latency
Throughput,0.2090563197725467,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2090563197725467,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20728258337112784,catapult,CLB,155,catapult_fpga_latency
Throughput,0.20728258337112784,catapult,LUT,693,catapult_fpga_latency
Throughput,0.20728258337112784,catapult,FF,57,catapult_fpga_latency
Throughput,0.20728258337112784,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20728258337112784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1795504595145135,catapult,CLB,52,catapult_fpga_latency
Throughput,0.1795504595145135,catapult,LUT,232,catapult_fpga_latency
Throughput,0.1795504595145135,catapult,FF,53,catapult_fpga_latency
Throughput,0.1795504595145135,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1795504595145135,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27500095562832083,catapult,CLB,86,catapult_fpga_latency
Throughput,0.27500095562832083,catapult,LUT,311,catapult_fpga_latency
Throughput,0.27500095562832083,catapult,FF,55,catapult_fpga_latency
Throughput,0.27500095562832083,catapult,DSP,1,catapult_fpga_latency
Throughput,0.27500095562832083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14548749440418723,catapult,CLB,269,catapult_fpga_latency
Throughput,0.14548749440418723,catapult,LUT,891,catapult_fpga_latency
Throughput,0.14548749440418723,catapult,FF,63,catapult_fpga_latency
Throughput,0.14548749440418723,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14548749440418723,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1801445083216855,catapult,CLB,78,catapult_fpga_latency
Throughput,0.1801445083216855,catapult,LUT,396,catapult_fpga_latency
Throughput,0.1801445083216855,catapult,FF,45,catapult_fpga_latency
Throughput,0.1801445083216855,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1801445083216855,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18441130655226282,catapult,CLB,118,catapult_fpga_latency
Throughput,0.18441130655226282,catapult,LUT,495,catapult_fpga_latency
Throughput,0.18441130655226282,catapult,FF,47,catapult_fpga_latency
Throughput,0.18441130655226282,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18441130655226282,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20435772410889816,catapult,CLB,207,catapult_fpga_latency
Throughput,0.20435772410889816,catapult,LUT,850,catapult_fpga_latency
Throughput,0.20435772410889816,catapult,FF,58,catapult_fpga_latency
Throughput,0.20435772410889816,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20435772410889816,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.101244661369006,catapult,CLB,43,catapult_fpga_latency
Throughput,0.101244661369006,catapult,LUT,178,catapult_fpga_latency
Throughput,0.101244661369006,catapult,FF,50,catapult_fpga_latency
Throughput,0.101244661369006,catapult,DSP,1,catapult_fpga_latency
Throughput,0.101244661369006,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14800268891285218,catapult,CLB,63,catapult_fpga_latency
Throughput,0.14800268891285218,catapult,LUT,202,catapult_fpga_latency
Throughput,0.14800268891285218,catapult,FF,52,catapult_fpga_latency
Throughput,0.14800268891285218,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14800268891285218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08578916985509266,catapult,CLB,96,catapult_fpga_latency
Throughput,0.08578916985509266,catapult,LUT,326,catapult_fpga_latency
Throughput,0.08578916985509266,catapult,FF,56,catapult_fpga_latency
Throughput,0.08578916985509266,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08578916985509266,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1059885322527873,catapult,CLB,41,catapult_fpga_latency
Throughput,0.1059885322527873,catapult,LUT,177,catapult_fpga_latency
Throughput,0.1059885322527873,catapult,FF,60,catapult_fpga_latency
Throughput,0.1059885322527873,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1059885322527873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10440722744414971,catapult,CLB,81,catapult_fpga_latency
Throughput,0.10440722744414971,catapult,LUT,273,catapult_fpga_latency
Throughput,0.10440722744414971,catapult,FF,62,catapult_fpga_latency
Throughput,0.10440722744414971,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10440722744414971,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08349300675099405,catapult,CLB,170,catapult_fpga_latency
Throughput,0.08349300675099405,catapult,LUT,367,catapult_fpga_latency
Throughput,0.08349300675099405,catapult,FF,66,catapult_fpga_latency
Throughput,0.08349300675099405,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08349300675099405,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09255564746331349,catapult,CLB,42,catapult_fpga_latency
Throughput,0.09255564746331349,catapult,LUT,169,catapult_fpga_latency
Throughput,0.09255564746331349,catapult,FF,63,catapult_fpga_latency
Throughput,0.09255564746331349,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09255564746331349,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11505311196807784,catapult,CLB,86,catapult_fpga_latency
Throughput,0.11505311196807784,catapult,LUT,283,catapult_fpga_latency
Throughput,0.11505311196807784,catapult,FF,65,catapult_fpga_latency
Throughput,0.11505311196807784,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11505311196807784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08373309606723231,catapult,CLB,175,catapult_fpga_latency
Throughput,0.08373309606723231,catapult,LUT,379,catapult_fpga_latency
Throughput,0.08373309606723231,catapult,FF,69,catapult_fpga_latency
Throughput,0.08373309606723231,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08373309606723231,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1251844593007797,catapult,CLB,42,catapult_fpga_latency
Throughput,0.1251844593007797,catapult,LUT,169,catapult_fpga_latency
Throughput,0.1251844593007797,catapult,FF,64,catapult_fpga_latency
Throughput,0.1251844593007797,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1251844593007797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11388673326610979,catapult,CLB,77,catapult_fpga_latency
Throughput,0.11388673326610979,catapult,LUT,283,catapult_fpga_latency
Throughput,0.11388673326610979,catapult,FF,66,catapult_fpga_latency
Throughput,0.11388673326610979,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11388673326610979,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08179451271696096,catapult,CLB,161,catapult_fpga_latency
Throughput,0.08179451271696096,catapult,LUT,379,catapult_fpga_latency
Throughput,0.08179451271696096,catapult,FF,70,catapult_fpga_latency
Throughput,0.08179451271696096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08179451271696096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10958792419978625,catapult,CLB,35,catapult_fpga_latency
Throughput,0.10958792419978625,catapult,LUT,168,catapult_fpga_latency
Throughput,0.10958792419978625,catapult,FF,65,catapult_fpga_latency
Throughput,0.10958792419978625,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10958792419978625,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09095699216869393,catapult,CLB,103,catapult_fpga_latency
Throughput,0.09095699216869393,catapult,LUT,284,catapult_fpga_latency
Throughput,0.09095699216869393,catapult,FF,67,catapult_fpga_latency
Throughput,0.09095699216869393,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09095699216869393,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13458251024913107,catapult,CLB,86,catapult_fpga_latency
Throughput,0.13458251024913107,catapult,LUT,379,catapult_fpga_latency
Throughput,0.13458251024913107,catapult,FF,71,catapult_fpga_latency
Throughput,0.13458251024913107,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13458251024913107,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.117688263561454,catapult,CLB,40,catapult_fpga_latency
Throughput,0.117688263561454,catapult,LUT,182,catapult_fpga_latency
Throughput,0.117688263561454,catapult,FF,50,catapult_fpga_latency
Throughput,0.117688263561454,catapult,DSP,1,catapult_fpga_latency
Throughput,0.117688263561454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18432931685896206,catapult,CLB,67,catapult_fpga_latency
Throughput,0.18432931685896206,catapult,LUT,217,catapult_fpga_latency
Throughput,0.18432931685896206,catapult,FF,52,catapult_fpga_latency
Throughput,0.18432931685896206,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18432931685896206,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09055057648119011,catapult,CLB,122,catapult_fpga_latency
Throughput,0.09055057648119011,catapult,LUT,316,catapult_fpga_latency
Throughput,0.09055057648119011,catapult,FF,56,catapult_fpga_latency
Throughput,0.09055057648119011,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09055057648119011,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0993404884313531,catapult,CLB,43,catapult_fpga_latency
Throughput,0.0993404884313531,catapult,LUT,183,catapult_fpga_latency
Throughput,0.0993404884313531,catapult,FF,39,catapult_fpga_latency
Throughput,0.0993404884313531,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0993404884313531,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09677383142695337,catapult,CLB,64,catapult_fpga_latency
Throughput,0.09677383142695337,catapult,LUT,213,catapult_fpga_latency
Throughput,0.09677383142695337,catapult,FF,41,catapult_fpga_latency
Throughput,0.09677383142695337,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09677383142695337,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08053739705709909,catapult,CLB,95,catapult_fpga_latency
Throughput,0.08053739705709909,catapult,LUT,337,catapult_fpga_latency
Throughput,0.08053739705709909,catapult,FF,45,catapult_fpga_latency
Throughput,0.08053739705709909,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08053739705709909,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14198212728981677,catapult,CLB,46,catapult_fpga_latency
Throughput,0.14198212728981677,catapult,LUT,184,catapult_fpga_latency
Throughput,0.14198212728981677,catapult,FF,42,catapult_fpga_latency
Throughput,0.14198212728981677,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14198212728981677,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11368714820222535,catapult,CLB,61,catapult_fpga_latency
Throughput,0.11368714820222535,catapult,LUT,233,catapult_fpga_latency
Throughput,0.11368714820222535,catapult,FF,44,catapult_fpga_latency
Throughput,0.11368714820222535,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11368714820222535,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.042401234486501335,catapult,CLB,99,catapult_fpga_latency
Throughput,0.042401234486501335,catapult,LUT,356,catapult_fpga_latency
Throughput,0.042401234486501335,catapult,FF,48,catapult_fpga_latency
Throughput,0.042401234486501335,catapult,DSP,1,catapult_fpga_latency
Throughput,0.042401234486501335,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13213197182787803,catapult,CLB,43,catapult_fpga_latency
Throughput,0.13213197182787803,catapult,LUT,185,catapult_fpga_latency
Throughput,0.13213197182787803,catapult,FF,43,catapult_fpga_latency
Throughput,0.13213197182787803,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13213197182787803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10909357097404086,catapult,CLB,58,catapult_fpga_latency
Throughput,0.10909357097404086,catapult,LUT,233,catapult_fpga_latency
Throughput,0.10909357097404086,catapult,FF,45,catapult_fpga_latency
Throughput,0.10909357097404086,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10909357097404086,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0759177795264173,catapult,CLB,111,catapult_fpga_latency
Throughput,0.0759177795264173,catapult,LUT,357,catapult_fpga_latency
Throughput,0.0759177795264173,catapult,FF,49,catapult_fpga_latency
Throughput,0.0759177795264173,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0759177795264173,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1030516796960058,catapult,CLB,42,catapult_fpga_latency
Throughput,0.1030516796960058,catapult,LUT,187,catapult_fpga_latency
Throughput,0.1030516796960058,catapult,FF,44,catapult_fpga_latency
Throughput,0.1030516796960058,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1030516796960058,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1339353997422547,catapult,CLB,64,catapult_fpga_latency
Throughput,0.1339353997422547,catapult,LUT,234,catapult_fpga_latency
Throughput,0.1339353997422547,catapult,FF,46,catapult_fpga_latency
Throughput,0.1339353997422547,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1339353997422547,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06720464432479628,catapult,CLB,100,catapult_fpga_latency
Throughput,0.06720464432479628,catapult,LUT,358,catapult_fpga_latency
Throughput,0.06720464432479628,catapult,FF,50,catapult_fpga_latency
Throughput,0.06720464432479628,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06720464432479628,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09426494879480848,catapult,CLB,37,catapult_fpga_latency
Throughput,0.09426494879480848,catapult,LUT,196,catapult_fpga_latency
Throughput,0.09426494879480848,catapult,FF,71,catapult_fpga_latency
Throughput,0.09426494879480848,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09426494879480848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11380979424327298,catapult,CLB,83,catapult_fpga_latency
Throughput,0.11380979424327298,catapult,LUT,292,catapult_fpga_latency
Throughput,0.11380979424327298,catapult,FF,73,catapult_fpga_latency
Throughput,0.11380979424327298,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11380979424327298,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1279949211615283,catapult,CLB,94,catapult_fpga_latency
Throughput,0.1279949211615283,catapult,LUT,415,catapult_fpga_latency
Throughput,0.1279949211615283,catapult,FF,77,catapult_fpga_latency
Throughput,0.1279949211615283,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1279949211615283,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09553179637321177,catapult,CLB,43,catapult_fpga_latency
Throughput,0.09553179637321177,catapult,LUT,205,catapult_fpga_latency
Throughput,0.09553179637321177,catapult,FF,64,catapult_fpga_latency
Throughput,0.09553179637321177,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09553179637321177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09774447775467641,catapult,CLB,88,catapult_fpga_latency
Throughput,0.09774447775467641,catapult,LUT,297,catapult_fpga_latency
Throughput,0.09774447775467641,catapult,FF,66,catapult_fpga_latency
Throughput,0.09774447775467641,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09774447775467641,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10159151231360243,catapult,CLB,109,catapult_fpga_latency
Throughput,0.10159151231360243,catapult,LUT,434,catapult_fpga_latency
Throughput,0.10159151231360243,catapult,FF,70,catapult_fpga_latency
Throughput,0.10159151231360243,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10159151231360243,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07560003559249676,catapult,CLB,44,catapult_fpga_latency
Throughput,0.07560003559249676,catapult,LUT,202,catapult_fpga_latency
Throughput,0.07560003559249676,catapult,FF,67,catapult_fpga_latency
Throughput,0.07560003559249676,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07560003559249676,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09923651395622637,catapult,CLB,89,catapult_fpga_latency
Throughput,0.09923651395622637,catapult,LUT,302,catapult_fpga_latency
Throughput,0.09923651395622637,catapult,FF,69,catapult_fpga_latency
Throughput,0.09923651395622637,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09923651395622637,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10059639579209301,catapult,CLB,99,catapult_fpga_latency
Throughput,0.10059639579209301,catapult,LUT,421,catapult_fpga_latency
Throughput,0.10059639579209301,catapult,FF,73,catapult_fpga_latency
Throughput,0.10059639579209301,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10059639579209301,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11031429867463988,catapult,CLB,40,catapult_fpga_latency
Throughput,0.11031429867463988,catapult,LUT,199,catapult_fpga_latency
Throughput,0.11031429867463988,catapult,FF,68,catapult_fpga_latency
Throughput,0.11031429867463988,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11031429867463988,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10096245488997516,catapult,CLB,73,catapult_fpga_latency
Throughput,0.10096245488997516,catapult,LUT,303,catapult_fpga_latency
Throughput,0.10096245488997516,catapult,FF,70,catapult_fpga_latency
Throughput,0.10096245488997516,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10096245488997516,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10846566958515244,catapult,CLB,100,catapult_fpga_latency
Throughput,0.10846566958515244,catapult,LUT,421,catapult_fpga_latency
Throughput,0.10846566958515244,catapult,FF,74,catapult_fpga_latency
Throughput,0.10846566958515244,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10846566958515244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10784829282623352,catapult,CLB,44,catapult_fpga_latency
Throughput,0.10784829282623352,catapult,LUT,200,catapult_fpga_latency
Throughput,0.10784829282623352,catapult,FF,69,catapult_fpga_latency
Throughput,0.10784829282623352,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10784829282623352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11148940705696729,catapult,CLB,83,catapult_fpga_latency
Throughput,0.11148940705696729,catapult,LUT,305,catapult_fpga_latency
Throughput,0.11148940705696729,catapult,FF,71,catapult_fpga_latency
Throughput,0.11148940705696729,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11148940705696729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1031608271105003,catapult,CLB,101,catapult_fpga_latency
Throughput,0.1031608271105003,catapult,LUT,419,catapult_fpga_latency
Throughput,0.1031608271105003,catapult,FF,75,catapult_fpga_latency
Throughput,0.1031608271105003,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1031608271105003,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11707619529526966,catapult,CLB,40,catapult_fpga_latency
Throughput,0.11707619529526966,catapult,LUT,195,catapult_fpga_latency
Throughput,0.11707619529526966,catapult,FF,71,catapult_fpga_latency
Throughput,0.11707619529526966,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11707619529526966,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12460219192699906,catapult,CLB,95,catapult_fpga_latency
Throughput,0.12460219192699906,catapult,LUT,292,catapult_fpga_latency
Throughput,0.12460219192699906,catapult,FF,73,catapult_fpga_latency
Throughput,0.12460219192699906,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12460219192699906,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1260710682783256,catapult,CLB,107,catapult_fpga_latency
Throughput,0.1260710682783256,catapult,LUT,416,catapult_fpga_latency
Throughput,0.1260710682783256,catapult,FF,77,catapult_fpga_latency
Throughput,0.1260710682783256,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1260710682783256,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07840380515619488,catapult,CLB,36,catapult_fpga_latency
Throughput,0.07840380515619488,catapult,LUT,189,catapult_fpga_latency
Throughput,0.07840380515619488,catapult,FF,64,catapult_fpga_latency
Throughput,0.07840380515619488,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07840380515619488,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10304934342626083,catapult,CLB,81,catapult_fpga_latency
Throughput,0.10304934342626083,catapult,LUT,298,catapult_fpga_latency
Throughput,0.10304934342626083,catapult,FF,66,catapult_fpga_latency
Throughput,0.10304934342626083,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10304934342626083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09608503448684057,catapult,CLB,116,catapult_fpga_latency
Throughput,0.09608503448684057,catapult,LUT,433,catapult_fpga_latency
Throughput,0.09608503448684057,catapult,FF,70,catapult_fpga_latency
Throughput,0.09608503448684057,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09608503448684057,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08615709626461601,catapult,CLB,40,catapult_fpga_latency
Throughput,0.08615709626461601,catapult,LUT,198,catapult_fpga_latency
Throughput,0.08615709626461601,catapult,FF,67,catapult_fpga_latency
Throughput,0.08615709626461601,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08615709626461601,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08500594574087485,catapult,CLB,74,catapult_fpga_latency
Throughput,0.08500594574087485,catapult,LUT,305,catapult_fpga_latency
Throughput,0.08500594574087485,catapult,FF,69,catapult_fpga_latency
Throughput,0.08500594574087485,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08500594574087485,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1068682401162641,catapult,CLB,94,catapult_fpga_latency
Throughput,0.1068682401162641,catapult,LUT,420,catapult_fpga_latency
Throughput,0.1068682401162641,catapult,FF,73,catapult_fpga_latency
Throughput,0.1068682401162641,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1068682401162641,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08922420534915172,catapult,CLB,38,catapult_fpga_latency
Throughput,0.08922420534915172,catapult,LUT,201,catapult_fpga_latency
Throughput,0.08922420534915172,catapult,FF,68,catapult_fpga_latency
Throughput,0.08922420534915172,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08922420534915172,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10934307011504095,catapult,CLB,83,catapult_fpga_latency
Throughput,0.10934307011504095,catapult,LUT,291,catapult_fpga_latency
Throughput,0.10934307011504095,catapult,FF,70,catapult_fpga_latency
Throughput,0.10934307011504095,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10934307011504095,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09371771717511183,catapult,CLB,105,catapult_fpga_latency
Throughput,0.09371771717511183,catapult,LUT,428,catapult_fpga_latency
Throughput,0.09371771717511183,catapult,FF,74,catapult_fpga_latency
Throughput,0.09371771717511183,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09371771717511183,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10975854437340384,catapult,CLB,45,catapult_fpga_latency
Throughput,0.10975854437340384,catapult,LUT,199,catapult_fpga_latency
Throughput,0.10975854437340384,catapult,FF,69,catapult_fpga_latency
Throughput,0.10975854437340384,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10975854437340384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08765484118126118,catapult,CLB,82,catapult_fpga_latency
Throughput,0.08765484118126118,catapult,LUT,302,catapult_fpga_latency
Throughput,0.08765484118126118,catapult,FF,71,catapult_fpga_latency
Throughput,0.08765484118126118,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08765484118126118,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10995717168163001,catapult,CLB,93,catapult_fpga_latency
Throughput,0.10995717168163001,catapult,LUT,417,catapult_fpga_latency
Throughput,0.10995717168163001,catapult,FF,75,catapult_fpga_latency
Throughput,0.10995717168163001,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10995717168163001,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0942091163524039,catapult,CLB,41,catapult_fpga_latency
Throughput,0.0942091163524039,catapult,LUT,193,catapult_fpga_latency
Throughput,0.0942091163524039,catapult,FF,71,catapult_fpga_latency
Throughput,0.0942091163524039,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0942091163524039,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12992728100009707,catapult,CLB,91,catapult_fpga_latency
Throughput,0.12992728100009707,catapult,LUT,298,catapult_fpga_latency
Throughput,0.12992728100009707,catapult,FF,73,catapult_fpga_latency
Throughput,0.12992728100009707,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12992728100009707,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1351356829824986,catapult,CLB,99,catapult_fpga_latency
Throughput,0.1351356829824986,catapult,LUT,415,catapult_fpga_latency
Throughput,0.1351356829824986,catapult,FF,77,catapult_fpga_latency
Throughput,0.1351356829824986,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1351356829824986,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08874114474301896,catapult,CLB,43,catapult_fpga_latency
Throughput,0.08874114474301896,catapult,LUT,196,catapult_fpga_latency
Throughput,0.08874114474301896,catapult,FF,64,catapult_fpga_latency
Throughput,0.08874114474301896,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08874114474301896,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12308725483172864,catapult,CLB,79,catapult_fpga_latency
Throughput,0.12308725483172864,catapult,LUT,294,catapult_fpga_latency
Throughput,0.12308725483172864,catapult,FF,66,catapult_fpga_latency
Throughput,0.12308725483172864,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12308725483172864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10905187248608171,catapult,CLB,104,catapult_fpga_latency
Throughput,0.10905187248608171,catapult,LUT,427,catapult_fpga_latency
Throughput,0.10905187248608171,catapult,FF,70,catapult_fpga_latency
Throughput,0.10905187248608171,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10905187248608171,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0911497511110471,catapult,CLB,43,catapult_fpga_latency
Throughput,0.0911497511110471,catapult,LUT,195,catapult_fpga_latency
Throughput,0.0911497511110471,catapult,FF,67,catapult_fpga_latency
Throughput,0.0911497511110471,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0911497511110471,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0963977695869664,catapult,CLB,85,catapult_fpga_latency
Throughput,0.0963977695869664,catapult,LUT,302,catapult_fpga_latency
Throughput,0.0963977695869664,catapult,FF,69,catapult_fpga_latency
Throughput,0.0963977695869664,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0963977695869664,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09865657370455039,catapult,CLB,95,catapult_fpga_latency
Throughput,0.09865657370455039,catapult,LUT,415,catapult_fpga_latency
Throughput,0.09865657370455039,catapult,FF,73,catapult_fpga_latency
Throughput,0.09865657370455039,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09865657370455039,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10561995321458553,catapult,CLB,40,catapult_fpga_latency
Throughput,0.10561995321458553,catapult,LUT,196,catapult_fpga_latency
Throughput,0.10561995321458553,catapult,FF,68,catapult_fpga_latency
Throughput,0.10561995321458553,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10561995321458553,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08157332761014867,catapult,CLB,91,catapult_fpga_latency
Throughput,0.08157332761014867,catapult,LUT,289,catapult_fpga_latency
Throughput,0.08157332761014867,catapult,FF,70,catapult_fpga_latency
Throughput,0.08157332761014867,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08157332761014867,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10082717606975869,catapult,CLB,88,catapult_fpga_latency
Throughput,0.10082717606975869,catapult,LUT,414,catapult_fpga_latency
Throughput,0.10082717606975869,catapult,FF,74,catapult_fpga_latency
Throughput,0.10082717606975869,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10082717606975869,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09725133684118904,catapult,CLB,45,catapult_fpga_latency
Throughput,0.09725133684118904,catapult,LUT,202,catapult_fpga_latency
Throughput,0.09725133684118904,catapult,FF,69,catapult_fpga_latency
Throughput,0.09725133684118904,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09725133684118904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11835340587371385,catapult,CLB,78,catapult_fpga_latency
Throughput,0.11835340587371385,catapult,LUT,291,catapult_fpga_latency
Throughput,0.11835340587371385,catapult,FF,71,catapult_fpga_latency
Throughput,0.11835340587371385,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11835340587371385,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10154184178826556,catapult,CLB,93,catapult_fpga_latency
Throughput,0.10154184178826556,catapult,LUT,420,catapult_fpga_latency
Throughput,0.10154184178826556,catapult,FF,75,catapult_fpga_latency
Throughput,0.10154184178826556,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10154184178826556,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2029451398697904,catapult,CLB,41,catapult_fpga_latency
Throughput,0.2029451398697904,catapult,LUT,178,catapult_fpga_latency
Throughput,0.2029451398697904,catapult,FF,48,catapult_fpga_latency
Throughput,0.2029451398697904,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2029451398697904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1885489330675799,catapult,CLB,81,catapult_fpga_latency
Throughput,0.1885489330675799,catapult,LUT,239,catapult_fpga_latency
Throughput,0.1885489330675799,catapult,FF,50,catapult_fpga_latency
Throughput,0.1885489330675799,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1885489330675799,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23563842697211693,catapult,CLB,126,catapult_fpga_latency
Throughput,0.23563842697211693,catapult,LUT,412,catapult_fpga_latency
Throughput,0.23563842697211693,catapult,FF,58,catapult_fpga_latency
Throughput,0.23563842697211693,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23563842697211693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1240676009618713,catapult,CLB,32,catapult_fpga_latency
Throughput,0.1240676009618713,catapult,LUT,164,catapult_fpga_latency
Throughput,0.1240676009618713,catapult,FF,63,catapult_fpga_latency
Throughput,0.1240676009618713,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1240676009618713,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1778569201548707,catapult,CLB,48,catapult_fpga_latency
Throughput,0.1778569201548707,catapult,LUT,209,catapult_fpga_latency
Throughput,0.1778569201548707,catapult,FF,65,catapult_fpga_latency
Throughput,0.1778569201548707,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1778569201548707,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09436725622295435,catapult,CLB,120,catapult_fpga_latency
Throughput,0.09436725622295435,catapult,LUT,331,catapult_fpga_latency
Throughput,0.09436725622295435,catapult,FF,69,catapult_fpga_latency
Throughput,0.09436725622295435,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09436725622295435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14881601236482483,catapult,CLB,36,catapult_fpga_latency
Throughput,0.14881601236482483,catapult,LUT,155,catapult_fpga_latency
Throughput,0.14881601236482483,catapult,FF,66,catapult_fpga_latency
Throughput,0.14881601236482483,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14881601236482483,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21273893507569358,catapult,CLB,60,catapult_fpga_latency
Throughput,0.21273893507569358,catapult,LUT,219,catapult_fpga_latency
Throughput,0.21273893507569358,catapult,FF,68,catapult_fpga_latency
Throughput,0.21273893507569358,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21273893507569358,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15851437788813197,catapult,CLB,101,catapult_fpga_latency
Throughput,0.15851437788813197,catapult,LUT,344,catapult_fpga_latency
Throughput,0.15851437788813197,catapult,FF,72,catapult_fpga_latency
Throughput,0.15851437788813197,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15851437788813197,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15306067003532794,catapult,CLB,41,catapult_fpga_latency
Throughput,0.15306067003532794,catapult,LUT,155,catapult_fpga_latency
Throughput,0.15306067003532794,catapult,FF,67,catapult_fpga_latency
Throughput,0.15306067003532794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15306067003532794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16812142132539531,catapult,CLB,59,catapult_fpga_latency
Throughput,0.16812142132539531,catapult,LUT,220,catapult_fpga_latency
Throughput,0.16812142132539531,catapult,FF,69,catapult_fpga_latency
Throughput,0.16812142132539531,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16812142132539531,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15342510814168747,catapult,CLB,109,catapult_fpga_latency
Throughput,0.15342510814168747,catapult,LUT,344,catapult_fpga_latency
Throughput,0.15342510814168747,catapult,FF,73,catapult_fpga_latency
Throughput,0.15342510814168747,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15342510814168747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19302015941148928,catapult,CLB,44,catapult_fpga_latency
Throughput,0.19302015941148928,catapult,LUT,185,catapult_fpga_latency
Throughput,0.19302015941148928,catapult,FF,48,catapult_fpga_latency
Throughput,0.19302015941148928,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19302015941148928,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21606065254638282,catapult,CLB,74,catapult_fpga_latency
Throughput,0.21606065254638282,catapult,LUT,247,catapult_fpga_latency
Throughput,0.21606065254638282,catapult,FF,50,catapult_fpga_latency
Throughput,0.21606065254638282,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21606065254638282,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28556081717225684,catapult,CLB,129,catapult_fpga_latency
Throughput,0.28556081717225684,catapult,LUT,415,catapult_fpga_latency
Throughput,0.28556081717225684,catapult,FF,58,catapult_fpga_latency
Throughput,0.28556081717225684,catapult,DSP,1,catapult_fpga_latency
Throughput,0.28556081717225684,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17933205266336794,catapult,CLB,39,catapult_fpga_latency
Throughput,0.17933205266336794,catapult,LUT,183,catapult_fpga_latency
Throughput,0.17933205266336794,catapult,FF,63,catapult_fpga_latency
Throughput,0.17933205266336794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17933205266336794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17979987913852125,catapult,CLB,67,catapult_fpga_latency
Throughput,0.17979987913852125,catapult,LUT,213,catapult_fpga_latency
Throughput,0.17979987913852125,catapult,FF,65,catapult_fpga_latency
Throughput,0.17979987913852125,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17979987913852125,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09682503918751399,catapult,CLB,114,catapult_fpga_latency
Throughput,0.09682503918751399,catapult,LUT,330,catapult_fpga_latency
Throughput,0.09682503918751399,catapult,FF,69,catapult_fpga_latency
Throughput,0.09682503918751399,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09682503918751399,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17056559722605757,catapult,CLB,43,catapult_fpga_latency
Throughput,0.17056559722605757,catapult,LUT,161,catapult_fpga_latency
Throughput,0.17056559722605757,catapult,FF,66,catapult_fpga_latency
Throughput,0.17056559722605757,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17056559722605757,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1586383499327215,catapult,CLB,53,catapult_fpga_latency
Throughput,0.1586383499327215,catapult,LUT,218,catapult_fpga_latency
Throughput,0.1586383499327215,catapult,FF,68,catapult_fpga_latency
Throughput,0.1586383499327215,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1586383499327215,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09379646149097166,catapult,CLB,106,catapult_fpga_latency
Throughput,0.09379646149097166,catapult,LUT,345,catapult_fpga_latency
Throughput,0.09379646149097166,catapult,FF,72,catapult_fpga_latency
Throughput,0.09379646149097166,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09379646149097166,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14641234841746553,catapult,CLB,41,catapult_fpga_latency
Throughput,0.14641234841746553,catapult,LUT,158,catapult_fpga_latency
Throughput,0.14641234841746553,catapult,FF,67,catapult_fpga_latency
Throughput,0.14641234841746553,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14641234841746553,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17086986602264673,catapult,CLB,55,catapult_fpga_latency
Throughput,0.17086986602264673,catapult,LUT,218,catapult_fpga_latency
Throughput,0.17086986602264673,catapult,FF,69,catapult_fpga_latency
Throughput,0.17086986602264673,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17086986602264673,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18472419569237952,catapult,CLB,135,catapult_fpga_latency
Throughput,0.18472419569237952,catapult,LUT,334,catapult_fpga_latency
Throughput,0.18472419569237952,catapult,FF,73,catapult_fpga_latency
Throughput,0.18472419569237952,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18472419569237952,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19519984071692997,catapult,CLB,39,catapult_fpga_latency
Throughput,0.19519984071692997,catapult,LUT,180,catapult_fpga_latency
Throughput,0.19519984071692997,catapult,FF,73,catapult_fpga_latency
Throughput,0.19519984071692997,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19519984071692997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1689556781948505,catapult,CLB,67,catapult_fpga_latency
Throughput,0.1689556781948505,catapult,LUT,228,catapult_fpga_latency
Throughput,0.1689556781948505,catapult,FF,75,catapult_fpga_latency
Throughput,0.1689556781948505,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1689556781948505,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1145800868975379,catapult,CLB,107,catapult_fpga_latency
Throughput,0.1145800868975379,catapult,LUT,351,catapult_fpga_latency
Throughput,0.1145800868975379,catapult,FF,79,catapult_fpga_latency
Throughput,0.1145800868975379,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1145800868975379,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13674220716417038,catapult,CLB,44,catapult_fpga_latency
Throughput,0.13674220716417038,catapult,LUT,187,catapult_fpga_latency
Throughput,0.13674220716417038,catapult,FF,67,catapult_fpga_latency
Throughput,0.13674220716417038,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13674220716417038,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13469263343090018,catapult,CLB,69,catapult_fpga_latency
Throughput,0.13469263343090018,catapult,LUT,226,catapult_fpga_latency
Throughput,0.13469263343090018,catapult,FF,69,catapult_fpga_latency
Throughput,0.13469263343090018,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13469263343090018,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18528537653694221,catapult,CLB,126,catapult_fpga_latency
Throughput,0.18528537653694221,catapult,LUT,371,catapult_fpga_latency
Throughput,0.18528537653694221,catapult,FF,73,catapult_fpga_latency
Throughput,0.18528537653694221,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18528537653694221,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17002855629602992,catapult,CLB,43,catapult_fpga_latency
Throughput,0.17002855629602992,catapult,LUT,185,catapult_fpga_latency
Throughput,0.17002855629602992,catapult,FF,70,catapult_fpga_latency
Throughput,0.17002855629602992,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17002855629602992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14632346205993585,catapult,CLB,75,catapult_fpga_latency
Throughput,0.14632346205993585,catapult,LUT,226,catapult_fpga_latency
Throughput,0.14632346205993585,catapult,FF,72,catapult_fpga_latency
Throughput,0.14632346205993585,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14632346205993585,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16318175706283283,catapult,CLB,110,catapult_fpga_latency
Throughput,0.16318175706283283,catapult,LUT,350,catapult_fpga_latency
Throughput,0.16318175706283283,catapult,FF,76,catapult_fpga_latency
Throughput,0.16318175706283283,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16318175706283283,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18586006372769867,catapult,CLB,38,catapult_fpga_latency
Throughput,0.18586006372769867,catapult,LUT,184,catapult_fpga_latency
Throughput,0.18586006372769867,catapult,FF,71,catapult_fpga_latency
Throughput,0.18586006372769867,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18586006372769867,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13479715858373478,catapult,CLB,67,catapult_fpga_latency
Throughput,0.13479715858373478,catapult,LUT,233,catapult_fpga_latency
Throughput,0.13479715858373478,catapult,FF,73,catapult_fpga_latency
Throughput,0.13479715858373478,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13479715858373478,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1326166200718172,catapult,CLB,113,catapult_fpga_latency
Throughput,0.1326166200718172,catapult,LUT,353,catapult_fpga_latency
Throughput,0.1326166200718172,catapult,FF,77,catapult_fpga_latency
Throughput,0.1326166200718172,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1326166200718172,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14512267364726075,catapult,CLB,43,catapult_fpga_latency
Throughput,0.14512267364726075,catapult,LUT,182,catapult_fpga_latency
Throughput,0.14512267364726075,catapult,FF,73,catapult_fpga_latency
Throughput,0.14512267364726075,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14512267364726075,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14219360654886876,catapult,CLB,68,catapult_fpga_latency
Throughput,0.14219360654886876,catapult,LUT,228,catapult_fpga_latency
Throughput,0.14219360654886876,catapult,FF,75,catapult_fpga_latency
Throughput,0.14219360654886876,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14219360654886876,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1069395307215349,catapult,CLB,117,catapult_fpga_latency
Throughput,0.1069395307215349,catapult,LUT,352,catapult_fpga_latency
Throughput,0.1069395307215349,catapult,FF,79,catapult_fpga_latency
Throughput,0.1069395307215349,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1069395307215349,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1783336079670896,catapult,CLB,39,catapult_fpga_latency
Throughput,0.1783336079670896,catapult,LUT,188,catapult_fpga_latency
Throughput,0.1783336079670896,catapult,FF,67,catapult_fpga_latency
Throughput,0.1783336079670896,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1783336079670896,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16783488135836155,catapult,CLB,72,catapult_fpga_latency
Throughput,0.16783488135836155,catapult,LUT,233,catapult_fpga_latency
Throughput,0.16783488135836155,catapult,FF,69,catapult_fpga_latency
Throughput,0.16783488135836155,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16783488135836155,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18019933650604297,catapult,CLB,124,catapult_fpga_latency
Throughput,0.18019933650604297,catapult,LUT,371,catapult_fpga_latency
Throughput,0.18019933650604297,catapult,FF,73,catapult_fpga_latency
Throughput,0.18019933650604297,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18019933650604297,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16943853998198868,catapult,CLB,38,catapult_fpga_latency
Throughput,0.16943853998198868,catapult,LUT,184,catapult_fpga_latency
Throughput,0.16943853998198868,catapult,FF,70,catapult_fpga_latency
Throughput,0.16943853998198868,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16943853998198868,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14382510636945306,catapult,CLB,64,catapult_fpga_latency
Throughput,0.14382510636945306,catapult,LUT,238,catapult_fpga_latency
Throughput,0.14382510636945306,catapult,FF,72,catapult_fpga_latency
Throughput,0.14382510636945306,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14382510636945306,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16924199388054798,catapult,CLB,114,catapult_fpga_latency
Throughput,0.16924199388054798,catapult,LUT,352,catapult_fpga_latency
Throughput,0.16924199388054798,catapult,FF,76,catapult_fpga_latency
Throughput,0.16924199388054798,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16924199388054798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16012187195918556,catapult,CLB,39,catapult_fpga_latency
Throughput,0.16012187195918556,catapult,LUT,189,catapult_fpga_latency
Throughput,0.16012187195918556,catapult,FF,71,catapult_fpga_latency
Throughput,0.16012187195918556,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16012187195918556,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14896041272759475,catapult,CLB,66,catapult_fpga_latency
Throughput,0.14896041272759475,catapult,LUT,225,catapult_fpga_latency
Throughput,0.14896041272759475,catapult,FF,73,catapult_fpga_latency
Throughput,0.14896041272759475,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14896041272759475,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15810069211739988,catapult,CLB,112,catapult_fpga_latency
Throughput,0.15810069211739988,catapult,LUT,354,catapult_fpga_latency
Throughput,0.15810069211739988,catapult,FF,77,catapult_fpga_latency
Throughput,0.15810069211739988,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15810069211739988,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19333747462203973,catapult,CLB,43,catapult_fpga_latency
Throughput,0.19333747462203973,catapult,LUT,162,catapult_fpga_latency
Throughput,0.19333747462203973,catapult,FF,73,catapult_fpga_latency
Throughput,0.19333747462203973,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19333747462203973,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20137575890971943,catapult,CLB,72,catapult_fpga_latency
Throughput,0.20137575890971943,catapult,LUT,230,catapult_fpga_latency
Throughput,0.20137575890971943,catapult,FF,75,catapult_fpga_latency
Throughput,0.20137575890971943,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20137575890971943,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11641878584752702,catapult,CLB,143,catapult_fpga_latency
Throughput,0.11641878584752702,catapult,LUT,357,catapult_fpga_latency
Throughput,0.11641878584752702,catapult,FF,79,catapult_fpga_latency
Throughput,0.11641878584752702,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11641878584752702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11988981646307777,catapult,CLB,40,catapult_fpga_latency
Throughput,0.11988981646307777,catapult,LUT,189,catapult_fpga_latency
Throughput,0.11988981646307777,catapult,FF,67,catapult_fpga_latency
Throughput,0.11988981646307777,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11988981646307777,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14225054588646985,catapult,CLB,59,catapult_fpga_latency
Throughput,0.14225054588646985,catapult,LUT,232,catapult_fpga_latency
Throughput,0.14225054588646985,catapult,FF,69,catapult_fpga_latency
Throughput,0.14225054588646985,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14225054588646985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1646276706518087,catapult,CLB,122,catapult_fpga_latency
Throughput,0.1646276706518087,catapult,LUT,372,catapult_fpga_latency
Throughput,0.1646276706518087,catapult,FF,73,catapult_fpga_latency
Throughput,0.1646276706518087,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1646276706518087,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14140965344312,catapult,CLB,44,catapult_fpga_latency
Throughput,0.14140965344312,catapult,LUT,186,catapult_fpga_latency
Throughput,0.14140965344312,catapult,FF,70,catapult_fpga_latency
Throughput,0.14140965344312,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14140965344312,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17251197621266862,catapult,CLB,76,catapult_fpga_latency
Throughput,0.17251197621266862,catapult,LUT,230,catapult_fpga_latency
Throughput,0.17251197621266862,catapult,FF,72,catapult_fpga_latency
Throughput,0.17251197621266862,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17251197621266862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10971745560831747,catapult,CLB,112,catapult_fpga_latency
Throughput,0.10971745560831747,catapult,LUT,354,catapult_fpga_latency
Throughput,0.10971745560831747,catapult,FF,76,catapult_fpga_latency
Throughput,0.10971745560831747,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10971745560831747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.153945555307019,catapult,CLB,44,catapult_fpga_latency
Throughput,0.153945555307019,catapult,LUT,185,catapult_fpga_latency
Throughput,0.153945555307019,catapult,FF,71,catapult_fpga_latency
Throughput,0.153945555307019,catapult,DSP,1,catapult_fpga_latency
Throughput,0.153945555307019,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1475479449669773,catapult,CLB,64,catapult_fpga_latency
Throughput,0.1475479449669773,catapult,LUT,235,catapult_fpga_latency
Throughput,0.1475479449669773,catapult,FF,73,catapult_fpga_latency
Throughput,0.1475479449669773,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1475479449669773,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11520349776251768,catapult,CLB,113,catapult_fpga_latency
Throughput,0.11520349776251768,catapult,LUT,349,catapult_fpga_latency
Throughput,0.11520349776251768,catapult,FF,77,catapult_fpga_latency
Throughput,0.11520349776251768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11520349776251768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2207097230137118,catapult,CLB,40,catapult_fpga_latency
Throughput,0.2207097230137118,catapult,LUT,155,catapult_fpga_latency
Throughput,0.2207097230137118,catapult,FF,75,catapult_fpga_latency
Throughput,0.2207097230137118,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2207097230137118,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3073740573221879,catapult,CLB,74,catapult_fpga_latency
Throughput,0.3073740573221879,catapult,LUT,210,catapult_fpga_latency
Throughput,0.3073740573221879,catapult,FF,77,catapult_fpga_latency
Throughput,0.3073740573221879,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3073740573221879,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13691996083541438,catapult,CLB,102,catapult_fpga_latency
Throughput,0.13691996083541438,catapult,LUT,327,catapult_fpga_latency
Throughput,0.13691996083541438,catapult,FF,81,catapult_fpga_latency
Throughput,0.13691996083541438,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13691996083541438,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20617710737229544,catapult,CLB,35,catapult_fpga_latency
Throughput,0.20617710737229544,catapult,LUT,160,catapult_fpga_latency
Throughput,0.20617710737229544,catapult,FF,70,catapult_fpga_latency
Throughput,0.20617710737229544,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20617710737229544,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2457482481221762,catapult,CLB,63,catapult_fpga_latency
Throughput,0.2457482481221762,catapult,LUT,259,catapult_fpga_latency
Throughput,0.2457482481221762,catapult,FF,72,catapult_fpga_latency
Throughput,0.2457482481221762,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2457482481221762,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21878735794136847,catapult,CLB,98,catapult_fpga_latency
Throughput,0.21878735794136847,catapult,LUT,330,catapult_fpga_latency
Throughput,0.21878735794136847,catapult,FF,76,catapult_fpga_latency
Throughput,0.21878735794136847,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21878735794136847,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18949679883057735,catapult,CLB,37,catapult_fpga_latency
Throughput,0.18949679883057735,catapult,LUT,149,catapult_fpga_latency
Throughput,0.18949679883057735,catapult,FF,73,catapult_fpga_latency
Throughput,0.18949679883057735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18949679883057735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1960505230039802,catapult,CLB,51,catapult_fpga_latency
Throughput,0.1960505230039802,catapult,LUT,228,catapult_fpga_latency
Throughput,0.1960505230039802,catapult,FF,75,catapult_fpga_latency
Throughput,0.1960505230039802,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1960505230039802,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24862547406662266,catapult,CLB,116,catapult_fpga_latency
Throughput,0.24862547406662266,catapult,LUT,353,catapult_fpga_latency
Throughput,0.24862547406662266,catapult,FF,79,catapult_fpga_latency
Throughput,0.24862547406662266,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24862547406662266,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16734788412029233,catapult,CLB,43,catapult_fpga_latency
Throughput,0.16734788412029233,catapult,LUT,162,catapult_fpga_latency
Throughput,0.16734788412029233,catapult,FF,75,catapult_fpga_latency
Throughput,0.16734788412029233,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16734788412029233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24238622451217956,catapult,CLB,69,catapult_fpga_latency
Throughput,0.24238622451217956,catapult,LUT,221,catapult_fpga_latency
Throughput,0.24238622451217956,catapult,FF,77,catapult_fpga_latency
Throughput,0.24238622451217956,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24238622451217956,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25338124603775075,catapult,CLB,119,catapult_fpga_latency
Throughput,0.25338124603775075,catapult,LUT,356,catapult_fpga_latency
Throughput,0.25338124603775075,catapult,FF,81,catapult_fpga_latency
Throughput,0.25338124603775075,catapult,DSP,1,catapult_fpga_latency
Throughput,0.25338124603775075,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2549623968708975,catapult,CLB,39,catapult_fpga_latency
Throughput,0.2549623968708975,catapult,LUT,186,catapult_fpga_latency
Throughput,0.2549623968708975,catapult,FF,70,catapult_fpga_latency
Throughput,0.2549623968708975,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2549623968708975,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2874889963586644,catapult,CLB,64,catapult_fpga_latency
Throughput,0.2874889963586644,catapult,LUT,212,catapult_fpga_latency
Throughput,0.2874889963586644,catapult,FF,72,catapult_fpga_latency
Throughput,0.2874889963586644,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2874889963586644,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12042722763274995,catapult,CLB,108,catapult_fpga_latency
Throughput,0.12042722763274995,catapult,LUT,334,catapult_fpga_latency
Throughput,0.12042722763274995,catapult,FF,76,catapult_fpga_latency
Throughput,0.12042722763274995,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12042722763274995,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23370863824520335,catapult,CLB,43,catapult_fpga_latency
Throughput,0.23370863824520335,catapult,LUT,161,catapult_fpga_latency
Throughput,0.23370863824520335,catapult,FF,73,catapult_fpga_latency
Throughput,0.23370863824520335,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23370863824520335,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2431600890646774,catapult,CLB,57,catapult_fpga_latency
Throughput,0.2431600890646774,catapult,LUT,227,catapult_fpga_latency
Throughput,0.2431600890646774,catapult,FF,75,catapult_fpga_latency
Throughput,0.2431600890646774,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2431600890646774,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12079055485503744,catapult,CLB,108,catapult_fpga_latency
Throughput,0.12079055485503744,catapult,LUT,339,catapult_fpga_latency
Throughput,0.12079055485503744,catapult,FF,79,catapult_fpga_latency
Throughput,0.12079055485503744,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12079055485503744,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1879994675855078,catapult,CLB,50,catapult_fpga_latency
Throughput,0.1879994675855078,catapult,LUT,171,catapult_fpga_latency
Throughput,0.1879994675855078,catapult,FF,79,catapult_fpga_latency
Throughput,0.1879994675855078,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1879994675855078,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2188789196836937,catapult,CLB,54,catapult_fpga_latency
Throughput,0.2188789196836937,catapult,LUT,232,catapult_fpga_latency
Throughput,0.2188789196836937,catapult,FF,81,catapult_fpga_latency
Throughput,0.2188789196836937,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2188789196836937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13496977891680273,catapult,CLB,114,catapult_fpga_latency
Throughput,0.13496977891680273,catapult,LUT,348,catapult_fpga_latency
Throughput,0.13496977891680273,catapult,FF,85,catapult_fpga_latency
Throughput,0.13496977891680273,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13496977891680273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22513527252849877,catapult,CLB,40,catapult_fpga_latency
Throughput,0.22513527252849877,catapult,LUT,172,catapult_fpga_latency
Throughput,0.22513527252849877,catapult,FF,74,catapult_fpga_latency
Throughput,0.22513527252849877,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22513527252849877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17330163530889112,catapult,CLB,66,catapult_fpga_latency
Throughput,0.17330163530889112,catapult,LUT,234,catapult_fpga_latency
Throughput,0.17330163530889112,catapult,FF,76,catapult_fpga_latency
Throughput,0.17330163530889112,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17330163530889112,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21425796787887397,catapult,CLB,123,catapult_fpga_latency
Throughput,0.21425796787887397,catapult,LUT,358,catapult_fpga_latency
Throughput,0.21425796787887397,catapult,FF,80,catapult_fpga_latency
Throughput,0.21425796787887397,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21425796787887397,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20528219835885092,catapult,CLB,38,catapult_fpga_latency
Throughput,0.20528219835885092,catapult,LUT,191,catapult_fpga_latency
Throughput,0.20528219835885092,catapult,FF,77,catapult_fpga_latency
Throughput,0.20528219835885092,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20528219835885092,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20023820336672507,catapult,CLB,62,catapult_fpga_latency
Throughput,0.20023820336672507,catapult,LUT,232,catapult_fpga_latency
Throughput,0.20023820336672507,catapult,FF,79,catapult_fpga_latency
Throughput,0.20023820336672507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20023820336672507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1706562689215138,catapult,CLB,116,catapult_fpga_latency
Throughput,0.1706562689215138,catapult,LUT,357,catapult_fpga_latency
Throughput,0.1706562689215138,catapult,FF,83,catapult_fpga_latency
Throughput,0.1706562689215138,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1706562689215138,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18055325851687776,catapult,CLB,38,catapult_fpga_latency
Throughput,0.18055325851687776,catapult,LUT,190,catapult_fpga_latency
Throughput,0.18055325851687776,catapult,FF,79,catapult_fpga_latency
Throughput,0.18055325851687776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18055325851687776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24707292703343492,catapult,CLB,55,catapult_fpga_latency
Throughput,0.24707292703343492,catapult,LUT,234,catapult_fpga_latency
Throughput,0.24707292703343492,catapult,FF,81,catapult_fpga_latency
Throughput,0.24707292703343492,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24707292703343492,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2802618318137537,catapult,CLB,121,catapult_fpga_latency
Throughput,0.2802618318137537,catapult,LUT,350,catapult_fpga_latency
Throughput,0.2802618318137537,catapult,FF,85,catapult_fpga_latency
Throughput,0.2802618318137537,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2802618318137537,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21314435670475415,catapult,CLB,40,catapult_fpga_latency
Throughput,0.21314435670475415,catapult,LUT,194,catapult_fpga_latency
Throughput,0.21314435670475415,catapult,FF,74,catapult_fpga_latency
Throughput,0.21314435670475415,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21314435670475415,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2525737262706984,catapult,CLB,61,catapult_fpga_latency
Throughput,0.2525737262706984,catapult,LUT,240,catapult_fpga_latency
Throughput,0.2525737262706984,catapult,FF,76,catapult_fpga_latency
Throughput,0.2525737262706984,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2525737262706984,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2352300243839443,catapult,CLB,118,catapult_fpga_latency
Throughput,0.2352300243839443,catapult,LUT,351,catapult_fpga_latency
Throughput,0.2352300243839443,catapult,FF,80,catapult_fpga_latency
Throughput,0.2352300243839443,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2352300243839443,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24144453367161323,catapult,CLB,40,catapult_fpga_latency
Throughput,0.24144453367161323,catapult,LUT,195,catapult_fpga_latency
Throughput,0.24144453367161323,catapult,FF,77,catapult_fpga_latency
Throughput,0.24144453367161323,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24144453367161323,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20859725231527304,catapult,CLB,62,catapult_fpga_latency
Throughput,0.20859725231527304,catapult,LUT,240,catapult_fpga_latency
Throughput,0.20859725231527304,catapult,FF,79,catapult_fpga_latency
Throughput,0.20859725231527304,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20859725231527304,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20401896968380118,catapult,CLB,129,catapult_fpga_latency
Throughput,0.20401896968380118,catapult,LUT,351,catapult_fpga_latency
Throughput,0.20401896968380118,catapult,FF,83,catapult_fpga_latency
Throughput,0.20401896968380118,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20401896968380118,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21077045453491602,catapult,CLB,41,catapult_fpga_latency
Throughput,0.21077045453491602,catapult,LUT,167,catapult_fpga_latency
Throughput,0.21077045453491602,catapult,FF,79,catapult_fpga_latency
Throughput,0.21077045453491602,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21077045453491602,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20158266582593257,catapult,CLB,59,catapult_fpga_latency
Throughput,0.20158266582593257,catapult,LUT,238,catapult_fpga_latency
Throughput,0.20158266582593257,catapult,FF,81,catapult_fpga_latency
Throughput,0.20158266582593257,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20158266582593257,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2967744769201457,catapult,CLB,110,catapult_fpga_latency
Throughput,0.2967744769201457,catapult,LUT,352,catapult_fpga_latency
Throughput,0.2967744769201457,catapult,FF,85,catapult_fpga_latency
Throughput,0.2967744769201457,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2967744769201457,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1773356524107718,catapult,CLB,47,catapult_fpga_latency
Throughput,0.1773356524107718,catapult,LUT,189,catapult_fpga_latency
Throughput,0.1773356524107718,catapult,FF,74,catapult_fpga_latency
Throughput,0.1773356524107718,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1773356524107718,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18155657529832014,catapult,CLB,68,catapult_fpga_latency
Throughput,0.18155657529832014,catapult,LUT,238,catapult_fpga_latency
Throughput,0.18155657529832014,catapult,FF,76,catapult_fpga_latency
Throughput,0.18155657529832014,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18155657529832014,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19686333707767403,catapult,CLB,120,catapult_fpga_latency
Throughput,0.19686333707767403,catapult,LUT,356,catapult_fpga_latency
Throughput,0.19686333707767403,catapult,FF,80,catapult_fpga_latency
Throughput,0.19686333707767403,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19686333707767403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2553326870011916,catapult,CLB,42,catapult_fpga_latency
Throughput,0.2553326870011916,catapult,LUT,196,catapult_fpga_latency
Throughput,0.2553326870011916,catapult,FF,77,catapult_fpga_latency
Throughput,0.2553326870011916,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2553326870011916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22560682596012627,catapult,CLB,67,catapult_fpga_latency
Throughput,0.22560682596012627,catapult,LUT,241,catapult_fpga_latency
Throughput,0.22560682596012627,catapult,FF,79,catapult_fpga_latency
Throughput,0.22560682596012627,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22560682596012627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13066661927823942,catapult,CLB,101,catapult_fpga_latency
Throughput,0.13066661927823942,catapult,LUT,354,catapult_fpga_latency
Throughput,0.13066661927823942,catapult,FF,83,catapult_fpga_latency
Throughput,0.13066661927823942,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13066661927823942,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22627034962389342,catapult,CLB,43,catapult_fpga_latency
Throughput,0.22627034962389342,catapult,LUT,212,catapult_fpga_latency
Throughput,0.22627034962389342,catapult,FF,89,catapult_fpga_latency
Throughput,0.22627034962389342,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22627034962389342,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28616798461331977,catapult,CLB,96,catapult_fpga_latency
Throughput,0.28616798461331977,catapult,LUT,311,catapult_fpga_latency
Throughput,0.28616798461331977,catapult,FF,91,catapult_fpga_latency
Throughput,0.28616798461331977,catapult,DSP,1,catapult_fpga_latency
Throughput,0.28616798461331977,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2979770635135131,catapult,CLB,101,catapult_fpga_latency
Throughput,0.2979770635135131,catapult,LUT,340,catapult_fpga_latency
Throughput,0.2979770635135131,catapult,FF,98,catapult_fpga_latency
Throughput,0.2979770635135131,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2979770635135131,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2613032604636931,catapult,CLB,41,catapult_fpga_latency
Throughput,0.2613032604636931,catapult,LUT,220,catapult_fpga_latency
Throughput,0.2613032604636931,catapult,FF,85,catapult_fpga_latency
Throughput,0.2613032604636931,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2613032604636931,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2436853213466148,catapult,CLB,105,catapult_fpga_latency
Throughput,0.2436853213466148,catapult,LUT,321,catapult_fpga_latency
Throughput,0.2436853213466148,catapult,FF,87,catapult_fpga_latency
Throughput,0.2436853213466148,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2436853213466148,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25227679810287845,catapult,CLB,120,catapult_fpga_latency
Throughput,0.25227679810287845,catapult,LUT,507,catapult_fpga_latency
Throughput,0.25227679810287845,catapult,FF,91,catapult_fpga_latency
Throughput,0.25227679810287845,catapult,DSP,1,catapult_fpga_latency
Throughput,0.25227679810287845,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29493383306922005,catapult,CLB,41,catapult_fpga_latency
Throughput,0.29493383306922005,catapult,LUT,213,catapult_fpga_latency
Throughput,0.29493383306922005,catapult,FF,89,catapult_fpga_latency
Throughput,0.29493383306922005,catapult,DSP,1,catapult_fpga_latency
Throughput,0.29493383306922005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2819647983867102,catapult,CLB,63,catapult_fpga_latency
Throughput,0.2819647983867102,catapult,LUT,234,catapult_fpga_latency
Throughput,0.2819647983867102,catapult,FF,91,catapult_fpga_latency
Throughput,0.2819647983867102,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2819647983867102,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22767773491617932,catapult,CLB,135,catapult_fpga_latency
Throughput,0.22767773491617932,catapult,LUT,499,catapult_fpga_latency
Throughput,0.22767773491617932,catapult,FF,95,catapult_fpga_latency
Throughput,0.22767773491617932,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22767773491617932,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2334296464054402,catapult,CLB,39,catapult_fpga_latency
Throughput,0.2334296464054402,catapult,LUT,205,catapult_fpga_latency
Throughput,0.2334296464054402,catapult,FF,85,catapult_fpga_latency
Throughput,0.2334296464054402,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2334296464054402,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24454918214194268,catapult,CLB,110,catapult_fpga_latency
Throughput,0.24454918214194268,catapult,LUT,310,catapult_fpga_latency
Throughput,0.24454918214194268,catapult,FF,87,catapult_fpga_latency
Throughput,0.24454918214194268,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24454918214194268,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24113648590352274,catapult,CLB,154,catapult_fpga_latency
Throughput,0.24113648590352274,catapult,LUT,432,catapult_fpga_latency
Throughput,0.24113648590352274,catapult,FF,91,catapult_fpga_latency
Throughput,0.24113648590352274,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24113648590352274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19151757183297444,catapult,CLB,45,catapult_fpga_latency
Throughput,0.19151757183297444,catapult,LUT,177,catapult_fpga_latency
Throughput,0.19151757183297444,catapult,FF,93,catapult_fpga_latency
Throughput,0.19151757183297444,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19151757183297444,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2509384470573829,catapult,CLB,68,catapult_fpga_latency
Throughput,0.2509384470573829,catapult,LUT,338,catapult_fpga_latency
Throughput,0.2509384470573829,catapult,FF,95,catapult_fpga_latency
Throughput,0.2509384470573829,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2509384470573829,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24950647619009597,catapult,CLB,113,catapult_fpga_latency
Throughput,0.24950647619009597,catapult,LUT,525,catapult_fpga_latency
Throughput,0.24950647619009597,catapult,FF,99,catapult_fpga_latency
Throughput,0.24950647619009597,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24950647619009597,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2172340929792331,catapult,CLB,48,catapult_fpga_latency
Throughput,0.2172340929792331,catapult,LUT,201,catapult_fpga_latency
Throughput,0.2172340929792331,catapult,FF,89,catapult_fpga_latency
Throughput,0.2172340929792331,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2172340929792331,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24031431189481348,catapult,CLB,95,catapult_fpga_latency
Throughput,0.24031431189481348,catapult,LUT,337,catapult_fpga_latency
Throughput,0.24031431189481348,catapult,FF,91,catapult_fpga_latency
Throughput,0.24031431189481348,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24031431189481348,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17580479479449035,catapult,CLB,160,catapult_fpga_latency
Throughput,0.17580479479449035,catapult,LUT,527,catapult_fpga_latency
Throughput,0.17580479479449035,catapult,FF,95,catapult_fpga_latency
Throughput,0.17580479479449035,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17580479479449035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3045054937358653,catapult,CLB,49,catapult_fpga_latency
Throughput,0.3045054937358653,catapult,LUT,186,catapult_fpga_latency
Throughput,0.3045054937358653,catapult,FF,93,catapult_fpga_latency
Throughput,0.3045054937358653,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3045054937358653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29672569134118826,catapult,CLB,88,catapult_fpga_latency
Throughput,0.29672569134118826,catapult,LUT,343,catapult_fpga_latency
Throughput,0.29672569134118826,catapult,FF,95,catapult_fpga_latency
Throughput,0.29672569134118826,catapult,DSP,1,catapult_fpga_latency
Throughput,0.29672569134118826,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30525580283649795,catapult,CLB,131,catapult_fpga_latency
Throughput,0.30525580283649795,catapult,LUT,446,catapult_fpga_latency
Throughput,0.30525580283649795,catapult,FF,99,catapult_fpga_latency
Throughput,0.30525580283649795,catapult,DSP,1,catapult_fpga_latency
Throughput,0.30525580283649795,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20622847103655173,catapult,CLB,40,catapult_fpga_latency
Throughput,0.20622847103655173,catapult,LUT,190,catapult_fpga_latency
Throughput,0.20622847103655173,catapult,FF,89,catapult_fpga_latency
Throughput,0.20622847103655173,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20622847103655173,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22312712668042617,catapult,CLB,93,catapult_fpga_latency
Throughput,0.22312712668042617,catapult,LUT,332,catapult_fpga_latency
Throughput,0.22312712668042617,catapult,FF,91,catapult_fpga_latency
Throughput,0.22312712668042617,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22312712668042617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2405648655494995,catapult,CLB,174,catapult_fpga_latency
Throughput,0.2405648655494995,catapult,LUT,520,catapult_fpga_latency
Throughput,0.2405648655494995,catapult,FF,95,catapult_fpga_latency
Throughput,0.2405648655494995,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2405648655494995,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3024031372511071,catapult,CLB,45,catapult_fpga_latency
Throughput,0.3024031372511071,catapult,LUT,191,catapult_fpga_latency
Throughput,0.3024031372511071,catapult,FF,93,catapult_fpga_latency
Throughput,0.3024031372511071,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3024031372511071,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27529886444724394,catapult,CLB,84,catapult_fpga_latency
Throughput,0.27529886444724394,catapult,LUT,268,catapult_fpga_latency
Throughput,0.27529886444724394,catapult,FF,95,catapult_fpga_latency
Throughput,0.27529886444724394,catapult,DSP,1,catapult_fpga_latency
Throughput,0.27529886444724394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2065315179488281,catapult,CLB,146,catapult_fpga_latency
Throughput,0.2065315179488281,catapult,LUT,529,catapult_fpga_latency
Throughput,0.2065315179488281,catapult,FF,99,catapult_fpga_latency
Throughput,0.2065315179488281,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2065315179488281,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26899335156032284,catapult,CLB,51,catapult_fpga_latency
Throughput,0.26899335156032284,catapult,LUT,229,catapult_fpga_latency
Throughput,0.26899335156032284,catapult,FF,89,catapult_fpga_latency
Throughput,0.26899335156032284,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26899335156032284,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20444429179270657,catapult,CLB,90,catapult_fpga_latency
Throughput,0.20444429179270657,catapult,LUT,339,catapult_fpga_latency
Throughput,0.20444429179270657,catapult,FF,91,catapult_fpga_latency
Throughput,0.20444429179270657,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20444429179270657,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2531249541211021,catapult,CLB,99,catapult_fpga_latency
Throughput,0.2531249541211021,catapult,LUT,374,catapult_fpga_latency
Throughput,0.2531249541211021,catapult,FF,99,catapult_fpga_latency
Throughput,0.2531249541211021,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2531249541211021,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.101244661369006,catapult,CLB,43,catapult_fpga_latency
Throughput,0.101244661369006,catapult,LUT,178,catapult_fpga_latency
Throughput,0.101244661369006,catapult,FF,50,catapult_fpga_latency
Throughput,0.101244661369006,catapult,DSP,1,catapult_fpga_latency
Throughput,0.101244661369006,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14800268891285218,catapult,CLB,63,catapult_fpga_latency
Throughput,0.14800268891285218,catapult,LUT,202,catapult_fpga_latency
Throughput,0.14800268891285218,catapult,FF,52,catapult_fpga_latency
Throughput,0.14800268891285218,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14800268891285218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08578916985509266,catapult,CLB,96,catapult_fpga_latency
Throughput,0.08578916985509266,catapult,LUT,326,catapult_fpga_latency
Throughput,0.08578916985509266,catapult,FF,56,catapult_fpga_latency
Throughput,0.08578916985509266,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08578916985509266,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1059885322527873,catapult,CLB,41,catapult_fpga_latency
Throughput,0.1059885322527873,catapult,LUT,177,catapult_fpga_latency
Throughput,0.1059885322527873,catapult,FF,60,catapult_fpga_latency
Throughput,0.1059885322527873,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1059885322527873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10440722744414971,catapult,CLB,81,catapult_fpga_latency
Throughput,0.10440722744414971,catapult,LUT,273,catapult_fpga_latency
Throughput,0.10440722744414971,catapult,FF,62,catapult_fpga_latency
Throughput,0.10440722744414971,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10440722744414971,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08349300675099405,catapult,CLB,170,catapult_fpga_latency
Throughput,0.08349300675099405,catapult,LUT,367,catapult_fpga_latency
Throughput,0.08349300675099405,catapult,FF,66,catapult_fpga_latency
Throughput,0.08349300675099405,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08349300675099405,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09255564746331349,catapult,CLB,42,catapult_fpga_latency
Throughput,0.09255564746331349,catapult,LUT,169,catapult_fpga_latency
Throughput,0.09255564746331349,catapult,FF,63,catapult_fpga_latency
Throughput,0.09255564746331349,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09255564746331349,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11505311196807784,catapult,CLB,86,catapult_fpga_latency
Throughput,0.11505311196807784,catapult,LUT,283,catapult_fpga_latency
Throughput,0.11505311196807784,catapult,FF,65,catapult_fpga_latency
Throughput,0.11505311196807784,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11505311196807784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08373309606723231,catapult,CLB,175,catapult_fpga_latency
Throughput,0.08373309606723231,catapult,LUT,379,catapult_fpga_latency
Throughput,0.08373309606723231,catapult,FF,69,catapult_fpga_latency
Throughput,0.08373309606723231,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08373309606723231,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1251844593007797,catapult,CLB,42,catapult_fpga_latency
Throughput,0.1251844593007797,catapult,LUT,169,catapult_fpga_latency
Throughput,0.1251844593007797,catapult,FF,64,catapult_fpga_latency
Throughput,0.1251844593007797,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1251844593007797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11388673326610979,catapult,CLB,77,catapult_fpga_latency
Throughput,0.11388673326610979,catapult,LUT,283,catapult_fpga_latency
Throughput,0.11388673326610979,catapult,FF,66,catapult_fpga_latency
Throughput,0.11388673326610979,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11388673326610979,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08179451271696096,catapult,CLB,161,catapult_fpga_latency
Throughput,0.08179451271696096,catapult,LUT,379,catapult_fpga_latency
Throughput,0.08179451271696096,catapult,FF,70,catapult_fpga_latency
Throughput,0.08179451271696096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08179451271696096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10958792419978625,catapult,CLB,35,catapult_fpga_latency
Throughput,0.10958792419978625,catapult,LUT,168,catapult_fpga_latency
Throughput,0.10958792419978625,catapult,FF,65,catapult_fpga_latency
Throughput,0.10958792419978625,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10958792419978625,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09095699216869393,catapult,CLB,103,catapult_fpga_latency
Throughput,0.09095699216869393,catapult,LUT,284,catapult_fpga_latency
Throughput,0.09095699216869393,catapult,FF,67,catapult_fpga_latency
Throughput,0.09095699216869393,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09095699216869393,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13458251024913107,catapult,CLB,86,catapult_fpga_latency
Throughput,0.13458251024913107,catapult,LUT,379,catapult_fpga_latency
Throughput,0.13458251024913107,catapult,FF,71,catapult_fpga_latency
Throughput,0.13458251024913107,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13458251024913107,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10741906993561516,catapult,CLB,37,catapult_fpga_latency
Throughput,0.10741906993561516,catapult,LUT,154,catapult_fpga_latency
Throughput,0.10741906993561516,catapult,FF,86,catapult_fpga_latency
Throughput,0.10741906993561516,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10741906993561516,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11653878865387678,catapult,CLB,64,catapult_fpga_latency
Throughput,0.11653878865387678,catapult,LUT,208,catapult_fpga_latency
Throughput,0.11653878865387678,catapult,FF,88,catapult_fpga_latency
Throughput,0.11653878865387678,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11653878865387678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06758742365662561,catapult,CLB,121,catapult_fpga_latency
Throughput,0.06758742365662561,catapult,LUT,332,catapult_fpga_latency
Throughput,0.06758742365662561,catapult,FF,92,catapult_fpga_latency
Throughput,0.06758742365662561,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06758742365662561,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07762244319434362,catapult,CLB,42,catapult_fpga_latency
Throughput,0.07762244319434362,catapult,LUT,168,catapult_fpga_latency
Throughput,0.07762244319434362,catapult,FF,83,catapult_fpga_latency
Throughput,0.07762244319434362,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07762244319434362,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0969855908507673,catapult,CLB,61,catapult_fpga_latency
Throughput,0.0969855908507673,catapult,LUT,224,catapult_fpga_latency
Throughput,0.0969855908507673,catapult,FF,85,catapult_fpga_latency
Throughput,0.0969855908507673,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0969855908507673,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10323543998325109,catapult,CLB,131,catapult_fpga_latency
Throughput,0.10323543998325109,catapult,LUT,332,catapult_fpga_latency
Throughput,0.10323543998325109,catapult,FF,89,catapult_fpga_latency
Throughput,0.10323543998325109,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10323543998325109,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08312857380129844,catapult,CLB,43,catapult_fpga_latency
Throughput,0.08312857380129844,catapult,LUT,157,catapult_fpga_latency
Throughput,0.08312857380129844,catapult,FF,86,catapult_fpga_latency
Throughput,0.08312857380129844,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08312857380129844,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10166060566135712,catapult,CLB,66,catapult_fpga_latency
Throughput,0.10166060566135712,catapult,LUT,231,catapult_fpga_latency
Throughput,0.10166060566135712,catapult,FF,88,catapult_fpga_latency
Throughput,0.10166060566135712,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10166060566135712,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09905842981294201,catapult,CLB,100,catapult_fpga_latency
Throughput,0.09905842981294201,catapult,LUT,354,catapult_fpga_latency
Throughput,0.09905842981294201,catapult,FF,92,catapult_fpga_latency
Throughput,0.09905842981294201,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09905842981294201,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0933622083971464,catapult,CLB,49,catapult_fpga_latency
Throughput,0.0933622083971464,catapult,LUT,158,catapult_fpga_latency
Throughput,0.0933622083971464,catapult,FF,87,catapult_fpga_latency
Throughput,0.0933622083971464,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0933622083971464,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1285947538227041,catapult,CLB,62,catapult_fpga_latency
Throughput,0.1285947538227041,catapult,LUT,236,catapult_fpga_latency
Throughput,0.1285947538227041,catapult,FF,89,catapult_fpga_latency
Throughput,0.1285947538227041,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1285947538227041,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06682195197345939,catapult,CLB,138,catapult_fpga_latency
Throughput,0.06682195197345939,catapult,LUT,342,catapult_fpga_latency
Throughput,0.06682195197345939,catapult,FF,93,catapult_fpga_latency
Throughput,0.06682195197345939,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06682195197345939,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10069562552021877,catapult,CLB,47,catapult_fpga_latency
Throughput,0.10069562552021877,catapult,LUT,158,catapult_fpga_latency
Throughput,0.10069562552021877,catapult,FF,88,catapult_fpga_latency
Throughput,0.10069562552021877,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10069562552021877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1408245616060985,catapult,CLB,67,catapult_fpga_latency
Throughput,0.1408245616060985,catapult,LUT,236,catapult_fpga_latency
Throughput,0.1408245616060985,catapult,FF,90,catapult_fpga_latency
Throughput,0.1408245616060985,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1408245616060985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10633288914541109,catapult,CLB,101,catapult_fpga_latency
Throughput,0.10633288914541109,catapult,LUT,351,catapult_fpga_latency
Throughput,0.10633288914541109,catapult,FF,94,catapult_fpga_latency
Throughput,0.10633288914541109,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10633288914541109,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09055241318559043,catapult,CLB,51,catapult_fpga_latency
Throughput,0.09055241318559043,catapult,LUT,173,catapult_fpga_latency
Throughput,0.09055241318559043,catapult,FF,86,catapult_fpga_latency
Throughput,0.09055241318559043,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09055241318559043,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12233146149886379,catapult,CLB,65,catapult_fpga_latency
Throughput,0.12233146149886379,catapult,LUT,261,catapult_fpga_latency
Throughput,0.12233146149886379,catapult,FF,88,catapult_fpga_latency
Throughput,0.12233146149886379,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12233146149886379,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11724587104009399,catapult,CLB,99,catapult_fpga_latency
Throughput,0.11724587104009399,catapult,LUT,352,catapult_fpga_latency
Throughput,0.11724587104009399,catapult,FF,96,catapult_fpga_latency
Throughput,0.11724587104009399,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11724587104009399,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07555088684653016,catapult,CLB,42,catapult_fpga_latency
Throughput,0.07555088684653016,catapult,LUT,175,catapult_fpga_latency
Throughput,0.07555088684653016,catapult,FF,83,catapult_fpga_latency
Throughput,0.07555088684653016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07555088684653016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10154223359811147,catapult,CLB,63,catapult_fpga_latency
Throughput,0.10154223359811147,catapult,LUT,230,catapult_fpga_latency
Throughput,0.10154223359811147,catapult,FF,85,catapult_fpga_latency
Throughput,0.10154223359811147,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10154223359811147,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1022056594544221,catapult,CLB,107,catapult_fpga_latency
Throughput,0.1022056594544221,catapult,LUT,359,catapult_fpga_latency
Throughput,0.1022056594544221,catapult,FF,93,catapult_fpga_latency
Throughput,0.1022056594544221,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1022056594544221,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08551308320243418,catapult,CLB,44,catapult_fpga_latency
Throughput,0.08551308320243418,catapult,LUT,174,catapult_fpga_latency
Throughput,0.08551308320243418,catapult,FF,86,catapult_fpga_latency
Throughput,0.08551308320243418,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08551308320243418,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08720563411184419,catapult,CLB,61,catapult_fpga_latency
Throughput,0.08720563411184419,catapult,LUT,280,catapult_fpga_latency
Throughput,0.08720563411184419,catapult,FF,88,catapult_fpga_latency
Throughput,0.08720563411184419,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08720563411184419,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10451945248111935,catapult,CLB,106,catapult_fpga_latency
Throughput,0.10451945248111935,catapult,LUT,361,catapult_fpga_latency
Throughput,0.10451945248111935,catapult,FF,94,catapult_fpga_latency
Throughput,0.10451945248111935,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10451945248111935,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09613662475654601,catapult,CLB,52,catapult_fpga_latency
Throughput,0.09613662475654601,catapult,LUT,174,catapult_fpga_latency
Throughput,0.09613662475654601,catapult,FF,87,catapult_fpga_latency
Throughput,0.09613662475654601,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09613662475654601,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11167276306892387,catapult,CLB,53,catapult_fpga_latency
Throughput,0.11167276306892387,catapult,LUT,243,catapult_fpga_latency
Throughput,0.11167276306892387,catapult,FF,89,catapult_fpga_latency
Throughput,0.11167276306892387,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11167276306892387,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09937646238675431,catapult,CLB,101,catapult_fpga_latency
Throughput,0.09937646238675431,catapult,LUT,364,catapult_fpga_latency
Throughput,0.09937646238675431,catapult,FF,97,catapult_fpga_latency
Throughput,0.09937646238675431,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09937646238675431,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09574840689013195,catapult,CLB,43,catapult_fpga_latency
Throughput,0.09574840689013195,catapult,LUT,175,catapult_fpga_latency
Throughput,0.09574840689013195,catapult,FF,88,catapult_fpga_latency
Throughput,0.09574840689013195,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09574840689013195,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09047497552651912,catapult,CLB,68,catapult_fpga_latency
Throughput,0.09047497552651912,catapult,LUT,281,catapult_fpga_latency
Throughput,0.09047497552651912,catapult,FF,90,catapult_fpga_latency
Throughput,0.09047497552651912,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09047497552651912,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11127992275392881,catapult,CLB,104,catapult_fpga_latency
Throughput,0.11127992275392881,catapult,LUT,366,catapult_fpga_latency
Throughput,0.11127992275392881,catapult,FF,98,catapult_fpga_latency
Throughput,0.11127992275392881,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11127992275392881,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10579306981337573,catapult,CLB,47,catapult_fpga_latency
Throughput,0.10579306981337573,catapult,LUT,182,catapult_fpga_latency
Throughput,0.10579306981337573,catapult,FF,90,catapult_fpga_latency
Throughput,0.10579306981337573,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10579306981337573,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1281227846769762,catapult,CLB,65,catapult_fpga_latency
Throughput,0.1281227846769762,catapult,LUT,232,catapult_fpga_latency
Throughput,0.1281227846769762,catapult,FF,92,catapult_fpga_latency
Throughput,0.1281227846769762,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1281227846769762,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12111880834595795,catapult,CLB,102,catapult_fpga_latency
Throughput,0.12111880834595795,catapult,LUT,354,catapult_fpga_latency
Throughput,0.12111880834595795,catapult,FF,99,catapult_fpga_latency
Throughput,0.12111880834595795,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12111880834595795,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09736520031429487,catapult,CLB,44,catapult_fpga_latency
Throughput,0.09736520031429487,catapult,LUT,202,catapult_fpga_latency
Throughput,0.09736520031429487,catapult,FF,87,catapult_fpga_latency
Throughput,0.09736520031429487,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09736520031429487,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08473689406235872,catapult,CLB,70,catapult_fpga_latency
Throughput,0.08473689406235872,catapult,LUT,245,catapult_fpga_latency
Throughput,0.08473689406235872,catapult,FF,89,catapult_fpga_latency
Throughput,0.08473689406235872,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08473689406235872,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10505901164684205,catapult,CLB,97,catapult_fpga_latency
Throughput,0.10505901164684205,catapult,LUT,363,catapult_fpga_latency
Throughput,0.10505901164684205,catapult,FF,95,catapult_fpga_latency
Throughput,0.10505901164684205,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10505901164684205,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10696413535327258,catapult,CLB,46,catapult_fpga_latency
Throughput,0.10696413535327258,catapult,LUT,192,catapult_fpga_latency
Throughput,0.10696413535327258,catapult,FF,90,catapult_fpga_latency
Throughput,0.10696413535327258,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10696413535327258,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0923389255941248,catapult,CLB,63,catapult_fpga_latency
Throughput,0.0923389255941248,catapult,LUT,257,catapult_fpga_latency
Throughput,0.0923389255941248,catapult,FF,92,catapult_fpga_latency
Throughput,0.0923389255941248,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0923389255941248,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08446696446339658,catapult,CLB,111,catapult_fpga_latency
Throughput,0.08446696446339658,catapult,LUT,379,catapult_fpga_latency
Throughput,0.08446696446339658,catapult,FF,100,catapult_fpga_latency
Throughput,0.08446696446339658,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08446696446339658,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11802919570184882,catapult,CLB,40,catapult_fpga_latency
Throughput,0.11802919570184882,catapult,LUT,189,catapult_fpga_latency
Throughput,0.11802919570184882,catapult,FF,91,catapult_fpga_latency
Throughput,0.11802919570184882,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11802919570184882,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09606053811960728,catapult,CLB,65,catapult_fpga_latency
Throughput,0.09606053811960728,catapult,LUT,252,catapult_fpga_latency
Throughput,0.09606053811960728,catapult,FF,93,catapult_fpga_latency
Throughput,0.09606053811960728,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09606053811960728,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10903979123677729,catapult,CLB,119,catapult_fpga_latency
Throughput,0.10903979123677729,catapult,LUT,370,catapult_fpga_latency
Throughput,0.10903979123677729,catapult,FF,99,catapult_fpga_latency
Throughput,0.10903979123677729,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10903979123677729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09416178123958335,catapult,CLB,55,catapult_fpga_latency
Throughput,0.09416178123958335,catapult,LUT,187,catapult_fpga_latency
Throughput,0.09416178123958335,catapult,FF,92,catapult_fpga_latency
Throughput,0.09416178123958335,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09416178123958335,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10162543790401192,catapult,CLB,65,catapult_fpga_latency
Throughput,0.10162543790401192,catapult,LUT,248,catapult_fpga_latency
Throughput,0.10162543790401192,catapult,FF,94,catapult_fpga_latency
Throughput,0.10162543790401192,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10162543790401192,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09949576541047624,catapult,CLB,128,catapult_fpga_latency
Throughput,0.09949576541047624,catapult,LUT,365,catapult_fpga_latency
Throughput,0.09949576541047624,catapult,FF,101,catapult_fpga_latency
Throughput,0.09949576541047624,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09949576541047624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11990215025322135,catapult,CLB,52,catapult_fpga_latency
Throughput,0.11990215025322135,catapult,LUT,183,catapult_fpga_latency
Throughput,0.11990215025322135,catapult,FF,90,catapult_fpga_latency
Throughput,0.11990215025322135,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11990215025322135,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08807122002507035,catapult,CLB,60,catapult_fpga_latency
Throughput,0.08807122002507035,catapult,LUT,239,catapult_fpga_latency
Throughput,0.08807122002507035,catapult,FF,92,catapult_fpga_latency
Throughput,0.08807122002507035,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08807122002507035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10401973878563196,catapult,CLB,97,catapult_fpga_latency
Throughput,0.10401973878563196,catapult,LUT,357,catapult_fpga_latency
Throughput,0.10401973878563196,catapult,FF,96,catapult_fpga_latency
Throughput,0.10401973878563196,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10401973878563196,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10822365587301642,catapult,CLB,44,catapult_fpga_latency
Throughput,0.10822365587301642,catapult,LUT,202,catapult_fpga_latency
Throughput,0.10822365587301642,catapult,FF,87,catapult_fpga_latency
Throughput,0.10822365587301642,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10822365587301642,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11065565244564483,catapult,CLB,60,catapult_fpga_latency
Throughput,0.11065565244564483,catapult,LUT,251,catapult_fpga_latency
Throughput,0.11065565244564483,catapult,FF,89,catapult_fpga_latency
Throughput,0.11065565244564483,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11065565244564483,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11870781791882641,catapult,CLB,123,catapult_fpga_latency
Throughput,0.11870781791882641,catapult,LUT,374,catapult_fpga_latency
Throughput,0.11870781791882641,catapult,FF,93,catapult_fpga_latency
Throughput,0.11870781791882641,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11870781791882641,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09122151630958612,catapult,CLB,45,catapult_fpga_latency
Throughput,0.09122151630958612,catapult,LUT,192,catapult_fpga_latency
Throughput,0.09122151630958612,catapult,FF,90,catapult_fpga_latency
Throughput,0.09122151630958612,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09122151630958612,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10550638899213861,catapult,CLB,65,catapult_fpga_latency
Throughput,0.10550638899213861,catapult,LUT,255,catapult_fpga_latency
Throughput,0.10550638899213861,catapult,FF,92,catapult_fpga_latency
Throughput,0.10550638899213861,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10550638899213861,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09840012225231189,catapult,CLB,131,catapult_fpga_latency
Throughput,0.09840012225231189,catapult,LUT,370,catapult_fpga_latency
Throughput,0.09840012225231189,catapult,FF,96,catapult_fpga_latency
Throughput,0.09840012225231189,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09840012225231189,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1100477199928205,catapult,CLB,40,catapult_fpga_latency
Throughput,0.1100477199928205,catapult,LUT,172,catapult_fpga_latency
Throughput,0.1100477199928205,catapult,FF,91,catapult_fpga_latency
Throughput,0.1100477199928205,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1100477199928205,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1013922782074332,catapult,CLB,66,catapult_fpga_latency
Throughput,0.1013922782074332,catapult,LUT,265,catapult_fpga_latency
Throughput,0.1013922782074332,catapult,FF,93,catapult_fpga_latency
Throughput,0.1013922782074332,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1013922782074332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10368701700643347,catapult,CLB,120,catapult_fpga_latency
Throughput,0.10368701700643347,catapult,LUT,388,catapult_fpga_latency
Throughput,0.10368701700643347,catapult,FF,97,catapult_fpga_latency
Throughput,0.10368701700643347,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10368701700643347,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10536115485940398,catapult,CLB,57,catapult_fpga_latency
Throughput,0.10536115485940398,catapult,LUT,190,catapult_fpga_latency
Throughput,0.10536115485940398,catapult,FF,92,catapult_fpga_latency
Throughput,0.10536115485940398,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10536115485940398,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10503338906404956,catapult,CLB,57,catapult_fpga_latency
Throughput,0.10503338906404956,catapult,LUT,248,catapult_fpga_latency
Throughput,0.10503338906404956,catapult,FF,94,catapult_fpga_latency
Throughput,0.10503338906404956,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10503338906404956,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10028434623531561,catapult,CLB,118,catapult_fpga_latency
Throughput,0.10028434623531561,catapult,LUT,366,catapult_fpga_latency
Throughput,0.10028434623531561,catapult,FF,98,catapult_fpga_latency
Throughput,0.10028434623531561,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10028434623531561,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2029451398697904,catapult,CLB,41,catapult_fpga_latency
Throughput,0.2029451398697904,catapult,LUT,178,catapult_fpga_latency
Throughput,0.2029451398697904,catapult,FF,48,catapult_fpga_latency
Throughput,0.2029451398697904,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2029451398697904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1885489330675799,catapult,CLB,81,catapult_fpga_latency
Throughput,0.1885489330675799,catapult,LUT,239,catapult_fpga_latency
Throughput,0.1885489330675799,catapult,FF,50,catapult_fpga_latency
Throughput,0.1885489330675799,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1885489330675799,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23563842697211693,catapult,CLB,126,catapult_fpga_latency
Throughput,0.23563842697211693,catapult,LUT,412,catapult_fpga_latency
Throughput,0.23563842697211693,catapult,FF,58,catapult_fpga_latency
Throughput,0.23563842697211693,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23563842697211693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1240676009618713,catapult,CLB,32,catapult_fpga_latency
Throughput,0.1240676009618713,catapult,LUT,164,catapult_fpga_latency
Throughput,0.1240676009618713,catapult,FF,63,catapult_fpga_latency
Throughput,0.1240676009618713,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1240676009618713,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1778569201548707,catapult,CLB,48,catapult_fpga_latency
Throughput,0.1778569201548707,catapult,LUT,209,catapult_fpga_latency
Throughput,0.1778569201548707,catapult,FF,65,catapult_fpga_latency
Throughput,0.1778569201548707,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1778569201548707,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09436725622295435,catapult,CLB,120,catapult_fpga_latency
Throughput,0.09436725622295435,catapult,LUT,331,catapult_fpga_latency
Throughput,0.09436725622295435,catapult,FF,69,catapult_fpga_latency
Throughput,0.09436725622295435,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09436725622295435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14881601236482483,catapult,CLB,36,catapult_fpga_latency
Throughput,0.14881601236482483,catapult,LUT,155,catapult_fpga_latency
Throughput,0.14881601236482483,catapult,FF,66,catapult_fpga_latency
Throughput,0.14881601236482483,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14881601236482483,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21273893507569358,catapult,CLB,60,catapult_fpga_latency
Throughput,0.21273893507569358,catapult,LUT,219,catapult_fpga_latency
Throughput,0.21273893507569358,catapult,FF,68,catapult_fpga_latency
Throughput,0.21273893507569358,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21273893507569358,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15851437788813197,catapult,CLB,101,catapult_fpga_latency
Throughput,0.15851437788813197,catapult,LUT,344,catapult_fpga_latency
Throughput,0.15851437788813197,catapult,FF,72,catapult_fpga_latency
Throughput,0.15851437788813197,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15851437788813197,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15306067003532794,catapult,CLB,41,catapult_fpga_latency
Throughput,0.15306067003532794,catapult,LUT,155,catapult_fpga_latency
Throughput,0.15306067003532794,catapult,FF,67,catapult_fpga_latency
Throughput,0.15306067003532794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15306067003532794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16812142132539531,catapult,CLB,59,catapult_fpga_latency
Throughput,0.16812142132539531,catapult,LUT,220,catapult_fpga_latency
Throughput,0.16812142132539531,catapult,FF,69,catapult_fpga_latency
Throughput,0.16812142132539531,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16812142132539531,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15342510814168747,catapult,CLB,109,catapult_fpga_latency
Throughput,0.15342510814168747,catapult,LUT,344,catapult_fpga_latency
Throughput,0.15342510814168747,catapult,FF,73,catapult_fpga_latency
Throughput,0.15342510814168747,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15342510814168747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14619064458817582,catapult,CLB,39,catapult_fpga_latency
Throughput,0.14619064458817582,catapult,LUT,165,catapult_fpga_latency
Throughput,0.14619064458817582,catapult,FF,92,catapult_fpga_latency
Throughput,0.14619064458817582,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14619064458817582,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23108724236661066,catapult,CLB,86,catapult_fpga_latency
Throughput,0.23108724236661066,catapult,LUT,263,catapult_fpga_latency
Throughput,0.23108724236661066,catapult,FF,94,catapult_fpga_latency
Throughput,0.23108724236661066,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23108724236661066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19904945921247674,catapult,CLB,125,catapult_fpga_latency
Throughput,0.19904945921247674,catapult,LUT,342,catapult_fpga_latency
Throughput,0.19904945921247674,catapult,FF,98,catapult_fpga_latency
Throughput,0.19904945921247674,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19904945921247674,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13448446657341515,catapult,CLB,39,catapult_fpga_latency
Throughput,0.13448446657341515,catapult,LUT,174,catapult_fpga_latency
Throughput,0.13448446657341515,catapult,FF,90,catapult_fpga_latency
Throughput,0.13448446657341515,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13448446657341515,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16185509243058765,catapult,CLB,88,catapult_fpga_latency
Throughput,0.16185509243058765,catapult,LUT,274,catapult_fpga_latency
Throughput,0.16185509243058765,catapult,FF,92,catapult_fpga_latency
Throughput,0.16185509243058765,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16185509243058765,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15529093290406779,catapult,CLB,113,catapult_fpga_latency
Throughput,0.15529093290406779,catapult,LUT,353,catapult_fpga_latency
Throughput,0.15529093290406779,catapult,FF,96,catapult_fpga_latency
Throughput,0.15529093290406779,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15529093290406779,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11381384857317838,catapult,CLB,36,catapult_fpga_latency
Throughput,0.11381384857317838,catapult,LUT,167,catapult_fpga_latency
Throughput,0.11381384857317838,catapult,FF,93,catapult_fpga_latency
Throughput,0.11381384857317838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11381384857317838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14336668854920223,catapult,CLB,71,catapult_fpga_latency
Throughput,0.14336668854920223,catapult,LUT,278,catapult_fpga_latency
Throughput,0.14336668854920223,catapult,FF,95,catapult_fpga_latency
Throughput,0.14336668854920223,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14336668854920223,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1926273054599054,catapult,CLB,127,catapult_fpga_latency
Throughput,0.1926273054599054,catapult,LUT,363,catapult_fpga_latency
Throughput,0.1926273054599054,catapult,FF,99,catapult_fpga_latency
Throughput,0.1926273054599054,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1926273054599054,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1519866786715878,catapult,CLB,34,catapult_fpga_latency
Throughput,0.1519866786715878,catapult,LUT,162,catapult_fpga_latency
Throughput,0.1519866786715878,catapult,FF,94,catapult_fpga_latency
Throughput,0.1519866786715878,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1519866786715878,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14347852786439097,catapult,CLB,63,catapult_fpga_latency
Throughput,0.14347852786439097,catapult,LUT,280,catapult_fpga_latency
Throughput,0.14347852786439097,catapult,FF,96,catapult_fpga_latency
Throughput,0.14347852786439097,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14347852786439097,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16670231317796788,catapult,CLB,137,catapult_fpga_latency
Throughput,0.16670231317796788,catapult,LUT,360,catapult_fpga_latency
Throughput,0.16670231317796788,catapult,FF,100,catapult_fpga_latency
Throughput,0.16670231317796788,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16670231317796788,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15142993775926697,catapult,CLB,39,catapult_fpga_latency
Throughput,0.15142993775926697,catapult,LUT,176,catapult_fpga_latency
Throughput,0.15142993775926697,catapult,FF,92,catapult_fpga_latency
Throughput,0.15142993775926697,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15142993775926697,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17514788173524612,catapult,CLB,57,catapult_fpga_latency
Throughput,0.17514788173524612,catapult,LUT,232,catapult_fpga_latency
Throughput,0.17514788173524612,catapult,FF,94,catapult_fpga_latency
Throughput,0.17514788173524612,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17514788173524612,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16356990667028265,catapult,CLB,122,catapult_fpga_latency
Throughput,0.16356990667028265,catapult,LUT,358,catapult_fpga_latency
Throughput,0.16356990667028265,catapult,FF,102,catapult_fpga_latency
Throughput,0.16356990667028265,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16356990667028265,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13492689188753412,catapult,CLB,46,catapult_fpga_latency
Throughput,0.13492689188753412,catapult,LUT,178,catapult_fpga_latency
Throughput,0.13492689188753412,catapult,FF,90,catapult_fpga_latency
Throughput,0.13492689188753412,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13492689188753412,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15316701131796998,catapult,CLB,62,catapult_fpga_latency
Throughput,0.15316701131796998,catapult,LUT,240,catapult_fpga_latency
Throughput,0.15316701131796998,catapult,FF,92,catapult_fpga_latency
Throughput,0.15316701131796998,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15316701131796998,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13396532816548684,catapult,CLB,99,catapult_fpga_latency
Throughput,0.13396532816548684,catapult,LUT,348,catapult_fpga_latency
Throughput,0.13396532816548684,catapult,FF,98,catapult_fpga_latency
Throughput,0.13396532816548684,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13396532816548684,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14151727749061563,catapult,CLB,44,catapult_fpga_latency
Throughput,0.14151727749061563,catapult,LUT,181,catapult_fpga_latency
Throughput,0.14151727749061563,catapult,FF,93,catapult_fpga_latency
Throughput,0.14151727749061563,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14151727749061563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13476591295685308,catapult,CLB,67,catapult_fpga_latency
Throughput,0.13476591295685308,catapult,LUT,247,catapult_fpga_latency
Throughput,0.13476591295685308,catapult,FF,95,catapult_fpga_latency
Throughput,0.13476591295685308,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13476591295685308,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13341085393352564,catapult,CLB,95,catapult_fpga_latency
Throughput,0.13341085393352564,catapult,LUT,363,catapult_fpga_latency
Throughput,0.13341085393352564,catapult,FF,103,catapult_fpga_latency
Throughput,0.13341085393352564,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13341085393352564,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12496116831694552,catapult,CLB,44,catapult_fpga_latency
Throughput,0.12496116831694552,catapult,LUT,181,catapult_fpga_latency
Throughput,0.12496116831694552,catapult,FF,94,catapult_fpga_latency
Throughput,0.12496116831694552,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12496116831694552,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17753238856513887,catapult,CLB,73,catapult_fpga_latency
Throughput,0.17753238856513887,catapult,LUT,283,catapult_fpga_latency
Throughput,0.17753238856513887,catapult,FF,96,catapult_fpga_latency
Throughput,0.17753238856513887,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17753238856513887,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18175255262372533,catapult,CLB,100,catapult_fpga_latency
Throughput,0.18175255262372533,catapult,LUT,360,catapult_fpga_latency
Throughput,0.18175255262372533,catapult,FF,102,catapult_fpga_latency
Throughput,0.18175255262372533,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18175255262372533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12277889902196785,catapult,CLB,47,catapult_fpga_latency
Throughput,0.12277889902196785,catapult,LUT,187,catapult_fpga_latency
Throughput,0.12277889902196785,catapult,FF,96,catapult_fpga_latency
Throughput,0.12277889902196785,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12277889902196785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14102075049833207,catapult,CLB,62,catapult_fpga_latency
Throughput,0.14102075049833207,catapult,LUT,239,catapult_fpga_latency
Throughput,0.14102075049833207,catapult,FF,98,catapult_fpga_latency
Throughput,0.14102075049833207,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14102075049833207,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1827451649741114,catapult,CLB,109,catapult_fpga_latency
Throughput,0.1827451649741114,catapult,LUT,359,catapult_fpga_latency
Throughput,0.1827451649741114,catapult,FF,105,catapult_fpga_latency
Throughput,0.1827451649741114,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1827451649741114,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10880707298201779,catapult,CLB,42,catapult_fpga_latency
Throughput,0.10880707298201779,catapult,LUT,196,catapult_fpga_latency
Throughput,0.10880707298201779,catapult,FF,94,catapult_fpga_latency
Throughput,0.10880707298201779,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10880707298201779,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1647935137272997,catapult,CLB,72,catapult_fpga_latency
Throughput,0.1647935137272997,catapult,LUT,266,catapult_fpga_latency
Throughput,0.1647935137272997,catapult,FF,96,catapult_fpga_latency
Throughput,0.1647935137272997,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1647935137272997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1299801572291974,catapult,CLB,112,catapult_fpga_latency
Throughput,0.1299801572291974,catapult,LUT,376,catapult_fpga_latency
Throughput,0.1299801572291974,catapult,FF,104,catapult_fpga_latency
Throughput,0.1299801572291974,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1299801572291974,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14640810409850455,catapult,CLB,45,catapult_fpga_latency
Throughput,0.14640810409850455,catapult,LUT,196,catapult_fpga_latency
Throughput,0.14640810409850455,catapult,FF,97,catapult_fpga_latency
Throughput,0.14640810409850455,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14640810409850455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1387072979180312,catapult,CLB,66,catapult_fpga_latency
Throughput,0.1387072979180312,catapult,LUT,268,catapult_fpga_latency
Throughput,0.1387072979180312,catapult,FF,99,catapult_fpga_latency
Throughput,0.1387072979180312,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1387072979180312,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15157902140280624,catapult,CLB,98,catapult_fpga_latency
Throughput,0.15157902140280624,catapult,LUT,385,catapult_fpga_latency
Throughput,0.15157902140280624,catapult,FF,107,catapult_fpga_latency
Throughput,0.15157902140280624,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15157902140280624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1308792256975601,catapult,CLB,49,catapult_fpga_latency
Throughput,0.1308792256975601,catapult,LUT,194,catapult_fpga_latency
Throughput,0.1308792256975601,catapult,FF,98,catapult_fpga_latency
Throughput,0.1308792256975601,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1308792256975601,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1360922683804857,catapult,CLB,58,catapult_fpga_latency
Throughput,0.1360922683804857,catapult,LUT,254,catapult_fpga_latency
Throughput,0.1360922683804857,catapult,FF,100,catapult_fpga_latency
Throughput,0.1360922683804857,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1360922683804857,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14515924404549524,catapult,CLB,111,catapult_fpga_latency
Throughput,0.14515924404549524,catapult,LUT,370,catapult_fpga_latency
Throughput,0.14515924404549524,catapult,FF,107,catapult_fpga_latency
Throughput,0.14515924404549524,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14515924404549524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12908409157328724,catapult,CLB,48,catapult_fpga_latency
Throughput,0.12908409157328724,catapult,LUT,190,catapult_fpga_latency
Throughput,0.12908409157328724,catapult,FF,96,catapult_fpga_latency
Throughput,0.12908409157328724,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12908409157328724,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14561365087205103,catapult,CLB,65,catapult_fpga_latency
Throughput,0.14561365087205103,catapult,LUT,241,catapult_fpga_latency
Throughput,0.14561365087205103,catapult,FF,98,catapult_fpga_latency
Throughput,0.14561365087205103,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14561365087205103,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19943826219071362,catapult,CLB,113,catapult_fpga_latency
Throughput,0.19943826219071362,catapult,LUT,359,catapult_fpga_latency
Throughput,0.19943826219071362,catapult,FF,104,catapult_fpga_latency
Throughput,0.19943826219071362,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19943826219071362,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11881313284330046,catapult,CLB,41,catapult_fpga_latency
Throughput,0.11881313284330046,catapult,LUT,190,catapult_fpga_latency
Throughput,0.11881313284330046,catapult,FF,94,catapult_fpga_latency
Throughput,0.11881313284330046,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11881313284330046,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10604506724476782,catapult,CLB,60,catapult_fpga_latency
Throughput,0.10604506724476782,catapult,LUT,255,catapult_fpga_latency
Throughput,0.10604506724476782,catapult,FF,96,catapult_fpga_latency
Throughput,0.10604506724476782,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10604506724476782,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14997088315303583,catapult,CLB,112,catapult_fpga_latency
Throughput,0.14997088315303583,catapult,LUT,373,catapult_fpga_latency
Throughput,0.14997088315303583,catapult,FF,104,catapult_fpga_latency
Throughput,0.14997088315303583,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14997088315303583,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12579407509906285,catapult,CLB,49,catapult_fpga_latency
Throughput,0.12579407509906285,catapult,LUT,193,catapult_fpga_latency
Throughput,0.12579407509906285,catapult,FF,97,catapult_fpga_latency
Throughput,0.12579407509906285,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12579407509906285,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13628995305901437,catapult,CLB,67,catapult_fpga_latency
Throughput,0.13628995305901437,catapult,LUT,265,catapult_fpga_latency
Throughput,0.13628995305901437,catapult,FF,99,catapult_fpga_latency
Throughput,0.13628995305901437,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13628995305901437,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1368438150906159,catapult,CLB,110,catapult_fpga_latency
Throughput,0.1368438150906159,catapult,LUT,373,catapult_fpga_latency
Throughput,0.1368438150906159,catapult,FF,106,catapult_fpga_latency
Throughput,0.1368438150906159,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1368438150906159,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18371208641816547,catapult,CLB,47,catapult_fpga_latency
Throughput,0.18371208641816547,catapult,LUT,202,catapult_fpga_latency
Throughput,0.18371208641816547,catapult,FF,98,catapult_fpga_latency
Throughput,0.18371208641816547,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18371208641816547,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1672277156526814,catapult,CLB,70,catapult_fpga_latency
Throughput,0.1672277156526814,catapult,LUT,274,catapult_fpga_latency
Throughput,0.1672277156526814,catapult,FF,100,catapult_fpga_latency
Throughput,0.1672277156526814,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1672277156526814,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14024039728421664,catapult,CLB,130,catapult_fpga_latency
Throughput,0.14024039728421664,catapult,LUT,390,catapult_fpga_latency
Throughput,0.14024039728421664,catapult,FF,104,catapult_fpga_latency
Throughput,0.14024039728421664,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14024039728421664,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2207097230137118,catapult,CLB,40,catapult_fpga_latency
Throughput,0.2207097230137118,catapult,LUT,155,catapult_fpga_latency
Throughput,0.2207097230137118,catapult,FF,75,catapult_fpga_latency
Throughput,0.2207097230137118,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2207097230137118,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3073740573221879,catapult,CLB,74,catapult_fpga_latency
Throughput,0.3073740573221879,catapult,LUT,210,catapult_fpga_latency
Throughput,0.3073740573221879,catapult,FF,77,catapult_fpga_latency
Throughput,0.3073740573221879,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3073740573221879,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13691996083541438,catapult,CLB,102,catapult_fpga_latency
Throughput,0.13691996083541438,catapult,LUT,327,catapult_fpga_latency
Throughput,0.13691996083541438,catapult,FF,81,catapult_fpga_latency
Throughput,0.13691996083541438,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13691996083541438,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20617710737229544,catapult,CLB,35,catapult_fpga_latency
Throughput,0.20617710737229544,catapult,LUT,160,catapult_fpga_latency
Throughput,0.20617710737229544,catapult,FF,70,catapult_fpga_latency
Throughput,0.20617710737229544,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20617710737229544,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2457482481221762,catapult,CLB,63,catapult_fpga_latency
Throughput,0.2457482481221762,catapult,LUT,259,catapult_fpga_latency
Throughput,0.2457482481221762,catapult,FF,72,catapult_fpga_latency
Throughput,0.2457482481221762,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2457482481221762,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21878735794136847,catapult,CLB,98,catapult_fpga_latency
Throughput,0.21878735794136847,catapult,LUT,330,catapult_fpga_latency
Throughput,0.21878735794136847,catapult,FF,76,catapult_fpga_latency
Throughput,0.21878735794136847,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21878735794136847,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18949679883057735,catapult,CLB,37,catapult_fpga_latency
Throughput,0.18949679883057735,catapult,LUT,149,catapult_fpga_latency
Throughput,0.18949679883057735,catapult,FF,73,catapult_fpga_latency
Throughput,0.18949679883057735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18949679883057735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1960505230039802,catapult,CLB,51,catapult_fpga_latency
Throughput,0.1960505230039802,catapult,LUT,228,catapult_fpga_latency
Throughput,0.1960505230039802,catapult,FF,75,catapult_fpga_latency
Throughput,0.1960505230039802,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1960505230039802,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24862547406662266,catapult,CLB,116,catapult_fpga_latency
Throughput,0.24862547406662266,catapult,LUT,353,catapult_fpga_latency
Throughput,0.24862547406662266,catapult,FF,79,catapult_fpga_latency
Throughput,0.24862547406662266,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24862547406662266,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15309232722688865,catapult,CLB,49,catapult_fpga_latency
Throughput,0.15309232722688865,catapult,LUT,230,catapult_fpga_latency
Throughput,0.15309232722688865,catapult,FF,106,catapult_fpga_latency
Throughput,0.15309232722688865,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15309232722688865,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18305992723001774,catapult,CLB,68,catapult_fpga_latency
Throughput,0.18305992723001774,catapult,LUT,249,catapult_fpga_latency
Throughput,0.18305992723001774,catapult,FF,108,catapult_fpga_latency
Throughput,0.18305992723001774,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18305992723001774,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17679611147560576,catapult,CLB,125,catapult_fpga_latency
Throughput,0.17679611147560576,catapult,LUT,405,catapult_fpga_latency
Throughput,0.17679611147560576,catapult,FF,115,catapult_fpga_latency
Throughput,0.17679611147560576,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17679611147560576,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12267265440070974,catapult,CLB,48,catapult_fpga_latency
Throughput,0.12267265440070974,catapult,LUT,243,catapult_fpga_latency
Throughput,0.12267265440070974,catapult,FF,105,catapult_fpga_latency
Throughput,0.12267265440070974,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12267265440070974,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15794442283238258,catapult,CLB,96,catapult_fpga_latency
Throughput,0.15794442283238258,catapult,LUT,363,catapult_fpga_latency
Throughput,0.15794442283238258,catapult,FF,107,catapult_fpga_latency
Throughput,0.15794442283238258,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15794442283238258,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13825860248481125,catapult,CLB,146,catapult_fpga_latency
Throughput,0.13825860248481125,catapult,LUT,481,catapult_fpga_latency
Throughput,0.13825860248481125,catapult,FF,114,catapult_fpga_latency
Throughput,0.13825860248481125,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13825860248481125,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1636217477518781,catapult,CLB,49,catapult_fpga_latency
Throughput,0.1636217477518781,catapult,LUT,247,catapult_fpga_latency
Throughput,0.1636217477518781,catapult,FF,108,catapult_fpga_latency
Throughput,0.1636217477518781,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1636217477518781,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11427449579521279,catapult,CLB,101,catapult_fpga_latency
Throughput,0.11427449579521279,catapult,LUT,375,catapult_fpga_latency
Throughput,0.11427449579521279,catapult,FF,110,catapult_fpga_latency
Throughput,0.11427449579521279,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11427449579521279,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13878663012877318,catapult,CLB,143,catapult_fpga_latency
Throughput,0.13878663012877318,catapult,LUT,536,catapult_fpga_latency
Throughput,0.13878663012877318,catapult,FF,114,catapult_fpga_latency
Throughput,0.13878663012877318,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13878663012877318,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2320543118475793,catapult,CLB,36,catapult_fpga_latency
Throughput,0.2320543118475793,catapult,LUT,163,catapult_fpga_latency
Throughput,0.2320543118475793,catapult,FF,47,catapult_fpga_latency
Throughput,0.2320543118475793,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2320543118475793,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3060459687165932,catapult,CLB,84,catapult_fpga_latency
Throughput,0.3060459687165932,catapult,LUT,313,catapult_fpga_latency
Throughput,0.3060459687165932,catapult,FF,51,catapult_fpga_latency
Throughput,0.3060459687165932,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3060459687165932,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26063433706222877,catapult,CLB,128,catapult_fpga_latency
Throughput,0.26063433706222877,catapult,LUT,472,catapult_fpga_latency
Throughput,0.26063433706222877,catapult,FF,59,catapult_fpga_latency
Throughput,0.26063433706222877,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26063433706222877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17585623963437377,catapult,CLB,57,catapult_fpga_latency
Throughput,0.17585623963437377,catapult,LUT,281,catapult_fpga_latency
Throughput,0.17585623963437377,catapult,FF,38,catapult_fpga_latency
Throughput,0.17585623963437377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17585623963437377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1148729843668207,catapult,CLB,92,catapult_fpga_latency
Throughput,0.1148729843668207,catapult,LUT,395,catapult_fpga_latency
Throughput,0.1148729843668207,catapult,FF,40,catapult_fpga_latency
Throughput,0.1148729843668207,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1148729843668207,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1789906502443938,catapult,CLB,162,catapult_fpga_latency
Throughput,0.1789906502443938,catapult,LUT,511,catapult_fpga_latency
Throughput,0.1789906502443938,catapult,FF,46,catapult_fpga_latency
Throughput,0.1789906502443938,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1789906502443938,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19816216481860632,catapult,CLB,59,catapult_fpga_latency
Throughput,0.19816216481860632,catapult,LUT,286,catapult_fpga_latency
Throughput,0.19816216481860632,catapult,FF,41,catapult_fpga_latency
Throughput,0.19816216481860632,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19816216481860632,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11619736680499189,catapult,CLB,93,catapult_fpga_latency
Throughput,0.11619736680499189,catapult,LUT,369,catapult_fpga_latency
Throughput,0.11619736680499189,catapult,FF,43,catapult_fpga_latency
Throughput,0.11619736680499189,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11619736680499189,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1475654722176272,catapult,CLB,137,catapult_fpga_latency
Throughput,0.1475654722176272,catapult,LUT,519,catapult_fpga_latency
Throughput,0.1475654722176272,catapult,FF,51,catapult_fpga_latency
Throughput,0.1475654722176272,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1475654722176272,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17525027930513265,catapult,CLB,49,catapult_fpga_latency
Throughput,0.17525027930513265,catapult,LUT,231,catapult_fpga_latency
Throughput,0.17525027930513265,catapult,FF,47,catapult_fpga_latency
Throughput,0.17525027930513265,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17525027930513265,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25913885566872724,catapult,CLB,88,catapult_fpga_latency
Throughput,0.25913885566872724,catapult,LUT,343,catapult_fpga_latency
Throughput,0.25913885566872724,catapult,FF,49,catapult_fpga_latency
Throughput,0.25913885566872724,catapult,DSP,1,catapult_fpga_latency
Throughput,0.25913885566872724,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18704290221752454,catapult,CLB,114,catapult_fpga_latency
Throughput,0.18704290221752454,catapult,LUT,480,catapult_fpga_latency
Throughput,0.18704290221752454,catapult,FF,57,catapult_fpga_latency
Throughput,0.18704290221752454,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18704290221752454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17283330124395038,catapult,CLB,61,catapult_fpga_latency
Throughput,0.17283330124395038,catapult,LUT,316,catapult_fpga_latency
Throughput,0.17283330124395038,catapult,FF,38,catapult_fpga_latency
Throughput,0.17283330124395038,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17283330124395038,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13923384072929573,catapult,CLB,103,catapult_fpga_latency
Throughput,0.13923384072929573,catapult,LUT,363,catapult_fpga_latency
Throughput,0.13923384072929573,catapult,FF,40,catapult_fpga_latency
Throughput,0.13923384072929573,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13923384072929573,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12582478144235462,catapult,CLB,120,catapult_fpga_latency
Throughput,0.12582478144235462,catapult,LUT,519,catapult_fpga_latency
Throughput,0.12582478144235462,catapult,FF,46,catapult_fpga_latency
Throughput,0.12582478144235462,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12582478144235462,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18182247944042315,catapult,CLB,67,catapult_fpga_latency
Throughput,0.18182247944042315,catapult,LUT,305,catapult_fpga_latency
Throughput,0.18182247944042315,catapult,FF,41,catapult_fpga_latency
Throughput,0.18182247944042315,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18182247944042315,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16031922764608889,catapult,CLB,94,catapult_fpga_latency
Throughput,0.16031922764608889,catapult,LUT,365,catapult_fpga_latency
Throughput,0.16031922764608889,catapult,FF,43,catapult_fpga_latency
Throughput,0.16031922764608889,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16031922764608889,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15505602018953427,catapult,CLB,194,catapult_fpga_latency
Throughput,0.15505602018953427,catapult,LUT,507,catapult_fpga_latency
Throughput,0.15505602018953427,catapult,FF,49,catapult_fpga_latency
Throughput,0.15505602018953427,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15505602018953427,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21076725604217028,catapult,CLB,50,catapult_fpga_latency
Throughput,0.21076725604217028,catapult,LUT,251,catapult_fpga_latency
Throughput,0.21076725604217028,catapult,FF,47,catapult_fpga_latency
Throughput,0.21076725604217028,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21076725604217028,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23355934871508494,catapult,CLB,92,catapult_fpga_latency
Throughput,0.23355934871508494,catapult,LUT,378,catapult_fpga_latency
Throughput,0.23355934871508494,catapult,FF,49,catapult_fpga_latency
Throughput,0.23355934871508494,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23355934871508494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21463520171845527,catapult,CLB,126,catapult_fpga_latency
Throughput,0.21463520171845527,catapult,LUT,466,catapult_fpga_latency
Throughput,0.21463520171845527,catapult,FF,56,catapult_fpga_latency
Throughput,0.21463520171845527,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21463520171845527,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17883012550834698,catapult,CLB,76,catapult_fpga_latency
Throughput,0.17883012550834698,catapult,LUT,357,catapult_fpga_latency
Throughput,0.17883012550834698,catapult,FF,38,catapult_fpga_latency
Throughput,0.17883012550834698,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17883012550834698,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1651057295815808,catapult,CLB,90,catapult_fpga_latency
Throughput,0.1651057295815808,catapult,LUT,376,catapult_fpga_latency
Throughput,0.1651057295815808,catapult,FF,40,catapult_fpga_latency
Throughput,0.1651057295815808,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1651057295815808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1509115054931788,catapult,CLB,151,catapult_fpga_latency
Throughput,0.1509115054931788,catapult,LUT,555,catapult_fpga_latency
Throughput,0.1509115054931788,catapult,FF,47,catapult_fpga_latency
Throughput,0.1509115054931788,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1509115054931788,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13655594437584784,catapult,CLB,60,catapult_fpga_latency
Throughput,0.13655594437584784,catapult,LUT,309,catapult_fpga_latency
Throughput,0.13655594437584784,catapult,FF,41,catapult_fpga_latency
Throughput,0.13655594437584784,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13655594437584784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1373438280499223,catapult,CLB,145,catapult_fpga_latency
Throughput,0.1373438280499223,catapult,LUT,598,catapult_fpga_latency
Throughput,0.1373438280499223,catapult,FF,51,catapult_fpga_latency
Throughput,0.1373438280499223,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1373438280499223,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12054097826718485,catapult,CLB,162,catapult_fpga_latency
Throughput,0.12054097826718485,catapult,LUT,570,catapult_fpga_latency
Throughput,0.12054097826718485,catapult,FF,47,catapult_fpga_latency
Throughput,0.12054097826718485,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12054097826718485,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22627034962389342,catapult,CLB,43,catapult_fpga_latency
Throughput,0.22627034962389342,catapult,LUT,212,catapult_fpga_latency
Throughput,0.22627034962389342,catapult,FF,89,catapult_fpga_latency
Throughput,0.22627034962389342,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22627034962389342,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28616798461331977,catapult,CLB,96,catapult_fpga_latency
Throughput,0.28616798461331977,catapult,LUT,311,catapult_fpga_latency
Throughput,0.28616798461331977,catapult,FF,91,catapult_fpga_latency
Throughput,0.28616798461331977,catapult,DSP,1,catapult_fpga_latency
Throughput,0.28616798461331977,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2979770635135131,catapult,CLB,101,catapult_fpga_latency
Throughput,0.2979770635135131,catapult,LUT,340,catapult_fpga_latency
Throughput,0.2979770635135131,catapult,FF,98,catapult_fpga_latency
Throughput,0.2979770635135131,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2979770635135131,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2613032604636931,catapult,CLB,41,catapult_fpga_latency
Throughput,0.2613032604636931,catapult,LUT,220,catapult_fpga_latency
Throughput,0.2613032604636931,catapult,FF,85,catapult_fpga_latency
Throughput,0.2613032604636931,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2613032604636931,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2436853213466148,catapult,CLB,105,catapult_fpga_latency
Throughput,0.2436853213466148,catapult,LUT,321,catapult_fpga_latency
Throughput,0.2436853213466148,catapult,FF,87,catapult_fpga_latency
Throughput,0.2436853213466148,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2436853213466148,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25227679810287845,catapult,CLB,120,catapult_fpga_latency
Throughput,0.25227679810287845,catapult,LUT,507,catapult_fpga_latency
Throughput,0.25227679810287845,catapult,FF,91,catapult_fpga_latency
Throughput,0.25227679810287845,catapult,DSP,1,catapult_fpga_latency
Throughput,0.25227679810287845,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22485588424239195,catapult,CLB,38,catapult_fpga_latency
Throughput,0.22485588424239195,catapult,LUT,191,catapult_fpga_latency
Throughput,0.22485588424239195,catapult,FF,45,catapult_fpga_latency
Throughput,0.22485588424239195,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22485588424239195,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39460122389515606,catapult,CLB,90,catapult_fpga_latency
Throughput,0.39460122389515606,catapult,LUT,313,catapult_fpga_latency
Throughput,0.39460122389515606,catapult,FF,47,catapult_fpga_latency
Throughput,0.39460122389515606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.39460122389515606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21325208144694097,catapult,CLB,133,catapult_fpga_latency
Throughput,0.21325208144694097,catapult,LUT,562,catapult_fpga_latency
Throughput,0.21325208144694097,catapult,FF,58,catapult_fpga_latency
Throughput,0.21325208144694097,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21325208144694097,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17313268178888305,catapult,CLB,65,catapult_fpga_latency
Throughput,0.17313268178888305,catapult,LUT,337,catapult_fpga_latency
Throughput,0.17313268178888305,catapult,FF,136,catapult_fpga_latency
Throughput,0.17313268178888305,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17313268178888305,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1482131643228978,catapult,CLB,113,catapult_fpga_latency
Throughput,0.1482131643228978,catapult,LUT,437,catapult_fpga_latency
Throughput,0.1482131643228978,catapult,FF,138,catapult_fpga_latency
Throughput,0.1482131643228978,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1482131643228978,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14911785604311295,catapult,CLB,189,catapult_fpga_latency
Throughput,0.14911785604311295,catapult,LUT,654,catapult_fpga_latency
Throughput,0.14911785604311295,catapult,FF,142,catapult_fpga_latency
Throughput,0.14911785604311295,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14911785604311295,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29413183459437453,catapult,CLB,46,catapult_fpga_latency
Throughput,0.29413183459437453,catapult,LUT,221,catapult_fpga_latency
Throughput,0.29413183459437453,catapult,FF,45,catapult_fpga_latency
Throughput,0.29413183459437453,catapult,DSP,1,catapult_fpga_latency
Throughput,0.29413183459437453,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3298711160562457,catapult,CLB,76,catapult_fpga_latency
Throughput,0.3298711160562457,catapult,LUT,296,catapult_fpga_latency
Throughput,0.3298711160562457,catapult,FF,47,catapult_fpga_latency
Throughput,0.3298711160562457,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3298711160562457,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24412846625802814,catapult,CLB,155,catapult_fpga_latency
Throughput,0.24412846625802814,catapult,LUT,487,catapult_fpga_latency
Throughput,0.24412846625802814,catapult,FF,51,catapult_fpga_latency
Throughput,0.24412846625802814,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24412846625802814,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16541954117581864,catapult,CLB,65,catapult_fpga_latency
Throughput,0.16541954117581864,catapult,LUT,340,catapult_fpga_latency
Throughput,0.16541954117581864,catapult,FF,136,catapult_fpga_latency
Throughput,0.16541954117581864,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16541954117581864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14212475369780184,catapult,CLB,110,catapult_fpga_latency
Throughput,0.14212475369780184,catapult,LUT,442,catapult_fpga_latency
Throughput,0.14212475369780184,catapult,FF,138,catapult_fpga_latency
Throughput,0.14212475369780184,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14212475369780184,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16404070309157673,catapult,CLB,172,catapult_fpga_latency
Throughput,0.16404070309157673,catapult,LUT,663,catapult_fpga_latency
Throughput,0.16404070309157673,catapult,FF,142,catapult_fpga_latency
Throughput,0.16404070309157673,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16404070309157673,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17129409088487615,catapult,CLB,67,catapult_fpga_latency
Throughput,0.17129409088487615,catapult,LUT,340,catapult_fpga_latency
Throughput,0.17129409088487615,catapult,FF,140,catapult_fpga_latency
Throughput,0.17129409088487615,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17129409088487615,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17943714872935174,catapult,CLB,110,catapult_fpga_latency
Throughput,0.17943714872935174,catapult,LUT,435,catapult_fpga_latency
Throughput,0.17943714872935174,catapult,FF,142,catapult_fpga_latency
Throughput,0.17943714872935174,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17943714872935174,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1632464628164553,catapult,CLB,203,catapult_fpga_latency
Throughput,0.1632464628164553,catapult,LUT,703,catapult_fpga_latency
Throughput,0.1632464628164553,catapult,FF,146,catapult_fpga_latency
Throughput,0.1632464628164553,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1632464628164553,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1860376164339677,catapult,CLB,68,catapult_fpga_latency
Throughput,0.1860376164339677,catapult,LUT,351,catapult_fpga_latency
Throughput,0.1860376164339677,catapult,FF,37,catapult_fpga_latency
Throughput,0.1860376164339677,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1860376164339677,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1862822843498478,catapult,CLB,120,catapult_fpga_latency
Throughput,0.1862822843498478,catapult,LUT,445,catapult_fpga_latency
Throughput,0.1862822843498478,catapult,FF,39,catapult_fpga_latency
Throughput,0.1862822843498478,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1862822843498478,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1635292490050063,catapult,CLB,193,catapult_fpga_latency
Throughput,0.1635292490050063,catapult,LUT,684,catapult_fpga_latency
Throughput,0.1635292490050063,catapult,FF,47,catapult_fpga_latency
Throughput,0.1635292490050063,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1635292490050063,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16938421047817503,catapult,CLB,70,catapult_fpga_latency
Throughput,0.16938421047817503,catapult,LUT,330,catapult_fpga_latency
Throughput,0.16938421047817503,catapult,FF,140,catapult_fpga_latency
Throughput,0.16938421047817503,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16938421047817503,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15533666892940415,catapult,CLB,142,catapult_fpga_latency
Throughput,0.15533666892940415,catapult,LUT,510,catapult_fpga_latency
Throughput,0.15533666892940415,catapult,FF,142,catapult_fpga_latency
Throughput,0.15533666892940415,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15533666892940415,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1333088222845426,catapult,CLB,207,catapult_fpga_latency
Throughput,0.1333088222845426,catapult,LUT,709,catapult_fpga_latency
Throughput,0.1333088222845426,catapult,FF,146,catapult_fpga_latency
Throughput,0.1333088222845426,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1333088222845426,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20241595588303757,catapult,CLB,58,catapult_fpga_latency
Throughput,0.20241595588303757,catapult,LUT,303,catapult_fpga_latency
Throughput,0.20241595588303757,catapult,FF,37,catapult_fpga_latency
Throughput,0.20241595588303757,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20241595588303757,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18492256090378312,catapult,CLB,131,catapult_fpga_latency
Throughput,0.18492256090378312,catapult,LUT,592,catapult_fpga_latency
Throughput,0.18492256090378312,catapult,FF,52,catapult_fpga_latency
Throughput,0.18492256090378312,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18492256090378312,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2198179511692007,catapult,CLB,218,catapult_fpga_latency
Throughput,0.2198179511692007,catapult,LUT,862,catapult_fpga_latency
Throughput,0.2198179511692007,catapult,FF,66,catapult_fpga_latency
Throughput,0.2198179511692007,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2198179511692007,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.101244661369006,catapult,CLB,43,catapult_fpga_latency
Throughput,0.101244661369006,catapult,LUT,178,catapult_fpga_latency
Throughput,0.101244661369006,catapult,FF,50,catapult_fpga_latency
Throughput,0.101244661369006,catapult,DSP,1,catapult_fpga_latency
Throughput,0.101244661369006,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14800268891285218,catapult,CLB,63,catapult_fpga_latency
Throughput,0.14800268891285218,catapult,LUT,202,catapult_fpga_latency
Throughput,0.14800268891285218,catapult,FF,52,catapult_fpga_latency
Throughput,0.14800268891285218,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14800268891285218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08578916985509266,catapult,CLB,96,catapult_fpga_latency
Throughput,0.08578916985509266,catapult,LUT,326,catapult_fpga_latency
Throughput,0.08578916985509266,catapult,FF,56,catapult_fpga_latency
Throughput,0.08578916985509266,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08578916985509266,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1059885322527873,catapult,CLB,41,catapult_fpga_latency
Throughput,0.1059885322527873,catapult,LUT,177,catapult_fpga_latency
Throughput,0.1059885322527873,catapult,FF,60,catapult_fpga_latency
Throughput,0.1059885322527873,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1059885322527873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10440722744414971,catapult,CLB,81,catapult_fpga_latency
Throughput,0.10440722744414971,catapult,LUT,273,catapult_fpga_latency
Throughput,0.10440722744414971,catapult,FF,62,catapult_fpga_latency
Throughput,0.10440722744414971,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10440722744414971,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08349300675099405,catapult,CLB,170,catapult_fpga_latency
Throughput,0.08349300675099405,catapult,LUT,367,catapult_fpga_latency
Throughput,0.08349300675099405,catapult,FF,66,catapult_fpga_latency
Throughput,0.08349300675099405,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08349300675099405,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09255564746331349,catapult,CLB,42,catapult_fpga_latency
Throughput,0.09255564746331349,catapult,LUT,169,catapult_fpga_latency
Throughput,0.09255564746331349,catapult,FF,63,catapult_fpga_latency
Throughput,0.09255564746331349,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09255564746331349,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11505311196807784,catapult,CLB,86,catapult_fpga_latency
Throughput,0.11505311196807784,catapult,LUT,283,catapult_fpga_latency
Throughput,0.11505311196807784,catapult,FF,65,catapult_fpga_latency
Throughput,0.11505311196807784,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11505311196807784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08373309606723231,catapult,CLB,175,catapult_fpga_latency
Throughput,0.08373309606723231,catapult,LUT,379,catapult_fpga_latency
Throughput,0.08373309606723231,catapult,FF,69,catapult_fpga_latency
Throughput,0.08373309606723231,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08373309606723231,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1251844593007797,catapult,CLB,42,catapult_fpga_latency
Throughput,0.1251844593007797,catapult,LUT,169,catapult_fpga_latency
Throughput,0.1251844593007797,catapult,FF,64,catapult_fpga_latency
Throughput,0.1251844593007797,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1251844593007797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11388673326610979,catapult,CLB,77,catapult_fpga_latency
Throughput,0.11388673326610979,catapult,LUT,283,catapult_fpga_latency
Throughput,0.11388673326610979,catapult,FF,66,catapult_fpga_latency
Throughput,0.11388673326610979,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11388673326610979,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08179451271696096,catapult,CLB,161,catapult_fpga_latency
Throughput,0.08179451271696096,catapult,LUT,379,catapult_fpga_latency
Throughput,0.08179451271696096,catapult,FF,70,catapult_fpga_latency
Throughput,0.08179451271696096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08179451271696096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10958792419978625,catapult,CLB,35,catapult_fpga_latency
Throughput,0.10958792419978625,catapult,LUT,168,catapult_fpga_latency
Throughput,0.10958792419978625,catapult,FF,65,catapult_fpga_latency
Throughput,0.10958792419978625,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10958792419978625,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09095699216869393,catapult,CLB,103,catapult_fpga_latency
Throughput,0.09095699216869393,catapult,LUT,284,catapult_fpga_latency
Throughput,0.09095699216869393,catapult,FF,67,catapult_fpga_latency
Throughput,0.09095699216869393,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09095699216869393,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13458251024913107,catapult,CLB,86,catapult_fpga_latency
Throughput,0.13458251024913107,catapult,LUT,379,catapult_fpga_latency
Throughput,0.13458251024913107,catapult,FF,71,catapult_fpga_latency
Throughput,0.13458251024913107,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13458251024913107,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10741906993561516,catapult,CLB,37,catapult_fpga_latency
Throughput,0.10741906993561516,catapult,LUT,154,catapult_fpga_latency
Throughput,0.10741906993561516,catapult,FF,86,catapult_fpga_latency
Throughput,0.10741906993561516,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10741906993561516,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11653878865387678,catapult,CLB,64,catapult_fpga_latency
Throughput,0.11653878865387678,catapult,LUT,208,catapult_fpga_latency
Throughput,0.11653878865387678,catapult,FF,88,catapult_fpga_latency
Throughput,0.11653878865387678,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11653878865387678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06758742365662561,catapult,CLB,121,catapult_fpga_latency
Throughput,0.06758742365662561,catapult,LUT,332,catapult_fpga_latency
Throughput,0.06758742365662561,catapult,FF,92,catapult_fpga_latency
Throughput,0.06758742365662561,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06758742365662561,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07762244319434362,catapult,CLB,42,catapult_fpga_latency
Throughput,0.07762244319434362,catapult,LUT,168,catapult_fpga_latency
Throughput,0.07762244319434362,catapult,FF,83,catapult_fpga_latency
Throughput,0.07762244319434362,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07762244319434362,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0969855908507673,catapult,CLB,61,catapult_fpga_latency
Throughput,0.0969855908507673,catapult,LUT,224,catapult_fpga_latency
Throughput,0.0969855908507673,catapult,FF,85,catapult_fpga_latency
Throughput,0.0969855908507673,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0969855908507673,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10323543998325109,catapult,CLB,131,catapult_fpga_latency
Throughput,0.10323543998325109,catapult,LUT,332,catapult_fpga_latency
Throughput,0.10323543998325109,catapult,FF,89,catapult_fpga_latency
Throughput,0.10323543998325109,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10323543998325109,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08312857380129844,catapult,CLB,43,catapult_fpga_latency
Throughput,0.08312857380129844,catapult,LUT,157,catapult_fpga_latency
Throughput,0.08312857380129844,catapult,FF,86,catapult_fpga_latency
Throughput,0.08312857380129844,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08312857380129844,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10166060566135712,catapult,CLB,66,catapult_fpga_latency
Throughput,0.10166060566135712,catapult,LUT,231,catapult_fpga_latency
Throughput,0.10166060566135712,catapult,FF,88,catapult_fpga_latency
Throughput,0.10166060566135712,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10166060566135712,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09905842981294201,catapult,CLB,100,catapult_fpga_latency
Throughput,0.09905842981294201,catapult,LUT,354,catapult_fpga_latency
Throughput,0.09905842981294201,catapult,FF,92,catapult_fpga_latency
Throughput,0.09905842981294201,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09905842981294201,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0933622083971464,catapult,CLB,49,catapult_fpga_latency
Throughput,0.0933622083971464,catapult,LUT,158,catapult_fpga_latency
Throughput,0.0933622083971464,catapult,FF,87,catapult_fpga_latency
Throughput,0.0933622083971464,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0933622083971464,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1285947538227041,catapult,CLB,62,catapult_fpga_latency
Throughput,0.1285947538227041,catapult,LUT,236,catapult_fpga_latency
Throughput,0.1285947538227041,catapult,FF,89,catapult_fpga_latency
Throughput,0.1285947538227041,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1285947538227041,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06682195197345939,catapult,CLB,138,catapult_fpga_latency
Throughput,0.06682195197345939,catapult,LUT,342,catapult_fpga_latency
Throughput,0.06682195197345939,catapult,FF,93,catapult_fpga_latency
Throughput,0.06682195197345939,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06682195197345939,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10069562552021877,catapult,CLB,47,catapult_fpga_latency
Throughput,0.10069562552021877,catapult,LUT,158,catapult_fpga_latency
Throughput,0.10069562552021877,catapult,FF,88,catapult_fpga_latency
Throughput,0.10069562552021877,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10069562552021877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1408245616060985,catapult,CLB,67,catapult_fpga_latency
Throughput,0.1408245616060985,catapult,LUT,236,catapult_fpga_latency
Throughput,0.1408245616060985,catapult,FF,90,catapult_fpga_latency
Throughput,0.1408245616060985,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1408245616060985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10633288914541109,catapult,CLB,101,catapult_fpga_latency
Throughput,0.10633288914541109,catapult,LUT,351,catapult_fpga_latency
Throughput,0.10633288914541109,catapult,FF,94,catapult_fpga_latency
Throughput,0.10633288914541109,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10633288914541109,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07405886183526895,catapult,CLB,72,catapult_fpga_latency
Throughput,0.07405886183526895,catapult,LUT,303,catapult_fpga_latency
Throughput,0.07405886183526895,catapult,FF,125,catapult_fpga_latency
Throughput,0.07405886183526895,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07405886183526895,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08672982505987177,catapult,CLB,93,catapult_fpga_latency
Throughput,0.08672982505987177,catapult,LUT,371,catapult_fpga_latency
Throughput,0.08672982505987177,catapult,FF,127,catapult_fpga_latency
Throughput,0.08672982505987177,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08672982505987177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07879923208572348,catapult,CLB,159,catapult_fpga_latency
Throughput,0.07879923208572348,catapult,LUT,548,catapult_fpga_latency
Throughput,0.07879923208572348,catapult,FF,133,catapult_fpga_latency
Throughput,0.07879923208572348,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07879923208572348,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06912896194499035,catapult,CLB,58,catapult_fpga_latency
Throughput,0.06912896194499035,catapult,LUT,259,catapult_fpga_latency
Throughput,0.06912896194499035,catapult,FF,39,catapult_fpga_latency
Throughput,0.06912896194499035,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06912896194499035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07933744978336116,catapult,CLB,78,catapult_fpga_latency
Throughput,0.07933744978336116,catapult,LUT,298,catapult_fpga_latency
Throughput,0.07933744978336116,catapult,FF,41,catapult_fpga_latency
Throughput,0.07933744978336116,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07933744978336116,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09423781912577271,catapult,CLB,116,catapult_fpga_latency
Throughput,0.09423781912577271,catapult,LUT,427,catapult_fpga_latency
Throughput,0.09423781912577271,catapult,FF,48,catapult_fpga_latency
Throughput,0.09423781912577271,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09423781912577271,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10798767558256112,catapult,CLB,44,catapult_fpga_latency
Throughput,0.10798767558256112,catapult,LUT,200,catapult_fpga_latency
Throughput,0.10798767558256112,catapult,FF,42,catapult_fpga_latency
Throughput,0.10798767558256112,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10798767558256112,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0725939954312243,catapult,CLB,87,catapult_fpga_latency
Throughput,0.0725939954312243,catapult,LUT,285,catapult_fpga_latency
Throughput,0.0725939954312243,catapult,FF,44,catapult_fpga_latency
Throughput,0.0725939954312243,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0725939954312243,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08582059290873023,catapult,CLB,129,catapult_fpga_latency
Throughput,0.08582059290873023,catapult,LUT,429,catapult_fpga_latency
Throughput,0.08582059290873023,catapult,FF,51,catapult_fpga_latency
Throughput,0.08582059290873023,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08582059290873023,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09149962114581864,catapult,CLB,42,catapult_fpga_latency
Throughput,0.09149962114581864,catapult,LUT,228,catapult_fpga_latency
Throughput,0.09149962114581864,catapult,FF,43,catapult_fpga_latency
Throughput,0.09149962114581864,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09149962114581864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10055072638347494,catapult,CLB,69,catapult_fpga_latency
Throughput,0.10055072638347494,catapult,LUT,293,catapult_fpga_latency
Throughput,0.10055072638347494,catapult,FF,45,catapult_fpga_latency
Throughput,0.10055072638347494,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10055072638347494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08236483950428557,catapult,CLB,108,catapult_fpga_latency
Throughput,0.08236483950428557,catapult,LUT,414,catapult_fpga_latency
Throughput,0.08236483950428557,catapult,FF,52,catapult_fpga_latency
Throughput,0.08236483950428557,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08236483950428557,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07772518287375339,catapult,CLB,47,catapult_fpga_latency
Throughput,0.07772518287375339,catapult,LUT,223,catapult_fpga_latency
Throughput,0.07772518287375339,catapult,FF,44,catapult_fpga_latency
Throughput,0.07772518287375339,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07772518287375339,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11416433476499216,catapult,CLB,80,catapult_fpga_latency
Throughput,0.11416433476499216,catapult,LUT,289,catapult_fpga_latency
Throughput,0.11416433476499216,catapult,FF,46,catapult_fpga_latency
Throughput,0.11416433476499216,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11416433476499216,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09449796914414513,catapult,CLB,123,catapult_fpga_latency
Throughput,0.09449796914414513,catapult,LUT,447,catapult_fpga_latency
Throughput,0.09449796914414513,catapult,FF,52,catapult_fpga_latency
Throughput,0.09449796914414513,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09449796914414513,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08945666437389235,catapult,CLB,70,catapult_fpga_latency
Throughput,0.08945666437389235,catapult,LUT,313,catapult_fpga_latency
Throughput,0.08945666437389235,catapult,FF,50,catapult_fpga_latency
Throughput,0.08945666437389235,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08945666437389235,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09880118593039497,catapult,CLB,93,catapult_fpga_latency
Throughput,0.09880118593039497,catapult,LUT,335,catapult_fpga_latency
Throughput,0.09880118593039497,catapult,FF,52,catapult_fpga_latency
Throughput,0.09880118593039497,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09880118593039497,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08515940648662605,catapult,CLB,128,catapult_fpga_latency
Throughput,0.08515940648662605,catapult,LUT,459,catapult_fpga_latency
Throughput,0.08515940648662605,catapult,FF,58,catapult_fpga_latency
Throughput,0.08515940648662605,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08515940648662605,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1056161381459087,catapult,CLB,48,catapult_fpga_latency
Throughput,0.1056161381459087,catapult,LUT,216,catapult_fpga_latency
Throughput,0.1056161381459087,catapult,FF,39,catapult_fpga_latency
Throughput,0.1056161381459087,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1056161381459087,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0575257286697762,catapult,CLB,90,catapult_fpga_latency
Throughput,0.0575257286697762,catapult,LUT,284,catapult_fpga_latency
Throughput,0.0575257286697762,catapult,FF,41,catapult_fpga_latency
Throughput,0.0575257286697762,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0575257286697762,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.090672156321699,catapult,CLB,121,catapult_fpga_latency
Throughput,0.090672156321699,catapult,LUT,434,catapult_fpga_latency
Throughput,0.090672156321699,catapult,FF,49,catapult_fpga_latency
Throughput,0.090672156321699,catapult,DSP,1,catapult_fpga_latency
Throughput,0.090672156321699,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08296233957779803,catapult,CLB,46,catapult_fpga_latency
Throughput,0.08296233957779803,catapult,LUT,230,catapult_fpga_latency
Throughput,0.08296233957779803,catapult,FF,42,catapult_fpga_latency
Throughput,0.08296233957779803,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08296233957779803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08543734909094233,catapult,CLB,80,catapult_fpga_latency
Throughput,0.08543734909094233,catapult,LUT,278,catapult_fpga_latency
Throughput,0.08543734909094233,catapult,FF,44,catapult_fpga_latency
Throughput,0.08543734909094233,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08543734909094233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0882545465874129,catapult,CLB,131,catapult_fpga_latency
Throughput,0.0882545465874129,catapult,LUT,435,catapult_fpga_latency
Throughput,0.0882545465874129,catapult,FF,51,catapult_fpga_latency
Throughput,0.0882545465874129,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0882545465874129,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10453989587408212,catapult,CLB,56,catapult_fpga_latency
Throughput,0.10453989587408212,catapult,LUT,247,catapult_fpga_latency
Throughput,0.10453989587408212,catapult,FF,43,catapult_fpga_latency
Throughput,0.10453989587408212,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10453989587408212,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07715911258378709,catapult,CLB,90,catapult_fpga_latency
Throughput,0.07715911258378709,catapult,LUT,284,catapult_fpga_latency
Throughput,0.07715911258378709,catapult,FF,45,catapult_fpga_latency
Throughput,0.07715911258378709,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07715911258378709,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07584266893385684,catapult,CLB,121,catapult_fpga_latency
Throughput,0.07584266893385684,catapult,LUT,446,catapult_fpga_latency
Throughput,0.07584266893385684,catapult,FF,52,catapult_fpga_latency
Throughput,0.07584266893385684,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07584266893385684,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07075866878603032,catapult,CLB,55,catapult_fpga_latency
Throughput,0.07075866878603032,catapult,LUT,267,catapult_fpga_latency
Throughput,0.07075866878603032,catapult,FF,44,catapult_fpga_latency
Throughput,0.07075866878603032,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07075866878603032,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09426441564498966,catapult,CLB,78,catapult_fpga_latency
Throughput,0.09426441564498966,catapult,LUT,282,catapult_fpga_latency
Throughput,0.09426441564498966,catapult,FF,46,catapult_fpga_latency
Throughput,0.09426441564498966,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09426441564498966,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1003992375681899,catapult,CLB,133,catapult_fpga_latency
Throughput,0.1003992375681899,catapult,LUT,439,catapult_fpga_latency
Throughput,0.1003992375681899,catapult,FF,54,catapult_fpga_latency
Throughput,0.1003992375681899,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1003992375681899,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07040673336202642,catapult,CLB,56,catapult_fpga_latency
Throughput,0.07040673336202642,catapult,LUT,296,catapult_fpga_latency
Throughput,0.07040673336202642,catapult,FF,129,catapult_fpga_latency
Throughput,0.07040673336202642,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07040673336202642,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07357971648557962,catapult,CLB,98,catapult_fpga_latency
Throughput,0.07357971648557962,catapult,LUT,369,catapult_fpga_latency
Throughput,0.07357971648557962,catapult,FF,131,catapult_fpga_latency
Throughput,0.07357971648557962,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07357971648557962,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07586502246932303,catapult,CLB,148,catapult_fpga_latency
Throughput,0.07586502246932303,catapult,LUT,497,catapult_fpga_latency
Throughput,0.07586502246932303,catapult,FF,135,catapult_fpga_latency
Throughput,0.07586502246932303,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07586502246932303,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.060713254456292165,catapult,CLB,67,catapult_fpga_latency
Throughput,0.060713254456292165,catapult,LUT,314,catapult_fpga_latency
Throughput,0.060713254456292165,catapult,FF,134,catapult_fpga_latency
Throughput,0.060713254456292165,catapult,DSP,1,catapult_fpga_latency
Throughput,0.060713254456292165,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.054137633781537,catapult,CLB,116,catapult_fpga_latency
Throughput,0.054137633781537,catapult,LUT,419,catapult_fpga_latency
Throughput,0.054137633781537,catapult,FF,136,catapult_fpga_latency
Throughput,0.054137633781537,catapult,DSP,1,catapult_fpga_latency
Throughput,0.054137633781537,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04878445481395975,catapult,CLB,143,catapult_fpga_latency
Throughput,0.04878445481395975,catapult,LUT,560,catapult_fpga_latency
Throughput,0.04878445481395975,catapult,FF,143,catapult_fpga_latency
Throughput,0.04878445481395975,catapult,DSP,1,catapult_fpga_latency
Throughput,0.04878445481395975,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06672083954031743,catapult,CLB,65,catapult_fpga_latency
Throughput,0.06672083954031743,catapult,LUT,345,catapult_fpga_latency
Throughput,0.06672083954031743,catapult,FF,137,catapult_fpga_latency
Throughput,0.06672083954031743,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06672083954031743,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0684921889795383,catapult,CLB,110,catapult_fpga_latency
Throughput,0.0684921889795383,catapult,LUT,415,catapult_fpga_latency
Throughput,0.0684921889795383,catapult,FF,139,catapult_fpga_latency
Throughput,0.0684921889795383,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0684921889795383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.046113662708162265,catapult,CLB,161,catapult_fpga_latency
Throughput,0.046113662708162265,catapult,LUT,599,catapult_fpga_latency
Throughput,0.046113662708162265,catapult,FF,143,catapult_fpga_latency
Throughput,0.046113662708162265,catapult,DSP,1,catapult_fpga_latency
Throughput,0.046113662708162265,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07800219529378434,catapult,CLB,68,catapult_fpga_latency
Throughput,0.07800219529378434,catapult,LUT,334,catapult_fpga_latency
Throughput,0.07800219529378434,catapult,FF,138,catapult_fpga_latency
Throughput,0.07800219529378434,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07800219529378434,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06780791455334825,catapult,CLB,103,catapult_fpga_latency
Throughput,0.06780791455334825,catapult,LUT,390,catapult_fpga_latency
Throughput,0.06780791455334825,catapult,FF,140,catapult_fpga_latency
Throughput,0.06780791455334825,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06780791455334825,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06348590435162861,catapult,CLB,143,catapult_fpga_latency
Throughput,0.06348590435162861,catapult,LUT,512,catapult_fpga_latency
Throughput,0.06348590435162861,catapult,FF,144,catapult_fpga_latency
Throughput,0.06348590435162861,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06348590435162861,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06861272951386851,catapult,CLB,67,catapult_fpga_latency
Throughput,0.06861272951386851,catapult,LUT,343,catapult_fpga_latency
Throughput,0.06861272951386851,catapult,FF,139,catapult_fpga_latency
Throughput,0.06861272951386851,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06861272951386851,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06557742562700215,catapult,CLB,112,catapult_fpga_latency
Throughput,0.06557742562700215,catapult,LUT,388,catapult_fpga_latency
Throughput,0.06557742562700215,catapult,FF,141,catapult_fpga_latency
Throughput,0.06557742562700215,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06557742562700215,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05803777307207514,catapult,CLB,127,catapult_fpga_latency
Throughput,0.05803777307207514,catapult,LUT,512,catapult_fpga_latency
Throughput,0.05803777307207514,catapult,FF,145,catapult_fpga_latency
Throughput,0.05803777307207514,catapult,DSP,1,catapult_fpga_latency
Throughput,0.05803777307207514,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2029451398697904,catapult,CLB,41,catapult_fpga_latency
Throughput,0.2029451398697904,catapult,LUT,178,catapult_fpga_latency
Throughput,0.2029451398697904,catapult,FF,48,catapult_fpga_latency
Throughput,0.2029451398697904,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2029451398697904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1885489330675799,catapult,CLB,81,catapult_fpga_latency
Throughput,0.1885489330675799,catapult,LUT,239,catapult_fpga_latency
Throughput,0.1885489330675799,catapult,FF,50,catapult_fpga_latency
Throughput,0.1885489330675799,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1885489330675799,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23563842697211693,catapult,CLB,126,catapult_fpga_latency
Throughput,0.23563842697211693,catapult,LUT,412,catapult_fpga_latency
Throughput,0.23563842697211693,catapult,FF,58,catapult_fpga_latency
Throughput,0.23563842697211693,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23563842697211693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1240676009618713,catapult,CLB,32,catapult_fpga_latency
Throughput,0.1240676009618713,catapult,LUT,164,catapult_fpga_latency
Throughput,0.1240676009618713,catapult,FF,63,catapult_fpga_latency
Throughput,0.1240676009618713,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1240676009618713,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1778569201548707,catapult,CLB,48,catapult_fpga_latency
Throughput,0.1778569201548707,catapult,LUT,209,catapult_fpga_latency
Throughput,0.1778569201548707,catapult,FF,65,catapult_fpga_latency
Throughput,0.1778569201548707,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1778569201548707,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09436725622295435,catapult,CLB,120,catapult_fpga_latency
Throughput,0.09436725622295435,catapult,LUT,331,catapult_fpga_latency
Throughput,0.09436725622295435,catapult,FF,69,catapult_fpga_latency
Throughput,0.09436725622295435,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09436725622295435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14881601236482483,catapult,CLB,36,catapult_fpga_latency
Throughput,0.14881601236482483,catapult,LUT,155,catapult_fpga_latency
Throughput,0.14881601236482483,catapult,FF,66,catapult_fpga_latency
Throughput,0.14881601236482483,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14881601236482483,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21273893507569358,catapult,CLB,60,catapult_fpga_latency
Throughput,0.21273893507569358,catapult,LUT,219,catapult_fpga_latency
Throughput,0.21273893507569358,catapult,FF,68,catapult_fpga_latency
Throughput,0.21273893507569358,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21273893507569358,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15851437788813197,catapult,CLB,101,catapult_fpga_latency
Throughput,0.15851437788813197,catapult,LUT,344,catapult_fpga_latency
Throughput,0.15851437788813197,catapult,FF,72,catapult_fpga_latency
Throughput,0.15851437788813197,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15851437788813197,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15306067003532794,catapult,CLB,41,catapult_fpga_latency
Throughput,0.15306067003532794,catapult,LUT,155,catapult_fpga_latency
Throughput,0.15306067003532794,catapult,FF,67,catapult_fpga_latency
Throughput,0.15306067003532794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15306067003532794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16812142132539531,catapult,CLB,59,catapult_fpga_latency
Throughput,0.16812142132539531,catapult,LUT,220,catapult_fpga_latency
Throughput,0.16812142132539531,catapult,FF,69,catapult_fpga_latency
Throughput,0.16812142132539531,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16812142132539531,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15342510814168747,catapult,CLB,109,catapult_fpga_latency
Throughput,0.15342510814168747,catapult,LUT,344,catapult_fpga_latency
Throughput,0.15342510814168747,catapult,FF,73,catapult_fpga_latency
Throughput,0.15342510814168747,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15342510814168747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14619064458817582,catapult,CLB,39,catapult_fpga_latency
Throughput,0.14619064458817582,catapult,LUT,165,catapult_fpga_latency
Throughput,0.14619064458817582,catapult,FF,92,catapult_fpga_latency
Throughput,0.14619064458817582,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14619064458817582,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23108724236661066,catapult,CLB,86,catapult_fpga_latency
Throughput,0.23108724236661066,catapult,LUT,263,catapult_fpga_latency
Throughput,0.23108724236661066,catapult,FF,94,catapult_fpga_latency
Throughput,0.23108724236661066,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23108724236661066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19904945921247674,catapult,CLB,125,catapult_fpga_latency
Throughput,0.19904945921247674,catapult,LUT,342,catapult_fpga_latency
Throughput,0.19904945921247674,catapult,FF,98,catapult_fpga_latency
Throughput,0.19904945921247674,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19904945921247674,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13448446657341515,catapult,CLB,39,catapult_fpga_latency
Throughput,0.13448446657341515,catapult,LUT,174,catapult_fpga_latency
Throughput,0.13448446657341515,catapult,FF,90,catapult_fpga_latency
Throughput,0.13448446657341515,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13448446657341515,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16185509243058765,catapult,CLB,88,catapult_fpga_latency
Throughput,0.16185509243058765,catapult,LUT,274,catapult_fpga_latency
Throughput,0.16185509243058765,catapult,FF,92,catapult_fpga_latency
Throughput,0.16185509243058765,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16185509243058765,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15529093290406779,catapult,CLB,113,catapult_fpga_latency
Throughput,0.15529093290406779,catapult,LUT,353,catapult_fpga_latency
Throughput,0.15529093290406779,catapult,FF,96,catapult_fpga_latency
Throughput,0.15529093290406779,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15529093290406779,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11381384857317838,catapult,CLB,36,catapult_fpga_latency
Throughput,0.11381384857317838,catapult,LUT,167,catapult_fpga_latency
Throughput,0.11381384857317838,catapult,FF,93,catapult_fpga_latency
Throughput,0.11381384857317838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11381384857317838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14336668854920223,catapult,CLB,71,catapult_fpga_latency
Throughput,0.14336668854920223,catapult,LUT,278,catapult_fpga_latency
Throughput,0.14336668854920223,catapult,FF,95,catapult_fpga_latency
Throughput,0.14336668854920223,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14336668854920223,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1926273054599054,catapult,CLB,127,catapult_fpga_latency
Throughput,0.1926273054599054,catapult,LUT,363,catapult_fpga_latency
Throughput,0.1926273054599054,catapult,FF,99,catapult_fpga_latency
Throughput,0.1926273054599054,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1926273054599054,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1519866786715878,catapult,CLB,34,catapult_fpga_latency
Throughput,0.1519866786715878,catapult,LUT,162,catapult_fpga_latency
Throughput,0.1519866786715878,catapult,FF,94,catapult_fpga_latency
Throughput,0.1519866786715878,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1519866786715878,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14347852786439097,catapult,CLB,63,catapult_fpga_latency
Throughput,0.14347852786439097,catapult,LUT,280,catapult_fpga_latency
Throughput,0.14347852786439097,catapult,FF,96,catapult_fpga_latency
Throughput,0.14347852786439097,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14347852786439097,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16670231317796788,catapult,CLB,137,catapult_fpga_latency
Throughput,0.16670231317796788,catapult,LUT,360,catapult_fpga_latency
Throughput,0.16670231317796788,catapult,FF,100,catapult_fpga_latency
Throughput,0.16670231317796788,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16670231317796788,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12365570788564813,catapult,CLB,47,catapult_fpga_latency
Throughput,0.12365570788564813,catapult,LUT,257,catapult_fpga_latency
Throughput,0.12365570788564813,catapult,FF,48,catapult_fpga_latency
Throughput,0.12365570788564813,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12365570788564813,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2084196972453794,catapult,CLB,87,catapult_fpga_latency
Throughput,0.2084196972453794,catapult,LUT,303,catapult_fpga_latency
Throughput,0.2084196972453794,catapult,FF,50,catapult_fpga_latency
Throughput,0.2084196972453794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2084196972453794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16543128100388993,catapult,CLB,126,catapult_fpga_latency
Throughput,0.16543128100388993,catapult,LUT,526,catapult_fpga_latency
Throughput,0.16543128100388993,catapult,FF,54,catapult_fpga_latency
Throughput,0.16543128100388993,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16543128100388993,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08817716980207047,catapult,CLB,66,catapult_fpga_latency
Throughput,0.08817716980207047,catapult,LUT,283,catapult_fpga_latency
Throughput,0.08817716980207047,catapult,FF,145,catapult_fpga_latency
Throughput,0.08817716980207047,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08817716980207047,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1067228227930494,catapult,CLB,94,catapult_fpga_latency
Throughput,0.1067228227930494,catapult,LUT,387,catapult_fpga_latency
Throughput,0.1067228227930494,catapult,FF,147,catapult_fpga_latency
Throughput,0.1067228227930494,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1067228227930494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09272442440154498,catapult,CLB,168,catapult_fpga_latency
Throughput,0.09272442440154498,catapult,LUT,579,catapult_fpga_latency
Throughput,0.09272442440154498,catapult,FF,151,catapult_fpga_latency
Throughput,0.09272442440154498,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09272442440154498,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10797889530895406,catapult,CLB,62,catapult_fpga_latency
Throughput,0.10797889530895406,catapult,LUT,338,catapult_fpga_latency
Throughput,0.10797889530895406,catapult,FF,148,catapult_fpga_latency
Throughput,0.10797889530895406,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10797889530895406,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07956649626705826,catapult,CLB,98,catapult_fpga_latency
Throughput,0.07956649626705826,catapult,LUT,406,catapult_fpga_latency
Throughput,0.07956649626705826,catapult,FF,150,catapult_fpga_latency
Throughput,0.07956649626705826,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07956649626705826,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09369878482982942,catapult,CLB,138,catapult_fpga_latency
Throughput,0.09369878482982942,catapult,LUT,570,catapult_fpga_latency
Throughput,0.09369878482982942,catapult,FF,154,catapult_fpga_latency
Throughput,0.09369878482982942,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09369878482982942,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09980304866376692,catapult,CLB,64,catapult_fpga_latency
Throughput,0.09980304866376692,catapult,LUT,304,catapult_fpga_latency
Throughput,0.09980304866376692,catapult,FF,149,catapult_fpga_latency
Throughput,0.09980304866376692,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09980304866376692,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07814131199887976,catapult,CLB,93,catapult_fpga_latency
Throughput,0.07814131199887976,catapult,LUT,392,catapult_fpga_latency
Throughput,0.07814131199887976,catapult,FF,151,catapult_fpga_latency
Throughput,0.07814131199887976,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07814131199887976,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08754313688069797,catapult,CLB,171,catapult_fpga_latency
Throughput,0.08754313688069797,catapult,LUT,572,catapult_fpga_latency
Throughput,0.08754313688069797,catapult,FF,155,catapult_fpga_latency
Throughput,0.08754313688069797,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08754313688069797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16733808283435905,catapult,CLB,64,catapult_fpga_latency
Throughput,0.16733808283435905,catapult,LUT,289,catapult_fpga_latency
Throughput,0.16733808283435905,catapult,FF,48,catapult_fpga_latency
Throughput,0.16733808283435905,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16733808283435905,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1479172876111136,catapult,CLB,88,catapult_fpga_latency
Throughput,0.1479172876111136,catapult,LUT,342,catapult_fpga_latency
Throughput,0.1479172876111136,catapult,FF,50,catapult_fpga_latency
Throughput,0.1479172876111136,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1479172876111136,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13325691493451555,catapult,CLB,151,catapult_fpga_latency
Throughput,0.13325691493451555,catapult,LUT,519,catapult_fpga_latency
Throughput,0.13325691493451555,catapult,FF,58,catapult_fpga_latency
Throughput,0.13325691493451555,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13325691493451555,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09291317746714219,catapult,CLB,68,catapult_fpga_latency
Throughput,0.09291317746714219,catapult,LUT,321,catapult_fpga_latency
Throughput,0.09291317746714219,catapult,FF,145,catapult_fpga_latency
Throughput,0.09291317746714219,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09291317746714219,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09658022929305396,catapult,CLB,101,catapult_fpga_latency
Throughput,0.09658022929305396,catapult,LUT,398,catapult_fpga_latency
Throughput,0.09658022929305396,catapult,FF,147,catapult_fpga_latency
Throughput,0.09658022929305396,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09658022929305396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09480892682931454,catapult,CLB,158,catapult_fpga_latency
Throughput,0.09480892682931454,catapult,LUT,635,catapult_fpga_latency
Throughput,0.09480892682931454,catapult,FF,151,catapult_fpga_latency
Throughput,0.09480892682931454,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09480892682931454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1014505809871872,catapult,CLB,66,catapult_fpga_latency
Throughput,0.1014505809871872,catapult,LUT,328,catapult_fpga_latency
Throughput,0.1014505809871872,catapult,FF,148,catapult_fpga_latency
Throughput,0.1014505809871872,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1014505809871872,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08029721532469142,catapult,CLB,104,catapult_fpga_latency
Throughput,0.08029721532469142,catapult,LUT,411,catapult_fpga_latency
Throughput,0.08029721532469142,catapult,FF,150,catapult_fpga_latency
Throughput,0.08029721532469142,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08029721532469142,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0748863861192991,catapult,CLB,198,catapult_fpga_latency
Throughput,0.0748863861192991,catapult,LUT,655,catapult_fpga_latency
Throughput,0.0748863861192991,catapult,FF,156,catapult_fpga_latency
Throughput,0.0748863861192991,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0748863861192991,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10454611461160544,catapult,CLB,75,catapult_fpga_latency
Throughput,0.10454611461160544,catapult,LUT,332,catapult_fpga_latency
Throughput,0.10454611461160544,catapult,FF,149,catapult_fpga_latency
Throughput,0.10454611461160544,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10454611461160544,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08516451954138224,catapult,CLB,104,catapult_fpga_latency
Throughput,0.08516451954138224,catapult,LUT,411,catapult_fpga_latency
Throughput,0.08516451954138224,catapult,FF,151,catapult_fpga_latency
Throughput,0.08516451954138224,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08516451954138224,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08266748805082795,catapult,CLB,185,catapult_fpga_latency
Throughput,0.08266748805082795,catapult,LUT,564,catapult_fpga_latency
Throughput,0.08266748805082795,catapult,FF,157,catapult_fpga_latency
Throughput,0.08266748805082795,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08266748805082795,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09813222001675509,catapult,CLB,69,catapult_fpga_latency
Throughput,0.09813222001675509,catapult,LUT,320,catapult_fpga_latency
Throughput,0.09813222001675509,catapult,FF,143,catapult_fpga_latency
Throughput,0.09813222001675509,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09813222001675509,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10450386580700392,catapult,CLB,118,catapult_fpga_latency
Throughput,0.10450386580700392,catapult,LUT,451,catapult_fpga_latency
Throughput,0.10450386580700392,catapult,FF,145,catapult_fpga_latency
Throughput,0.10450386580700392,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10450386580700392,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11048615232858405,catapult,CLB,162,catapult_fpga_latency
Throughput,0.11048615232858405,catapult,LUT,593,catapult_fpga_latency
Throughput,0.11048615232858405,catapult,FF,149,catapult_fpga_latency
Throughput,0.11048615232858405,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11048615232858405,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09937863508413643,catapult,CLB,70,catapult_fpga_latency
Throughput,0.09937863508413643,catapult,LUT,344,catapult_fpga_latency
Throughput,0.09937863508413643,catapult,FF,149,catapult_fpga_latency
Throughput,0.09937863508413643,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09937863508413643,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07962921452548355,catapult,CLB,115,catapult_fpga_latency
Throughput,0.07962921452548355,catapult,LUT,456,catapult_fpga_latency
Throughput,0.07962921452548355,catapult,FF,151,catapult_fpga_latency
Throughput,0.07962921452548355,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07962921452548355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10324956317691059,catapult,CLB,172,catapult_fpga_latency
Throughput,0.10324956317691059,catapult,LUT,602,catapult_fpga_latency
Throughput,0.10324956317691059,catapult,FF,157,catapult_fpga_latency
Throughput,0.10324956317691059,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10324956317691059,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10099506396724366,catapult,CLB,64,catapult_fpga_latency
Throughput,0.10099506396724366,catapult,LUT,308,catapult_fpga_latency
Throughput,0.10099506396724366,catapult,FF,152,catapult_fpga_latency
Throughput,0.10099506396724366,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10099506396724366,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09692574789845594,catapult,CLB,122,catapult_fpga_latency
Throughput,0.09692574789845594,catapult,LUT,443,catapult_fpga_latency
Throughput,0.09692574789845594,catapult,FF,154,catapult_fpga_latency
Throughput,0.09692574789845594,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09692574789845594,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10444026753001169,catapult,CLB,169,catapult_fpga_latency
Throughput,0.10444026753001169,catapult,LUT,591,catapult_fpga_latency
Throughput,0.10444026753001169,catapult,FF,160,catapult_fpga_latency
Throughput,0.10444026753001169,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10444026753001169,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10809165480540908,catapult,CLB,69,catapult_fpga_latency
Throughput,0.10809165480540908,catapult,LUT,340,catapult_fpga_latency
Throughput,0.10809165480540908,catapult,FF,153,catapult_fpga_latency
Throughput,0.10809165480540908,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10809165480540908,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07324885786718371,catapult,CLB,102,catapult_fpga_latency
Throughput,0.07324885786718371,catapult,LUT,448,catapult_fpga_latency
Throughput,0.07324885786718371,catapult,FF,155,catapult_fpga_latency
Throughput,0.07324885786718371,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07324885786718371,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09381582059337944,catapult,CLB,160,catapult_fpga_latency
Throughput,0.09381582059337944,catapult,LUT,599,catapult_fpga_latency
Throughput,0.09381582059337944,catapult,FF,161,catapult_fpga_latency
Throughput,0.09381582059337944,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09381582059337944,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2207097230137118,catapult,CLB,40,catapult_fpga_latency
Throughput,0.2207097230137118,catapult,LUT,155,catapult_fpga_latency
Throughput,0.2207097230137118,catapult,FF,75,catapult_fpga_latency
Throughput,0.2207097230137118,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2207097230137118,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3073740573221879,catapult,CLB,74,catapult_fpga_latency
Throughput,0.3073740573221879,catapult,LUT,210,catapult_fpga_latency
Throughput,0.3073740573221879,catapult,FF,77,catapult_fpga_latency
Throughput,0.3073740573221879,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3073740573221879,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13691996083541438,catapult,CLB,102,catapult_fpga_latency
Throughput,0.13691996083541438,catapult,LUT,327,catapult_fpga_latency
Throughput,0.13691996083541438,catapult,FF,81,catapult_fpga_latency
Throughput,0.13691996083541438,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13691996083541438,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20617710737229544,catapult,CLB,35,catapult_fpga_latency
Throughput,0.20617710737229544,catapult,LUT,160,catapult_fpga_latency
Throughput,0.20617710737229544,catapult,FF,70,catapult_fpga_latency
Throughput,0.20617710737229544,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20617710737229544,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2457482481221762,catapult,CLB,63,catapult_fpga_latency
Throughput,0.2457482481221762,catapult,LUT,259,catapult_fpga_latency
Throughput,0.2457482481221762,catapult,FF,72,catapult_fpga_latency
Throughput,0.2457482481221762,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2457482481221762,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21878735794136847,catapult,CLB,98,catapult_fpga_latency
Throughput,0.21878735794136847,catapult,LUT,330,catapult_fpga_latency
Throughput,0.21878735794136847,catapult,FF,76,catapult_fpga_latency
Throughput,0.21878735794136847,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21878735794136847,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18949679883057735,catapult,CLB,37,catapult_fpga_latency
Throughput,0.18949679883057735,catapult,LUT,149,catapult_fpga_latency
Throughput,0.18949679883057735,catapult,FF,73,catapult_fpga_latency
Throughput,0.18949679883057735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18949679883057735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1960505230039802,catapult,CLB,51,catapult_fpga_latency
Throughput,0.1960505230039802,catapult,LUT,228,catapult_fpga_latency
Throughput,0.1960505230039802,catapult,FF,75,catapult_fpga_latency
Throughput,0.1960505230039802,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1960505230039802,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24862547406662266,catapult,CLB,116,catapult_fpga_latency
Throughput,0.24862547406662266,catapult,LUT,353,catapult_fpga_latency
Throughput,0.24862547406662266,catapult,FF,79,catapult_fpga_latency
Throughput,0.24862547406662266,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24862547406662266,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15309232722688865,catapult,CLB,49,catapult_fpga_latency
Throughput,0.15309232722688865,catapult,LUT,230,catapult_fpga_latency
Throughput,0.15309232722688865,catapult,FF,106,catapult_fpga_latency
Throughput,0.15309232722688865,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15309232722688865,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18305992723001774,catapult,CLB,68,catapult_fpga_latency
Throughput,0.18305992723001774,catapult,LUT,249,catapult_fpga_latency
Throughput,0.18305992723001774,catapult,FF,108,catapult_fpga_latency
Throughput,0.18305992723001774,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18305992723001774,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17679611147560576,catapult,CLB,125,catapult_fpga_latency
Throughput,0.17679611147560576,catapult,LUT,405,catapult_fpga_latency
Throughput,0.17679611147560576,catapult,FF,115,catapult_fpga_latency
Throughput,0.17679611147560576,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17679611147560576,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12267265440070974,catapult,CLB,48,catapult_fpga_latency
Throughput,0.12267265440070974,catapult,LUT,243,catapult_fpga_latency
Throughput,0.12267265440070974,catapult,FF,105,catapult_fpga_latency
Throughput,0.12267265440070974,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12267265440070974,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15794442283238258,catapult,CLB,96,catapult_fpga_latency
Throughput,0.15794442283238258,catapult,LUT,363,catapult_fpga_latency
Throughput,0.15794442283238258,catapult,FF,107,catapult_fpga_latency
Throughput,0.15794442283238258,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15794442283238258,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13825860248481125,catapult,CLB,146,catapult_fpga_latency
Throughput,0.13825860248481125,catapult,LUT,481,catapult_fpga_latency
Throughput,0.13825860248481125,catapult,FF,114,catapult_fpga_latency
Throughput,0.13825860248481125,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13825860248481125,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1636217477518781,catapult,CLB,49,catapult_fpga_latency
Throughput,0.1636217477518781,catapult,LUT,247,catapult_fpga_latency
Throughput,0.1636217477518781,catapult,FF,108,catapult_fpga_latency
Throughput,0.1636217477518781,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1636217477518781,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11427449579521279,catapult,CLB,101,catapult_fpga_latency
Throughput,0.11427449579521279,catapult,LUT,375,catapult_fpga_latency
Throughput,0.11427449579521279,catapult,FF,110,catapult_fpga_latency
Throughput,0.11427449579521279,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11427449579521279,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13878663012877318,catapult,CLB,143,catapult_fpga_latency
Throughput,0.13878663012877318,catapult,LUT,536,catapult_fpga_latency
Throughput,0.13878663012877318,catapult,FF,114,catapult_fpga_latency
Throughput,0.13878663012877318,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13878663012877318,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2535988208669225,catapult,CLB,42,catapult_fpga_latency
Throughput,0.2535988208669225,catapult,LUT,175,catapult_fpga_latency
Throughput,0.2535988208669225,catapult,FF,55,catapult_fpga_latency
Throughput,0.2535988208669225,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2535988208669225,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2521549794934963,catapult,CLB,91,catapult_fpga_latency
Throughput,0.2521549794934963,catapult,LUT,314,catapult_fpga_latency
Throughput,0.2521549794934963,catapult,FF,57,catapult_fpga_latency
Throughput,0.2521549794934963,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2521549794934963,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2577095088108304,catapult,CLB,146,catapult_fpga_latency
Throughput,0.2577095088108304,catapult,LUT,566,catapult_fpga_latency
Throughput,0.2577095088108304,catapult,FF,68,catapult_fpga_latency
Throughput,0.2577095088108304,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2577095088108304,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14281737841849462,catapult,CLB,70,catapult_fpga_latency
Throughput,0.14281737841849462,catapult,LUT,330,catapult_fpga_latency
Throughput,0.14281737841849462,catapult,FF,46,catapult_fpga_latency
Throughput,0.14281737841849462,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14281737841849462,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13833060960363022,catapult,CLB,102,catapult_fpga_latency
Throughput,0.13833060960363022,catapult,LUT,426,catapult_fpga_latency
Throughput,0.13833060960363022,catapult,FF,48,catapult_fpga_latency
Throughput,0.13833060960363022,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13833060960363022,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12663984350354698,catapult,CLB,195,catapult_fpga_latency
Throughput,0.12663984350354698,catapult,LUT,722,catapult_fpga_latency
Throughput,0.12663984350354698,catapult,FF,57,catapult_fpga_latency
Throughput,0.12663984350354698,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12663984350354698,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14662047144346388,catapult,CLB,64,catapult_fpga_latency
Throughput,0.14662047144346388,catapult,LUT,325,catapult_fpga_latency
Throughput,0.14662047144346388,catapult,FF,49,catapult_fpga_latency
Throughput,0.14662047144346388,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14662047144346388,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1188656272818486,catapult,CLB,121,catapult_fpga_latency
Throughput,0.1188656272818486,catapult,LUT,471,catapult_fpga_latency
Throughput,0.1188656272818486,catapult,FF,51,catapult_fpga_latency
Throughput,0.1188656272818486,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1188656272818486,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1355371309391693,catapult,CLB,179,catapult_fpga_latency
Throughput,0.1355371309391693,catapult,LUT,720,catapult_fpga_latency
Throughput,0.1355371309391693,catapult,FF,57,catapult_fpga_latency
Throughput,0.1355371309391693,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1355371309391693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19944088741621738,catapult,CLB,40,catapult_fpga_latency
Throughput,0.19944088741621738,catapult,LUT,185,catapult_fpga_latency
Throughput,0.19944088741621738,catapult,FF,55,catapult_fpga_latency
Throughput,0.19944088741621738,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19944088741621738,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27387888363680485,catapult,CLB,77,catapult_fpga_latency
Throughput,0.27387888363680485,catapult,LUT,289,catapult_fpga_latency
Throughput,0.27387888363680485,catapult,FF,57,catapult_fpga_latency
Throughput,0.27387888363680485,catapult,DSP,1,catapult_fpga_latency
Throughput,0.27387888363680485,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2456663232251468,catapult,CLB,152,catapult_fpga_latency
Throughput,0.2456663232251468,catapult,LUT,576,catapult_fpga_latency
Throughput,0.2456663232251468,catapult,FF,70,catapult_fpga_latency
Throughput,0.2456663232251468,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2456663232251468,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14584019997608222,catapult,CLB,67,catapult_fpga_latency
Throughput,0.14584019997608222,catapult,LUT,332,catapult_fpga_latency
Throughput,0.14584019997608222,catapult,FF,46,catapult_fpga_latency
Throughput,0.14584019997608222,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14584019997608222,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14495385901236849,catapult,CLB,129,catapult_fpga_latency
Throughput,0.14495385901236849,catapult,LUT,511,catapult_fpga_latency
Throughput,0.14495385901236849,catapult,FF,48,catapult_fpga_latency
Throughput,0.14495385901236849,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14495385901236849,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10083192387109083,catapult,CLB,184,catapult_fpga_latency
Throughput,0.10083192387109083,catapult,LUT,760,catapult_fpga_latency
Throughput,0.10083192387109083,catapult,FF,55,catapult_fpga_latency
Throughput,0.10083192387109083,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10083192387109083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14156734301880466,catapult,CLB,68,catapult_fpga_latency
Throughput,0.14156734301880466,catapult,LUT,333,catapult_fpga_latency
Throughput,0.14156734301880466,catapult,FF,49,catapult_fpga_latency
Throughput,0.14156734301880466,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14156734301880466,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14968334488389812,catapult,CLB,108,catapult_fpga_latency
Throughput,0.14968334488389812,catapult,LUT,504,catapult_fpga_latency
Throughput,0.14968334488389812,catapult,FF,51,catapult_fpga_latency
Throughput,0.14968334488389812,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14968334488389812,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12854475002673732,catapult,CLB,173,catapult_fpga_latency
Throughput,0.12854475002673732,catapult,LUT,757,catapult_fpga_latency
Throughput,0.12854475002673732,catapult,FF,57,catapult_fpga_latency
Throughput,0.12854475002673732,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12854475002673732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20583242646996772,catapult,CLB,58,catapult_fpga_latency
Throughput,0.20583242646996772,catapult,LUT,259,catapult_fpga_latency
Throughput,0.20583242646996772,catapult,FF,55,catapult_fpga_latency
Throughput,0.20583242646996772,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20583242646996772,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15900672948280517,catapult,CLB,103,catapult_fpga_latency
Throughput,0.15900672948280517,catapult,LUT,381,catapult_fpga_latency
Throughput,0.15900672948280517,catapult,FF,57,catapult_fpga_latency
Throughput,0.15900672948280517,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15900672948280517,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14219431421815168,catapult,CLB,177,catapult_fpga_latency
Throughput,0.14219431421815168,catapult,LUT,622,catapult_fpga_latency
Throughput,0.14219431421815168,catapult,FF,61,catapult_fpga_latency
Throughput,0.14219431421815168,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14219431421815168,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12978283827020762,catapult,CLB,84,catapult_fpga_latency
Throughput,0.12978283827020762,catapult,LUT,379,catapult_fpga_latency
Throughput,0.12978283827020762,catapult,FF,46,catapult_fpga_latency
Throughput,0.12978283827020762,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12978283827020762,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1345737806135165,catapult,CLB,132,catapult_fpga_latency
Throughput,0.1345737806135165,catapult,LUT,488,catapult_fpga_latency
Throughput,0.1345737806135165,catapult,FF,48,catapult_fpga_latency
Throughput,0.1345737806135165,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1345737806135165,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12407160321107234,catapult,CLB,233,catapult_fpga_latency
Throughput,0.12407160321107234,catapult,LUT,779,catapult_fpga_latency
Throughput,0.12407160321107234,catapult,FF,58,catapult_fpga_latency
Throughput,0.12407160321107234,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12407160321107234,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1482819314018129,catapult,CLB,83,catapult_fpga_latency
Throughput,0.1482819314018129,catapult,LUT,389,catapult_fpga_latency
Throughput,0.1482819314018129,catapult,FF,49,catapult_fpga_latency
Throughput,0.1482819314018129,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1482819314018129,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13487506320582648,catapult,CLB,138,catapult_fpga_latency
Throughput,0.13487506320582648,catapult,LUT,540,catapult_fpga_latency
Throughput,0.13487506320582648,catapult,FF,51,catapult_fpga_latency
Throughput,0.13487506320582648,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13487506320582648,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1333042907718505,catapult,CLB,200,catapult_fpga_latency
Throughput,0.1333042907718505,catapult,LUT,809,catapult_fpga_latency
Throughput,0.1333042907718505,catapult,FF,55,catapult_fpga_latency
Throughput,0.1333042907718505,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1333042907718505,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22627034962389342,catapult,CLB,43,catapult_fpga_latency
Throughput,0.22627034962389342,catapult,LUT,212,catapult_fpga_latency
Throughput,0.22627034962389342,catapult,FF,89,catapult_fpga_latency
Throughput,0.22627034962389342,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22627034962389342,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28616798461331977,catapult,CLB,96,catapult_fpga_latency
Throughput,0.28616798461331977,catapult,LUT,311,catapult_fpga_latency
Throughput,0.28616798461331977,catapult,FF,91,catapult_fpga_latency
Throughput,0.28616798461331977,catapult,DSP,1,catapult_fpga_latency
Throughput,0.28616798461331977,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2979770635135131,catapult,CLB,101,catapult_fpga_latency
Throughput,0.2979770635135131,catapult,LUT,340,catapult_fpga_latency
Throughput,0.2979770635135131,catapult,FF,98,catapult_fpga_latency
Throughput,0.2979770635135131,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2979770635135131,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2613032604636931,catapult,CLB,41,catapult_fpga_latency
Throughput,0.2613032604636931,catapult,LUT,220,catapult_fpga_latency
Throughput,0.2613032604636931,catapult,FF,85,catapult_fpga_latency
Throughput,0.2613032604636931,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2613032604636931,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2436853213466148,catapult,CLB,105,catapult_fpga_latency
Throughput,0.2436853213466148,catapult,LUT,321,catapult_fpga_latency
Throughput,0.2436853213466148,catapult,FF,87,catapult_fpga_latency
Throughput,0.2436853213466148,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2436853213466148,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25227679810287845,catapult,CLB,120,catapult_fpga_latency
Throughput,0.25227679810287845,catapult,LUT,507,catapult_fpga_latency
Throughput,0.25227679810287845,catapult,FF,91,catapult_fpga_latency
Throughput,0.25227679810287845,catapult,DSP,1,catapult_fpga_latency
Throughput,0.25227679810287845,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22485588424239195,catapult,CLB,38,catapult_fpga_latency
Throughput,0.22485588424239195,catapult,LUT,191,catapult_fpga_latency
Throughput,0.22485588424239195,catapult,FF,45,catapult_fpga_latency
Throughput,0.22485588424239195,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22485588424239195,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39460122389515606,catapult,CLB,90,catapult_fpga_latency
Throughput,0.39460122389515606,catapult,LUT,313,catapult_fpga_latency
Throughput,0.39460122389515606,catapult,FF,47,catapult_fpga_latency
Throughput,0.39460122389515606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.39460122389515606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21325208144694097,catapult,CLB,133,catapult_fpga_latency
Throughput,0.21325208144694097,catapult,LUT,562,catapult_fpga_latency
Throughput,0.21325208144694097,catapult,FF,58,catapult_fpga_latency
Throughput,0.21325208144694097,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21325208144694097,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17313268178888305,catapult,CLB,65,catapult_fpga_latency
Throughput,0.17313268178888305,catapult,LUT,337,catapult_fpga_latency
Throughput,0.17313268178888305,catapult,FF,136,catapult_fpga_latency
Throughput,0.17313268178888305,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17313268178888305,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1482131643228978,catapult,CLB,113,catapult_fpga_latency
Throughput,0.1482131643228978,catapult,LUT,437,catapult_fpga_latency
Throughput,0.1482131643228978,catapult,FF,138,catapult_fpga_latency
Throughput,0.1482131643228978,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1482131643228978,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14911785604311295,catapult,CLB,189,catapult_fpga_latency
Throughput,0.14911785604311295,catapult,LUT,654,catapult_fpga_latency
Throughput,0.14911785604311295,catapult,FF,142,catapult_fpga_latency
Throughput,0.14911785604311295,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14911785604311295,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20755009117675507,catapult,CLB,73,catapult_fpga_latency
Throughput,0.20755009117675507,catapult,LUT,256,catapult_fpga_latency
Throughput,0.20755009117675507,catapult,FF,53,catapult_fpga_latency
Throughput,0.20755009117675507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20755009117675507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26155394955618216,catapult,CLB,89,catapult_fpga_latency
Throughput,0.26155394955618216,catapult,LUT,354,catapult_fpga_latency
Throughput,0.26155394955618216,catapult,FF,55,catapult_fpga_latency
Throughput,0.26155394955618216,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26155394955618216,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22033750417539572,catapult,CLB,171,catapult_fpga_latency
Throughput,0.22033750417539572,catapult,LUT,769,catapult_fpga_latency
Throughput,0.22033750417539572,catapult,FF,65,catapult_fpga_latency
Throughput,0.22033750417539572,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22033750417539572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15671131894514476,catapult,CLB,74,catapult_fpga_latency
Throughput,0.15671131894514476,catapult,LUT,371,catapult_fpga_latency
Throughput,0.15671131894514476,catapult,FF,45,catapult_fpga_latency
Throughput,0.15671131894514476,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15671131894514476,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22009686903399925,catapult,CLB,131,catapult_fpga_latency
Throughput,0.22009686903399925,catapult,LUT,481,catapult_fpga_latency
Throughput,0.22009686903399925,catapult,FF,47,catapult_fpga_latency
Throughput,0.22009686903399925,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22009686903399925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18364225020522024,catapult,CLB,242,catapult_fpga_latency
Throughput,0.18364225020522024,catapult,LUT,854,catapult_fpga_latency
Throughput,0.18364225020522024,catapult,FF,57,catapult_fpga_latency
Throughput,0.18364225020522024,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18364225020522024,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22185433842814425,catapult,CLB,58,catapult_fpga_latency
Throughput,0.22185433842814425,catapult,LUT,262,catapult_fpga_latency
Throughput,0.22185433842814425,catapult,FF,53,catapult_fpga_latency
Throughput,0.22185433842814425,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22185433842814425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1568700041805856,catapult,CLB,103,catapult_fpga_latency
Throughput,0.1568700041805856,catapult,LUT,449,catapult_fpga_latency
Throughput,0.1568700041805856,catapult,FF,55,catapult_fpga_latency
Throughput,0.1568700041805856,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1568700041805856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23532983240985983,catapult,CLB,257,catapult_fpga_latency
Throughput,0.23532983240985983,catapult,LUT,864,catapult_fpga_latency
Throughput,0.23532983240985983,catapult,FF,65,catapult_fpga_latency
Throughput,0.23532983240985983,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23532983240985983,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16150178572524476,catapult,CLB,122,catapult_fpga_latency
Throughput,0.16150178572524476,catapult,LUT,486,catapult_fpga_latency
Throughput,0.16150178572524476,catapult,FF,47,catapult_fpga_latency
Throughput,0.16150178572524476,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16150178572524476,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18903638137485027,catapult,CLB,181,catapult_fpga_latency
Throughput,0.18903638137485027,catapult,LUT,768,catapult_fpga_latency
Throughput,0.18903638137485027,catapult,FF,57,catapult_fpga_latency
Throughput,0.18903638137485027,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18903638137485027,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18363992324585768,catapult,CLB,86,catapult_fpga_latency
Throughput,0.18363992324585768,catapult,LUT,409,catapult_fpga_latency
Throughput,0.18363992324585768,catapult,FF,53,catapult_fpga_latency
Throughput,0.18363992324585768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18363992324585768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15530207495996312,catapult,CLB,115,catapult_fpga_latency
Throughput,0.15530207495996312,catapult,LUT,585,catapult_fpga_latency
Throughput,0.15530207495996312,catapult,FF,55,catapult_fpga_latency
Throughput,0.15530207495996312,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15530207495996312,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22654330930388453,catapult,CLB,169,catapult_fpga_latency
Throughput,0.22654330930388453,catapult,LUT,732,catapult_fpga_latency
Throughput,0.22654330930388453,catapult,FF,68,catapult_fpga_latency
Throughput,0.22654330930388453,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22654330930388453,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1703257752973803,catapult,CLB,82,catapult_fpga_latency
Throughput,0.1703257752973803,catapult,LUT,420,catapult_fpga_latency
Throughput,0.1703257752973803,catapult,FF,45,catapult_fpga_latency
Throughput,0.1703257752973803,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1703257752973803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15046409144364878,catapult,CLB,130,catapult_fpga_latency
Throughput,0.15046409144364878,catapult,LUT,506,catapult_fpga_latency
Throughput,0.15046409144364878,catapult,FF,47,catapult_fpga_latency
Throughput,0.15046409144364878,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15046409144364878,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1092680743599841,catapult,CLB,216,catapult_fpga_latency
Throughput,0.1092680743599841,catapult,LUT,786,catapult_fpga_latency
Throughput,0.1092680743599841,catapult,FF,51,catapult_fpga_latency
Throughput,0.1092680743599841,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1092680743599841,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10678610763996936,catapult,CLB,42,catapult_fpga_latency
Throughput,0.10678610763996936,catapult,LUT,178,catapult_fpga_latency
Throughput,0.10678610763996936,catapult,FF,50,catapult_fpga_latency
Throughput,0.10678610763996936,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10678610763996936,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14800268891285218,catapult,CLB,63,catapult_fpga_latency
Throughput,0.14800268891285218,catapult,LUT,202,catapult_fpga_latency
Throughput,0.14800268891285218,catapult,FF,52,catapult_fpga_latency
Throughput,0.14800268891285218,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14800268891285218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08578916985509266,catapult,CLB,96,catapult_fpga_latency
Throughput,0.08578916985509266,catapult,LUT,326,catapult_fpga_latency
Throughput,0.08578916985509266,catapult,FF,56,catapult_fpga_latency
Throughput,0.08578916985509266,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08578916985509266,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1059885322527873,catapult,CLB,41,catapult_fpga_latency
Throughput,0.1059885322527873,catapult,LUT,177,catapult_fpga_latency
Throughput,0.1059885322527873,catapult,FF,60,catapult_fpga_latency
Throughput,0.1059885322527873,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1059885322527873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10440722744414971,catapult,CLB,81,catapult_fpga_latency
Throughput,0.10440722744414971,catapult,LUT,273,catapult_fpga_latency
Throughput,0.10440722744414971,catapult,FF,62,catapult_fpga_latency
Throughput,0.10440722744414971,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10440722744414971,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08349300675099405,catapult,CLB,170,catapult_fpga_latency
Throughput,0.08349300675099405,catapult,LUT,367,catapult_fpga_latency
Throughput,0.08349300675099405,catapult,FF,66,catapult_fpga_latency
Throughput,0.08349300675099405,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08349300675099405,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09255564746331349,catapult,CLB,42,catapult_fpga_latency
Throughput,0.09255564746331349,catapult,LUT,169,catapult_fpga_latency
Throughput,0.09255564746331349,catapult,FF,63,catapult_fpga_latency
Throughput,0.09255564746331349,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09255564746331349,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11505311196807784,catapult,CLB,86,catapult_fpga_latency
Throughput,0.11505311196807784,catapult,LUT,283,catapult_fpga_latency
Throughput,0.11505311196807784,catapult,FF,65,catapult_fpga_latency
Throughput,0.11505311196807784,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11505311196807784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08373309606723231,catapult,CLB,175,catapult_fpga_latency
Throughput,0.08373309606723231,catapult,LUT,379,catapult_fpga_latency
Throughput,0.08373309606723231,catapult,FF,69,catapult_fpga_latency
Throughput,0.08373309606723231,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08373309606723231,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1251844593007797,catapult,CLB,42,catapult_fpga_latency
Throughput,0.1251844593007797,catapult,LUT,169,catapult_fpga_latency
Throughput,0.1251844593007797,catapult,FF,64,catapult_fpga_latency
Throughput,0.1251844593007797,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1251844593007797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11388673326610979,catapult,CLB,77,catapult_fpga_latency
Throughput,0.11388673326610979,catapult,LUT,283,catapult_fpga_latency
Throughput,0.11388673326610979,catapult,FF,66,catapult_fpga_latency
Throughput,0.11388673326610979,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11388673326610979,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08179451271696096,catapult,CLB,161,catapult_fpga_latency
Throughput,0.08179451271696096,catapult,LUT,379,catapult_fpga_latency
Throughput,0.08179451271696096,catapult,FF,70,catapult_fpga_latency
Throughput,0.08179451271696096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08179451271696096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10958792419978625,catapult,CLB,35,catapult_fpga_latency
Throughput,0.10958792419978625,catapult,LUT,168,catapult_fpga_latency
Throughput,0.10958792419978625,catapult,FF,65,catapult_fpga_latency
Throughput,0.10958792419978625,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10958792419978625,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09095699216869393,catapult,CLB,103,catapult_fpga_latency
Throughput,0.09095699216869393,catapult,LUT,284,catapult_fpga_latency
Throughput,0.09095699216869393,catapult,FF,67,catapult_fpga_latency
Throughput,0.09095699216869393,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09095699216869393,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13458251024913107,catapult,CLB,86,catapult_fpga_latency
Throughput,0.13458251024913107,catapult,LUT,379,catapult_fpga_latency
Throughput,0.13458251024913107,catapult,FF,71,catapult_fpga_latency
Throughput,0.13458251024913107,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13458251024913107,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10741906993561516,catapult,CLB,37,catapult_fpga_latency
Throughput,0.10741906993561516,catapult,LUT,154,catapult_fpga_latency
Throughput,0.10741906993561516,catapult,FF,86,catapult_fpga_latency
Throughput,0.10741906993561516,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10741906993561516,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11653878865387678,catapult,CLB,64,catapult_fpga_latency
Throughput,0.11653878865387678,catapult,LUT,208,catapult_fpga_latency
Throughput,0.11653878865387678,catapult,FF,88,catapult_fpga_latency
Throughput,0.11653878865387678,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11653878865387678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06758742365662561,catapult,CLB,121,catapult_fpga_latency
Throughput,0.06758742365662561,catapult,LUT,332,catapult_fpga_latency
Throughput,0.06758742365662561,catapult,FF,92,catapult_fpga_latency
Throughput,0.06758742365662561,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06758742365662561,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07762244319434362,catapult,CLB,42,catapult_fpga_latency
Throughput,0.07762244319434362,catapult,LUT,168,catapult_fpga_latency
Throughput,0.07762244319434362,catapult,FF,83,catapult_fpga_latency
Throughput,0.07762244319434362,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07762244319434362,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0969855908507673,catapult,CLB,61,catapult_fpga_latency
Throughput,0.0969855908507673,catapult,LUT,224,catapult_fpga_latency
Throughput,0.0969855908507673,catapult,FF,85,catapult_fpga_latency
Throughput,0.0969855908507673,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0969855908507673,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10323543998325109,catapult,CLB,131,catapult_fpga_latency
Throughput,0.10323543998325109,catapult,LUT,332,catapult_fpga_latency
Throughput,0.10323543998325109,catapult,FF,89,catapult_fpga_latency
Throughput,0.10323543998325109,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10323543998325109,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08312857380129844,catapult,CLB,43,catapult_fpga_latency
Throughput,0.08312857380129844,catapult,LUT,157,catapult_fpga_latency
Throughput,0.08312857380129844,catapult,FF,86,catapult_fpga_latency
Throughput,0.08312857380129844,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08312857380129844,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10166060566135712,catapult,CLB,66,catapult_fpga_latency
Throughput,0.10166060566135712,catapult,LUT,231,catapult_fpga_latency
Throughput,0.10166060566135712,catapult,FF,88,catapult_fpga_latency
Throughput,0.10166060566135712,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10166060566135712,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09905842981294201,catapult,CLB,100,catapult_fpga_latency
Throughput,0.09905842981294201,catapult,LUT,354,catapult_fpga_latency
Throughput,0.09905842981294201,catapult,FF,92,catapult_fpga_latency
Throughput,0.09905842981294201,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09905842981294201,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0933622083971464,catapult,CLB,49,catapult_fpga_latency
Throughput,0.0933622083971464,catapult,LUT,158,catapult_fpga_latency
Throughput,0.0933622083971464,catapult,FF,87,catapult_fpga_latency
Throughput,0.0933622083971464,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0933622083971464,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1285947538227041,catapult,CLB,62,catapult_fpga_latency
Throughput,0.1285947538227041,catapult,LUT,236,catapult_fpga_latency
Throughput,0.1285947538227041,catapult,FF,89,catapult_fpga_latency
Throughput,0.1285947538227041,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1285947538227041,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06682195197345939,catapult,CLB,138,catapult_fpga_latency
Throughput,0.06682195197345939,catapult,LUT,342,catapult_fpga_latency
Throughput,0.06682195197345939,catapult,FF,93,catapult_fpga_latency
Throughput,0.06682195197345939,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06682195197345939,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10069562552021877,catapult,CLB,47,catapult_fpga_latency
Throughput,0.10069562552021877,catapult,LUT,158,catapult_fpga_latency
Throughput,0.10069562552021877,catapult,FF,88,catapult_fpga_latency
Throughput,0.10069562552021877,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10069562552021877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1408245616060985,catapult,CLB,67,catapult_fpga_latency
Throughput,0.1408245616060985,catapult,LUT,236,catapult_fpga_latency
Throughput,0.1408245616060985,catapult,FF,90,catapult_fpga_latency
Throughput,0.1408245616060985,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1408245616060985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10633288914541109,catapult,CLB,101,catapult_fpga_latency
Throughput,0.10633288914541109,catapult,LUT,351,catapult_fpga_latency
Throughput,0.10633288914541109,catapult,FF,94,catapult_fpga_latency
Throughput,0.10633288914541109,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10633288914541109,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07405886183526895,catapult,CLB,72,catapult_fpga_latency
Throughput,0.07405886183526895,catapult,LUT,303,catapult_fpga_latency
Throughput,0.07405886183526895,catapult,FF,125,catapult_fpga_latency
Throughput,0.07405886183526895,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07405886183526895,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08672982505987177,catapult,CLB,93,catapult_fpga_latency
Throughput,0.08672982505987177,catapult,LUT,371,catapult_fpga_latency
Throughput,0.08672982505987177,catapult,FF,127,catapult_fpga_latency
Throughput,0.08672982505987177,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08672982505987177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07879923208572348,catapult,CLB,159,catapult_fpga_latency
Throughput,0.07879923208572348,catapult,LUT,548,catapult_fpga_latency
Throughput,0.07879923208572348,catapult,FF,133,catapult_fpga_latency
Throughput,0.07879923208572348,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07879923208572348,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06912896194499035,catapult,CLB,58,catapult_fpga_latency
Throughput,0.06912896194499035,catapult,LUT,259,catapult_fpga_latency
Throughput,0.06912896194499035,catapult,FF,39,catapult_fpga_latency
Throughput,0.06912896194499035,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06912896194499035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07933744978336116,catapult,CLB,78,catapult_fpga_latency
Throughput,0.07933744978336116,catapult,LUT,298,catapult_fpga_latency
Throughput,0.07933744978336116,catapult,FF,41,catapult_fpga_latency
Throughput,0.07933744978336116,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07933744978336116,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09423781912577271,catapult,CLB,116,catapult_fpga_latency
Throughput,0.09423781912577271,catapult,LUT,427,catapult_fpga_latency
Throughput,0.09423781912577271,catapult,FF,48,catapult_fpga_latency
Throughput,0.09423781912577271,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09423781912577271,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10798767558256112,catapult,CLB,44,catapult_fpga_latency
Throughput,0.10798767558256112,catapult,LUT,200,catapult_fpga_latency
Throughput,0.10798767558256112,catapult,FF,42,catapult_fpga_latency
Throughput,0.10798767558256112,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10798767558256112,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0725939954312243,catapult,CLB,87,catapult_fpga_latency
Throughput,0.0725939954312243,catapult,LUT,285,catapult_fpga_latency
Throughput,0.0725939954312243,catapult,FF,44,catapult_fpga_latency
Throughput,0.0725939954312243,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0725939954312243,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08582059290873023,catapult,CLB,129,catapult_fpga_latency
Throughput,0.08582059290873023,catapult,LUT,429,catapult_fpga_latency
Throughput,0.08582059290873023,catapult,FF,51,catapult_fpga_latency
Throughput,0.08582059290873023,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08582059290873023,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09149962114581864,catapult,CLB,42,catapult_fpga_latency
Throughput,0.09149962114581864,catapult,LUT,228,catapult_fpga_latency
Throughput,0.09149962114581864,catapult,FF,43,catapult_fpga_latency
Throughput,0.09149962114581864,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09149962114581864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10055072638347494,catapult,CLB,69,catapult_fpga_latency
Throughput,0.10055072638347494,catapult,LUT,293,catapult_fpga_latency
Throughput,0.10055072638347494,catapult,FF,45,catapult_fpga_latency
Throughput,0.10055072638347494,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10055072638347494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08236483950428557,catapult,CLB,108,catapult_fpga_latency
Throughput,0.08236483950428557,catapult,LUT,414,catapult_fpga_latency
Throughput,0.08236483950428557,catapult,FF,52,catapult_fpga_latency
Throughput,0.08236483950428557,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08236483950428557,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07772518287375339,catapult,CLB,47,catapult_fpga_latency
Throughput,0.07772518287375339,catapult,LUT,223,catapult_fpga_latency
Throughput,0.07772518287375339,catapult,FF,44,catapult_fpga_latency
Throughput,0.07772518287375339,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07772518287375339,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11416433476499216,catapult,CLB,80,catapult_fpga_latency
Throughput,0.11416433476499216,catapult,LUT,289,catapult_fpga_latency
Throughput,0.11416433476499216,catapult,FF,46,catapult_fpga_latency
Throughput,0.11416433476499216,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11416433476499216,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09449796914414513,catapult,CLB,123,catapult_fpga_latency
Throughput,0.09449796914414513,catapult,LUT,447,catapult_fpga_latency
Throughput,0.09449796914414513,catapult,FF,52,catapult_fpga_latency
Throughput,0.09449796914414513,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09449796914414513,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0879851755537413,catapult,CLB,51,catapult_fpga_latency
Throughput,0.0879851755537413,catapult,LUT,268,catapult_fpga_latency
Throughput,0.0879851755537413,catapult,FF,58,catapult_fpga_latency
Throughput,0.0879851755537413,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0879851755537413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11485957899599633,catapult,CLB,98,catapult_fpga_latency
Throughput,0.11485957899599633,catapult,LUT,383,catapult_fpga_latency
Throughput,0.11485957899599633,catapult,FF,60,catapult_fpga_latency
Throughput,0.11485957899599633,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11485957899599633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07583371395538263,catapult,CLB,155,catapult_fpga_latency
Throughput,0.07583371395538263,catapult,LUT,571,catapult_fpga_latency
Throughput,0.07583371395538263,catapult,FF,64,catapult_fpga_latency
Throughput,0.07583371395538263,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07583371395538263,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07226669474468646,catapult,CLB,58,catapult_fpga_latency
Throughput,0.07226669474468646,catapult,LUT,287,catapult_fpga_latency
Throughput,0.07226669474468646,catapult,FF,47,catapult_fpga_latency
Throughput,0.07226669474468646,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07226669474468646,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05460809897084485,catapult,CLB,94,catapult_fpga_latency
Throughput,0.05460809897084485,catapult,LUT,362,catapult_fpga_latency
Throughput,0.05460809897084485,catapult,FF,49,catapult_fpga_latency
Throughput,0.05460809897084485,catapult,DSP,1,catapult_fpga_latency
Throughput,0.05460809897084485,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06992938041659869,catapult,CLB,142,catapult_fpga_latency
Throughput,0.06992938041659869,catapult,LUT,543,catapult_fpga_latency
Throughput,0.06992938041659869,catapult,FF,57,catapult_fpga_latency
Throughput,0.06992938041659869,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06992938041659869,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07421248861116596,catapult,CLB,60,catapult_fpga_latency
Throughput,0.07421248861116596,catapult,LUT,263,catapult_fpga_latency
Throughput,0.07421248861116596,catapult,FF,50,catapult_fpga_latency
Throughput,0.07421248861116596,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07421248861116596,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06632375956496389,catapult,CLB,94,catapult_fpga_latency
Throughput,0.06632375956496389,catapult,LUT,373,catapult_fpga_latency
Throughput,0.06632375956496389,catapult,FF,52,catapult_fpga_latency
Throughput,0.06632375956496389,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06632375956496389,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07440529890729122,catapult,CLB,136,catapult_fpga_latency
Throughput,0.07440529890729122,catapult,LUT,537,catapult_fpga_latency
Throughput,0.07440529890729122,catapult,FF,59,catapult_fpga_latency
Throughput,0.07440529890729122,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07440529890729122,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07942244632412665,catapult,CLB,60,catapult_fpga_latency
Throughput,0.07942244632412665,catapult,LUT,265,catapult_fpga_latency
Throughput,0.07942244632412665,catapult,FF,51,catapult_fpga_latency
Throughput,0.07942244632412665,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07942244632412665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07511580791896386,catapult,CLB,88,catapult_fpga_latency
Throughput,0.07511580791896386,catapult,LUT,361,catapult_fpga_latency
Throughput,0.07511580791896386,catapult,FF,53,catapult_fpga_latency
Throughput,0.07511580791896386,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07511580791896386,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07381267877430799,catapult,CLB,121,catapult_fpga_latency
Throughput,0.07381267877430799,catapult,LUT,509,catapult_fpga_latency
Throughput,0.07381267877430799,catapult,FF,59,catapult_fpga_latency
Throughput,0.07381267877430799,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07381267877430799,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08515227824494682,catapult,CLB,66,catapult_fpga_latency
Throughput,0.08515227824494682,catapult,LUT,291,catapult_fpga_latency
Throughput,0.08515227824494682,catapult,FF,52,catapult_fpga_latency
Throughput,0.08515227824494682,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08515227824494682,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08710475130286932,catapult,CLB,97,catapult_fpga_latency
Throughput,0.08710475130286932,catapult,LUT,424,catapult_fpga_latency
Throughput,0.08710475130286932,catapult,FF,54,catapult_fpga_latency
Throughput,0.08710475130286932,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08710475130286932,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07918407462560581,catapult,CLB,138,catapult_fpga_latency
Throughput,0.07918407462560581,catapult,LUT,557,catapult_fpga_latency
Throughput,0.07918407462560581,catapult,FF,62,catapult_fpga_latency
Throughput,0.07918407462560581,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07918407462560581,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08144849303183709,catapult,CLB,66,catapult_fpga_latency
Throughput,0.08144849303183709,catapult,LUT,349,catapult_fpga_latency
Throughput,0.08144849303183709,catapult,FF,58,catapult_fpga_latency
Throughput,0.08144849303183709,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08144849303183709,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07846163720249112,catapult,CLB,102,catapult_fpga_latency
Throughput,0.07846163720249112,catapult,LUT,388,catapult_fpga_latency
Throughput,0.07846163720249112,catapult,FF,60,catapult_fpga_latency
Throughput,0.07846163720249112,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07846163720249112,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06699142770991881,catapult,CLB,175,catapult_fpga_latency
Throughput,0.06699142770991881,catapult,LUT,623,catapult_fpga_latency
Throughput,0.06699142770991881,catapult,FF,64,catapult_fpga_latency
Throughput,0.06699142770991881,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06699142770991881,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06617133452494672,catapult,CLB,55,catapult_fpga_latency
Throughput,0.06617133452494672,catapult,LUT,254,catapult_fpga_latency
Throughput,0.06617133452494672,catapult,FF,47,catapult_fpga_latency
Throughput,0.06617133452494672,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06617133452494672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0759402062004419,catapult,CLB,92,catapult_fpga_latency
Throughput,0.0759402062004419,catapult,LUT,330,catapult_fpga_latency
Throughput,0.0759402062004419,catapult,FF,49,catapult_fpga_latency
Throughput,0.0759402062004419,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0759402062004419,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07840288924055197,catapult,CLB,142,catapult_fpga_latency
Throughput,0.07840288924055197,catapult,LUT,505,catapult_fpga_latency
Throughput,0.07840288924055197,catapult,FF,53,catapult_fpga_latency
Throughput,0.07840288924055197,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07840288924055197,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07270559324128806,catapult,CLB,64,catapult_fpga_latency
Throughput,0.07270559324128806,catapult,LUT,278,catapult_fpga_latency
Throughput,0.07270559324128806,catapult,FF,50,catapult_fpga_latency
Throughput,0.07270559324128806,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07270559324128806,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0614565106996707,catapult,CLB,93,catapult_fpga_latency
Throughput,0.0614565106996707,catapult,LUT,397,catapult_fpga_latency
Throughput,0.0614565106996707,catapult,FF,52,catapult_fpga_latency
Throughput,0.0614565106996707,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0614565106996707,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07083535568273808,catapult,CLB,131,catapult_fpga_latency
Throughput,0.07083535568273808,catapult,LUT,511,catapult_fpga_latency
Throughput,0.07083535568273808,catapult,FF,60,catapult_fpga_latency
Throughput,0.07083535568273808,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07083535568273808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07752098434905591,catapult,CLB,62,catapult_fpga_latency
Throughput,0.07752098434905591,catapult,LUT,278,catapult_fpga_latency
Throughput,0.07752098434905591,catapult,FF,51,catapult_fpga_latency
Throughput,0.07752098434905591,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07752098434905591,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07682115888251947,catapult,CLB,105,catapult_fpga_latency
Throughput,0.07682115888251947,catapult,LUT,392,catapult_fpga_latency
Throughput,0.07682115888251947,catapult,FF,53,catapult_fpga_latency
Throughput,0.07682115888251947,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07682115888251947,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0814203420419717,catapult,CLB,141,catapult_fpga_latency
Throughput,0.0814203420419717,catapult,LUT,497,catapult_fpga_latency
Throughput,0.0814203420419717,catapult,FF,60,catapult_fpga_latency
Throughput,0.0814203420419717,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0814203420419717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09794069886565082,catapult,CLB,63,catapult_fpga_latency
Throughput,0.09794069886565082,catapult,LUT,275,catapult_fpga_latency
Throughput,0.09794069886565082,catapult,FF,52,catapult_fpga_latency
Throughput,0.09794069886565082,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09794069886565082,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08262914708459168,catapult,CLB,102,catapult_fpga_latency
Throughput,0.08262914708459168,catapult,LUT,386,catapult_fpga_latency
Throughput,0.08262914708459168,catapult,FF,54,catapult_fpga_latency
Throughput,0.08262914708459168,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08262914708459168,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07456084037821434,catapult,CLB,134,catapult_fpga_latency
Throughput,0.07456084037821434,catapult,LUT,515,catapult_fpga_latency
Throughput,0.07456084037821434,catapult,FF,61,catapult_fpga_latency
Throughput,0.07456084037821434,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07456084037821434,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2029451398697904,catapult,CLB,41,catapult_fpga_latency
Throughput,0.2029451398697904,catapult,LUT,178,catapult_fpga_latency
Throughput,0.2029451398697904,catapult,FF,48,catapult_fpga_latency
Throughput,0.2029451398697904,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2029451398697904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1885489330675799,catapult,CLB,81,catapult_fpga_latency
Throughput,0.1885489330675799,catapult,LUT,239,catapult_fpga_latency
Throughput,0.1885489330675799,catapult,FF,50,catapult_fpga_latency
Throughput,0.1885489330675799,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1885489330675799,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23563842697211693,catapult,CLB,126,catapult_fpga_latency
Throughput,0.23563842697211693,catapult,LUT,412,catapult_fpga_latency
Throughput,0.23563842697211693,catapult,FF,58,catapult_fpga_latency
Throughput,0.23563842697211693,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23563842697211693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1240676009618713,catapult,CLB,32,catapult_fpga_latency
Throughput,0.1240676009618713,catapult,LUT,164,catapult_fpga_latency
Throughput,0.1240676009618713,catapult,FF,63,catapult_fpga_latency
Throughput,0.1240676009618713,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1240676009618713,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1778569201548707,catapult,CLB,48,catapult_fpga_latency
Throughput,0.1778569201548707,catapult,LUT,209,catapult_fpga_latency
Throughput,0.1778569201548707,catapult,FF,65,catapult_fpga_latency
Throughput,0.1778569201548707,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1778569201548707,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09436725622295435,catapult,CLB,120,catapult_fpga_latency
Throughput,0.09436725622295435,catapult,LUT,331,catapult_fpga_latency
Throughput,0.09436725622295435,catapult,FF,69,catapult_fpga_latency
Throughput,0.09436725622295435,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09436725622295435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14881601236482483,catapult,CLB,36,catapult_fpga_latency
Throughput,0.14881601236482483,catapult,LUT,155,catapult_fpga_latency
Throughput,0.14881601236482483,catapult,FF,66,catapult_fpga_latency
Throughput,0.14881601236482483,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14881601236482483,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21273893507569358,catapult,CLB,60,catapult_fpga_latency
Throughput,0.21273893507569358,catapult,LUT,219,catapult_fpga_latency
Throughput,0.21273893507569358,catapult,FF,68,catapult_fpga_latency
Throughput,0.21273893507569358,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21273893507569358,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15851437788813197,catapult,CLB,101,catapult_fpga_latency
Throughput,0.15851437788813197,catapult,LUT,344,catapult_fpga_latency
Throughput,0.15851437788813197,catapult,FF,72,catapult_fpga_latency
Throughput,0.15851437788813197,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15851437788813197,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15306067003532794,catapult,CLB,41,catapult_fpga_latency
Throughput,0.15306067003532794,catapult,LUT,155,catapult_fpga_latency
Throughput,0.15306067003532794,catapult,FF,67,catapult_fpga_latency
Throughput,0.15306067003532794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15306067003532794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16812142132539531,catapult,CLB,59,catapult_fpga_latency
Throughput,0.16812142132539531,catapult,LUT,220,catapult_fpga_latency
Throughput,0.16812142132539531,catapult,FF,69,catapult_fpga_latency
Throughput,0.16812142132539531,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16812142132539531,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15342510814168747,catapult,CLB,109,catapult_fpga_latency
Throughput,0.15342510814168747,catapult,LUT,344,catapult_fpga_latency
Throughput,0.15342510814168747,catapult,FF,73,catapult_fpga_latency
Throughput,0.15342510814168747,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15342510814168747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14619064458817582,catapult,CLB,39,catapult_fpga_latency
Throughput,0.14619064458817582,catapult,LUT,165,catapult_fpga_latency
Throughput,0.14619064458817582,catapult,FF,92,catapult_fpga_latency
Throughput,0.14619064458817582,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14619064458817582,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23108724236661066,catapult,CLB,86,catapult_fpga_latency
Throughput,0.23108724236661066,catapult,LUT,263,catapult_fpga_latency
Throughput,0.23108724236661066,catapult,FF,94,catapult_fpga_latency
Throughput,0.23108724236661066,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23108724236661066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19904945921247674,catapult,CLB,125,catapult_fpga_latency
Throughput,0.19904945921247674,catapult,LUT,342,catapult_fpga_latency
Throughput,0.19904945921247674,catapult,FF,98,catapult_fpga_latency
Throughput,0.19904945921247674,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19904945921247674,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13448446657341515,catapult,CLB,39,catapult_fpga_latency
Throughput,0.13448446657341515,catapult,LUT,174,catapult_fpga_latency
Throughput,0.13448446657341515,catapult,FF,90,catapult_fpga_latency
Throughput,0.13448446657341515,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13448446657341515,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16185509243058765,catapult,CLB,88,catapult_fpga_latency
Throughput,0.16185509243058765,catapult,LUT,274,catapult_fpga_latency
Throughput,0.16185509243058765,catapult,FF,92,catapult_fpga_latency
Throughput,0.16185509243058765,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16185509243058765,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15529093290406779,catapult,CLB,113,catapult_fpga_latency
Throughput,0.15529093290406779,catapult,LUT,353,catapult_fpga_latency
Throughput,0.15529093290406779,catapult,FF,96,catapult_fpga_latency
Throughput,0.15529093290406779,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15529093290406779,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11381384857317838,catapult,CLB,36,catapult_fpga_latency
Throughput,0.11381384857317838,catapult,LUT,167,catapult_fpga_latency
Throughput,0.11381384857317838,catapult,FF,93,catapult_fpga_latency
Throughput,0.11381384857317838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11381384857317838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14336668854920223,catapult,CLB,71,catapult_fpga_latency
Throughput,0.14336668854920223,catapult,LUT,278,catapult_fpga_latency
Throughput,0.14336668854920223,catapult,FF,95,catapult_fpga_latency
Throughput,0.14336668854920223,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14336668854920223,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1926273054599054,catapult,CLB,127,catapult_fpga_latency
Throughput,0.1926273054599054,catapult,LUT,363,catapult_fpga_latency
Throughput,0.1926273054599054,catapult,FF,99,catapult_fpga_latency
Throughput,0.1926273054599054,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1926273054599054,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1519866786715878,catapult,CLB,34,catapult_fpga_latency
Throughput,0.1519866786715878,catapult,LUT,162,catapult_fpga_latency
Throughput,0.1519866786715878,catapult,FF,94,catapult_fpga_latency
Throughput,0.1519866786715878,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1519866786715878,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14347852786439097,catapult,CLB,63,catapult_fpga_latency
Throughput,0.14347852786439097,catapult,LUT,280,catapult_fpga_latency
Throughput,0.14347852786439097,catapult,FF,96,catapult_fpga_latency
Throughput,0.14347852786439097,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14347852786439097,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16670231317796788,catapult,CLB,137,catapult_fpga_latency
Throughput,0.16670231317796788,catapult,LUT,360,catapult_fpga_latency
Throughput,0.16670231317796788,catapult,FF,100,catapult_fpga_latency
Throughput,0.16670231317796788,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16670231317796788,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12365570788564813,catapult,CLB,47,catapult_fpga_latency
Throughput,0.12365570788564813,catapult,LUT,257,catapult_fpga_latency
Throughput,0.12365570788564813,catapult,FF,48,catapult_fpga_latency
Throughput,0.12365570788564813,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12365570788564813,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2084196972453794,catapult,CLB,87,catapult_fpga_latency
Throughput,0.2084196972453794,catapult,LUT,303,catapult_fpga_latency
Throughput,0.2084196972453794,catapult,FF,50,catapult_fpga_latency
Throughput,0.2084196972453794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2084196972453794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16543128100388993,catapult,CLB,126,catapult_fpga_latency
Throughput,0.16543128100388993,catapult,LUT,526,catapult_fpga_latency
Throughput,0.16543128100388993,catapult,FF,54,catapult_fpga_latency
Throughput,0.16543128100388993,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16543128100388993,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08817716980207047,catapult,CLB,66,catapult_fpga_latency
Throughput,0.08817716980207047,catapult,LUT,283,catapult_fpga_latency
Throughput,0.08817716980207047,catapult,FF,145,catapult_fpga_latency
Throughput,0.08817716980207047,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08817716980207047,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1067228227930494,catapult,CLB,94,catapult_fpga_latency
Throughput,0.1067228227930494,catapult,LUT,387,catapult_fpga_latency
Throughput,0.1067228227930494,catapult,FF,147,catapult_fpga_latency
Throughput,0.1067228227930494,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1067228227930494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09272442440154498,catapult,CLB,168,catapult_fpga_latency
Throughput,0.09272442440154498,catapult,LUT,579,catapult_fpga_latency
Throughput,0.09272442440154498,catapult,FF,151,catapult_fpga_latency
Throughput,0.09272442440154498,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09272442440154498,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10797889530895406,catapult,CLB,62,catapult_fpga_latency
Throughput,0.10797889530895406,catapult,LUT,338,catapult_fpga_latency
Throughput,0.10797889530895406,catapult,FF,148,catapult_fpga_latency
Throughput,0.10797889530895406,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10797889530895406,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07956649626705826,catapult,CLB,98,catapult_fpga_latency
Throughput,0.07956649626705826,catapult,LUT,406,catapult_fpga_latency
Throughput,0.07956649626705826,catapult,FF,150,catapult_fpga_latency
Throughput,0.07956649626705826,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07956649626705826,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09369878482982942,catapult,CLB,138,catapult_fpga_latency
Throughput,0.09369878482982942,catapult,LUT,570,catapult_fpga_latency
Throughput,0.09369878482982942,catapult,FF,154,catapult_fpga_latency
Throughput,0.09369878482982942,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09369878482982942,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09980304866376692,catapult,CLB,64,catapult_fpga_latency
Throughput,0.09980304866376692,catapult,LUT,304,catapult_fpga_latency
Throughput,0.09980304866376692,catapult,FF,149,catapult_fpga_latency
Throughput,0.09980304866376692,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09980304866376692,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07814131199887976,catapult,CLB,93,catapult_fpga_latency
Throughput,0.07814131199887976,catapult,LUT,392,catapult_fpga_latency
Throughput,0.07814131199887976,catapult,FF,151,catapult_fpga_latency
Throughput,0.07814131199887976,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07814131199887976,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08754313688069797,catapult,CLB,171,catapult_fpga_latency
Throughput,0.08754313688069797,catapult,LUT,572,catapult_fpga_latency
Throughput,0.08754313688069797,catapult,FF,155,catapult_fpga_latency
Throughput,0.08754313688069797,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08754313688069797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13527185110465023,catapult,CLB,54,catapult_fpga_latency
Throughput,0.13527185110465023,catapult,LUT,286,catapult_fpga_latency
Throughput,0.13527185110465023,catapult,FF,56,catapult_fpga_latency
Throughput,0.13527185110465023,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13527185110465023,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14309439336133595,catapult,CLB,105,catapult_fpga_latency
Throughput,0.14309439336133595,catapult,LUT,348,catapult_fpga_latency
Throughput,0.14309439336133595,catapult,FF,58,catapult_fpga_latency
Throughput,0.14309439336133595,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14309439336133595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12797796731314737,catapult,CLB,161,catapult_fpga_latency
Throughput,0.12797796731314737,catapult,LUT,611,catapult_fpga_latency
Throughput,0.12797796731314737,catapult,FF,66,catapult_fpga_latency
Throughput,0.12797796731314737,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12797796731314737,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08713791256425005,catapult,CLB,69,catapult_fpga_latency
Throughput,0.08713791256425005,catapult,LUT,333,catapult_fpga_latency
Throughput,0.08713791256425005,catapult,FF,46,catapult_fpga_latency
Throughput,0.08713791256425005,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08713791256425005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09564212400498717,catapult,CLB,111,catapult_fpga_latency
Throughput,0.09564212400498717,catapult,LUT,499,catapult_fpga_latency
Throughput,0.09564212400498717,catapult,FF,48,catapult_fpga_latency
Throughput,0.09564212400498717,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09564212400498717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09063259557796316,catapult,CLB,195,catapult_fpga_latency
Throughput,0.09063259557796316,catapult,LUT,797,catapult_fpga_latency
Throughput,0.09063259557796316,catapult,FF,52,catapult_fpga_latency
Throughput,0.09063259557796316,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09063259557796316,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10283247951525593,catapult,CLB,71,catapult_fpga_latency
Throughput,0.10283247951525593,catapult,LUT,339,catapult_fpga_latency
Throughput,0.10283247951525593,catapult,FF,49,catapult_fpga_latency
Throughput,0.10283247951525593,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10283247951525593,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08541957111004185,catapult,CLB,108,catapult_fpga_latency
Throughput,0.08541957111004185,catapult,LUT,519,catapult_fpga_latency
Throughput,0.08541957111004185,catapult,FF,51,catapult_fpga_latency
Throughput,0.08541957111004185,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08541957111004185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07286748566805858,catapult,CLB,202,catapult_fpga_latency
Throughput,0.07286748566805858,catapult,LUT,726,catapult_fpga_latency
Throughput,0.07286748566805858,catapult,FF,59,catapult_fpga_latency
Throughput,0.07286748566805858,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07286748566805858,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.108519720474904,catapult,CLB,72,catapult_fpga_latency
Throughput,0.108519720474904,catapult,LUT,329,catapult_fpga_latency
Throughput,0.108519720474904,catapult,FF,50,catapult_fpga_latency
Throughput,0.108519720474904,catapult,DSP,1,catapult_fpga_latency
Throughput,0.108519720474904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0967230894360686,catapult,CLB,123,catapult_fpga_latency
Throughput,0.0967230894360686,catapult,LUT,537,catapult_fpga_latency
Throughput,0.0967230894360686,catapult,FF,52,catapult_fpga_latency
Throughput,0.0967230894360686,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0967230894360686,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10722997000456048,catapult,CLB,165,catapult_fpga_latency
Throughput,0.10722997000456048,catapult,LUT,736,catapult_fpga_latency
Throughput,0.10722997000456048,catapult,FF,60,catapult_fpga_latency
Throughput,0.10722997000456048,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10722997000456048,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13182302811205168,catapult,CLB,55,catapult_fpga_latency
Throughput,0.13182302811205168,catapult,LUT,233,catapult_fpga_latency
Throughput,0.13182302811205168,catapult,FF,56,catapult_fpga_latency
Throughput,0.13182302811205168,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13182302811205168,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17319562203034455,catapult,CLB,79,catapult_fpga_latency
Throughput,0.17319562203034455,catapult,LUT,316,catapult_fpga_latency
Throughput,0.17319562203034455,catapult,FF,58,catapult_fpga_latency
Throughput,0.17319562203034455,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17319562203034455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1151493608116556,catapult,CLB,200,catapult_fpga_latency
Throughput,0.1151493608116556,catapult,LUT,722,catapult_fpga_latency
Throughput,0.1151493608116556,catapult,FF,62,catapult_fpga_latency
Throughput,0.1151493608116556,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1151493608116556,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10256927836768788,catapult,CLB,78,catapult_fpga_latency
Throughput,0.10256927836768788,catapult,LUT,355,catapult_fpga_latency
Throughput,0.10256927836768788,catapult,FF,46,catapult_fpga_latency
Throughput,0.10256927836768788,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10256927836768788,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12185012848486797,catapult,CLB,125,catapult_fpga_latency
Throughput,0.12185012848486797,catapult,LUT,532,catapult_fpga_latency
Throughput,0.12185012848486797,catapult,FF,48,catapult_fpga_latency
Throughput,0.12185012848486797,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12185012848486797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08187672591020924,catapult,CLB,224,catapult_fpga_latency
Throughput,0.08187672591020924,catapult,LUT,821,catapult_fpga_latency
Throughput,0.08187672591020924,catapult,FF,52,catapult_fpga_latency
Throughput,0.08187672591020924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08187672591020924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0966160331021988,catapult,CLB,69,catapult_fpga_latency
Throughput,0.0966160331021988,catapult,LUT,361,catapult_fpga_latency
Throughput,0.0966160331021988,catapult,FF,49,catapult_fpga_latency
Throughput,0.0966160331021988,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0966160331021988,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09054256636928563,catapult,CLB,117,catapult_fpga_latency
Throughput,0.09054256636928563,catapult,LUT,543,catapult_fpga_latency
Throughput,0.09054256636928563,catapult,FF,51,catapult_fpga_latency
Throughput,0.09054256636928563,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09054256636928563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08399460183492928,catapult,CLB,194,catapult_fpga_latency
Throughput,0.08399460183492928,catapult,LUT,792,catapult_fpga_latency
Throughput,0.08399460183492928,catapult,FF,55,catapult_fpga_latency
Throughput,0.08399460183492928,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08399460183492928,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11227471376965159,catapult,CLB,69,catapult_fpga_latency
Throughput,0.11227471376965159,catapult,LUT,344,catapult_fpga_latency
Throughput,0.11227471376965159,catapult,FF,50,catapult_fpga_latency
Throughput,0.11227471376965159,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11227471376965159,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0823662234567638,catapult,CLB,127,catapult_fpga_latency
Throughput,0.0823662234567638,catapult,LUT,563,catapult_fpga_latency
Throughput,0.0823662234567638,catapult,FF,52,catapult_fpga_latency
Throughput,0.0823662234567638,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0823662234567638,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10215575197155494,catapult,CLB,227,catapult_fpga_latency
Throughput,0.10215575197155494,catapult,LUT,814,catapult_fpga_latency
Throughput,0.10215575197155494,catapult,FF,56,catapult_fpga_latency
Throughput,0.10215575197155494,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10215575197155494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2207097230137118,catapult,CLB,40,catapult_fpga_latency
Throughput,0.2207097230137118,catapult,LUT,155,catapult_fpga_latency
Throughput,0.2207097230137118,catapult,FF,75,catapult_fpga_latency
Throughput,0.2207097230137118,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2207097230137118,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3073740573221879,catapult,CLB,74,catapult_fpga_latency
Throughput,0.3073740573221879,catapult,LUT,210,catapult_fpga_latency
Throughput,0.3073740573221879,catapult,FF,77,catapult_fpga_latency
Throughput,0.3073740573221879,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3073740573221879,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13691996083541438,catapult,CLB,102,catapult_fpga_latency
Throughput,0.13691996083541438,catapult,LUT,327,catapult_fpga_latency
Throughput,0.13691996083541438,catapult,FF,81,catapult_fpga_latency
Throughput,0.13691996083541438,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13691996083541438,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20617710737229544,catapult,CLB,35,catapult_fpga_latency
Throughput,0.20617710737229544,catapult,LUT,160,catapult_fpga_latency
Throughput,0.20617710737229544,catapult,FF,70,catapult_fpga_latency
Throughput,0.20617710737229544,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20617710737229544,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2457482481221762,catapult,CLB,63,catapult_fpga_latency
Throughput,0.2457482481221762,catapult,LUT,259,catapult_fpga_latency
Throughput,0.2457482481221762,catapult,FF,72,catapult_fpga_latency
Throughput,0.2457482481221762,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2457482481221762,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21878735794136847,catapult,CLB,98,catapult_fpga_latency
Throughput,0.21878735794136847,catapult,LUT,330,catapult_fpga_latency
Throughput,0.21878735794136847,catapult,FF,76,catapult_fpga_latency
Throughput,0.21878735794136847,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21878735794136847,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18949679883057735,catapult,CLB,37,catapult_fpga_latency
Throughput,0.18949679883057735,catapult,LUT,149,catapult_fpga_latency
Throughput,0.18949679883057735,catapult,FF,73,catapult_fpga_latency
Throughput,0.18949679883057735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18949679883057735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1960505230039802,catapult,CLB,51,catapult_fpga_latency
Throughput,0.1960505230039802,catapult,LUT,228,catapult_fpga_latency
Throughput,0.1960505230039802,catapult,FF,75,catapult_fpga_latency
Throughput,0.1960505230039802,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1960505230039802,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24862547406662266,catapult,CLB,116,catapult_fpga_latency
Throughput,0.24862547406662266,catapult,LUT,353,catapult_fpga_latency
Throughput,0.24862547406662266,catapult,FF,79,catapult_fpga_latency
Throughput,0.24862547406662266,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24862547406662266,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15309232722688865,catapult,CLB,49,catapult_fpga_latency
Throughput,0.15309232722688865,catapult,LUT,230,catapult_fpga_latency
Throughput,0.15309232722688865,catapult,FF,106,catapult_fpga_latency
Throughput,0.15309232722688865,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15309232722688865,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18305992723001774,catapult,CLB,68,catapult_fpga_latency
Throughput,0.18305992723001774,catapult,LUT,249,catapult_fpga_latency
Throughput,0.18305992723001774,catapult,FF,108,catapult_fpga_latency
Throughput,0.18305992723001774,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18305992723001774,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17679611147560576,catapult,CLB,125,catapult_fpga_latency
Throughput,0.17679611147560576,catapult,LUT,405,catapult_fpga_latency
Throughput,0.17679611147560576,catapult,FF,115,catapult_fpga_latency
Throughput,0.17679611147560576,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17679611147560576,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12267265440070974,catapult,CLB,48,catapult_fpga_latency
Throughput,0.12267265440070974,catapult,LUT,243,catapult_fpga_latency
Throughput,0.12267265440070974,catapult,FF,105,catapult_fpga_latency
Throughput,0.12267265440070974,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12267265440070974,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15794442283238258,catapult,CLB,96,catapult_fpga_latency
Throughput,0.15794442283238258,catapult,LUT,363,catapult_fpga_latency
Throughput,0.15794442283238258,catapult,FF,107,catapult_fpga_latency
Throughput,0.15794442283238258,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15794442283238258,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13825860248481125,catapult,CLB,146,catapult_fpga_latency
Throughput,0.13825860248481125,catapult,LUT,481,catapult_fpga_latency
Throughput,0.13825860248481125,catapult,FF,114,catapult_fpga_latency
Throughput,0.13825860248481125,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13825860248481125,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1636217477518781,catapult,CLB,49,catapult_fpga_latency
Throughput,0.1636217477518781,catapult,LUT,247,catapult_fpga_latency
Throughput,0.1636217477518781,catapult,FF,108,catapult_fpga_latency
Throughput,0.1636217477518781,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1636217477518781,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11427449579521279,catapult,CLB,101,catapult_fpga_latency
Throughput,0.11427449579521279,catapult,LUT,375,catapult_fpga_latency
Throughput,0.11427449579521279,catapult,FF,110,catapult_fpga_latency
Throughput,0.11427449579521279,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11427449579521279,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13878663012877318,catapult,CLB,143,catapult_fpga_latency
Throughput,0.13878663012877318,catapult,LUT,536,catapult_fpga_latency
Throughput,0.13878663012877318,catapult,FF,114,catapult_fpga_latency
Throughput,0.13878663012877318,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13878663012877318,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2535988208669225,catapult,CLB,42,catapult_fpga_latency
Throughput,0.2535988208669225,catapult,LUT,175,catapult_fpga_latency
Throughput,0.2535988208669225,catapult,FF,55,catapult_fpga_latency
Throughput,0.2535988208669225,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2535988208669225,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2521549794934963,catapult,CLB,91,catapult_fpga_latency
Throughput,0.2521549794934963,catapult,LUT,314,catapult_fpga_latency
Throughput,0.2521549794934963,catapult,FF,57,catapult_fpga_latency
Throughput,0.2521549794934963,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2521549794934963,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2577095088108304,catapult,CLB,146,catapult_fpga_latency
Throughput,0.2577095088108304,catapult,LUT,566,catapult_fpga_latency
Throughput,0.2577095088108304,catapult,FF,68,catapult_fpga_latency
Throughput,0.2577095088108304,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2577095088108304,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14281737841849462,catapult,CLB,70,catapult_fpga_latency
Throughput,0.14281737841849462,catapult,LUT,330,catapult_fpga_latency
Throughput,0.14281737841849462,catapult,FF,46,catapult_fpga_latency
Throughput,0.14281737841849462,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14281737841849462,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13833060960363022,catapult,CLB,102,catapult_fpga_latency
Throughput,0.13833060960363022,catapult,LUT,426,catapult_fpga_latency
Throughput,0.13833060960363022,catapult,FF,48,catapult_fpga_latency
Throughput,0.13833060960363022,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13833060960363022,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12663984350354698,catapult,CLB,195,catapult_fpga_latency
Throughput,0.12663984350354698,catapult,LUT,722,catapult_fpga_latency
Throughput,0.12663984350354698,catapult,FF,57,catapult_fpga_latency
Throughput,0.12663984350354698,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12663984350354698,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14662047144346388,catapult,CLB,64,catapult_fpga_latency
Throughput,0.14662047144346388,catapult,LUT,325,catapult_fpga_latency
Throughput,0.14662047144346388,catapult,FF,49,catapult_fpga_latency
Throughput,0.14662047144346388,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14662047144346388,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1188656272818486,catapult,CLB,121,catapult_fpga_latency
Throughput,0.1188656272818486,catapult,LUT,471,catapult_fpga_latency
Throughput,0.1188656272818486,catapult,FF,51,catapult_fpga_latency
Throughput,0.1188656272818486,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1188656272818486,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1773124783124675,catapult,CLB,44,catapult_fpga_latency
Throughput,0.1773124783124675,catapult,LUT,175,catapult_fpga_latency
Throughput,0.1773124783124675,catapult,FF,56,catapult_fpga_latency
Throughput,0.1773124783124675,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1773124783124675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20675617141327146,catapult,CLB,98,catapult_fpga_latency
Throughput,0.20675617141327146,catapult,LUT,317,catapult_fpga_latency
Throughput,0.20675617141327146,catapult,FF,58,catapult_fpga_latency
Throughput,0.20675617141327146,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20675617141327146,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24644739912969563,catapult,CLB,144,catapult_fpga_latency
Throughput,0.24644739912969563,catapult,LUT,571,catapult_fpga_latency
Throughput,0.24644739912969563,catapult,FF,71,catapult_fpga_latency
Throughput,0.24644739912969563,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24644739912969563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1175406223329298,catapult,CLB,93,catapult_fpga_latency
Throughput,0.1175406223329298,catapult,LUT,485,catapult_fpga_latency
Throughput,0.1175406223329298,catapult,FF,47,catapult_fpga_latency
Throughput,0.1175406223329298,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1175406223329298,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13840010584840096,catapult,CLB,128,catapult_fpga_latency
Throughput,0.13840010584840096,catapult,LUT,528,catapult_fpga_latency
Throughput,0.13840010584840096,catapult,FF,49,catapult_fpga_latency
Throughput,0.13840010584840096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13840010584840096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1349417308112184,catapult,CLB,196,catapult_fpga_latency
Throughput,0.1349417308112184,catapult,LUT,830,catapult_fpga_latency
Throughput,0.1349417308112184,catapult,FF,54,catapult_fpga_latency
Throughput,0.1349417308112184,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1349417308112184,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12513993773537258,catapult,CLB,87,catapult_fpga_latency
Throughput,0.12513993773537258,catapult,LUT,463,catapult_fpga_latency
Throughput,0.12513993773537258,catapult,FF,50,catapult_fpga_latency
Throughput,0.12513993773537258,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12513993773537258,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1292424479760374,catapult,CLB,169,catapult_fpga_latency
Throughput,0.1292424479760374,catapult,LUT,710,catapult_fpga_latency
Throughput,0.1292424479760374,catapult,FF,52,catapult_fpga_latency
Throughput,0.1292424479760374,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1292424479760374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13181814526860516,catapult,CLB,249,catapult_fpga_latency
Throughput,0.13181814526860516,catapult,LUT,985,catapult_fpga_latency
Throughput,0.13181814526860516,catapult,FF,58,catapult_fpga_latency
Throughput,0.13181814526860516,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13181814526860516,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2293150908592253,catapult,CLB,46,catapult_fpga_latency
Throughput,0.2293150908592253,catapult,LUT,185,catapult_fpga_latency
Throughput,0.2293150908592253,catapult,FF,56,catapult_fpga_latency
Throughput,0.2293150908592253,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2293150908592253,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2710087324433768,catapult,CLB,73,catapult_fpga_latency
Throughput,0.2710087324433768,catapult,LUT,290,catapult_fpga_latency
Throughput,0.2710087324433768,catapult,FF,58,catapult_fpga_latency
Throughput,0.2710087324433768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2710087324433768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24412125502737209,catapult,CLB,138,catapult_fpga_latency
Throughput,0.24412125502737209,catapult,LUT,568,catapult_fpga_latency
Throughput,0.24412125502737209,catapult,FF,71,catapult_fpga_latency
Throughput,0.24412125502737209,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24412125502737209,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1125719193849971,catapult,CLB,105,catapult_fpga_latency
Throughput,0.1125719193849971,catapult,LUT,529,catapult_fpga_latency
Throughput,0.1125719193849971,catapult,FF,47,catapult_fpga_latency
Throughput,0.1125719193849971,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1125719193849971,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11519987466253637,catapult,CLB,121,catapult_fpga_latency
Throughput,0.11519987466253637,catapult,LUT,544,catapult_fpga_latency
Throughput,0.11519987466253637,catapult,FF,49,catapult_fpga_latency
Throughput,0.11519987466253637,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11519987466253637,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13081082961928686,catapult,CLB,246,catapult_fpga_latency
Throughput,0.13081082961928686,catapult,LUT,887,catapult_fpga_latency
Throughput,0.13081082961928686,catapult,FF,54,catapult_fpga_latency
Throughput,0.13081082961928686,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13081082961928686,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11613275599869234,catapult,CLB,104,catapult_fpga_latency
Throughput,0.11613275599869234,catapult,LUT,500,catapult_fpga_latency
Throughput,0.11613275599869234,catapult,FF,50,catapult_fpga_latency
Throughput,0.11613275599869234,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11613275599869234,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11384519194185516,catapult,CLB,177,catapult_fpga_latency
Throughput,0.11384519194185516,catapult,LUT,691,catapult_fpga_latency
Throughput,0.11384519194185516,catapult,FF,52,catapult_fpga_latency
Throughput,0.11384519194185516,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11384519194185516,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14166980819466338,catapult,CLB,241,catapult_fpga_latency
Throughput,0.14166980819466338,catapult,LUT,1065,catapult_fpga_latency
Throughput,0.14166980819466338,catapult,FF,58,catapult_fpga_latency
Throughput,0.14166980819466338,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14166980819466338,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22627034962389342,catapult,CLB,43,catapult_fpga_latency
Throughput,0.22627034962389342,catapult,LUT,212,catapult_fpga_latency
Throughput,0.22627034962389342,catapult,FF,89,catapult_fpga_latency
Throughput,0.22627034962389342,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22627034962389342,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28616798461331977,catapult,CLB,96,catapult_fpga_latency
Throughput,0.28616798461331977,catapult,LUT,311,catapult_fpga_latency
Throughput,0.28616798461331977,catapult,FF,91,catapult_fpga_latency
Throughput,0.28616798461331977,catapult,DSP,1,catapult_fpga_latency
Throughput,0.28616798461331977,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2979770635135131,catapult,CLB,101,catapult_fpga_latency
Throughput,0.2979770635135131,catapult,LUT,340,catapult_fpga_latency
Throughput,0.2979770635135131,catapult,FF,98,catapult_fpga_latency
Throughput,0.2979770635135131,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2979770635135131,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2613032604636931,catapult,CLB,41,catapult_fpga_latency
Throughput,0.2613032604636931,catapult,LUT,220,catapult_fpga_latency
Throughput,0.2613032604636931,catapult,FF,85,catapult_fpga_latency
Throughput,0.2613032604636931,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2613032604636931,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2436853213466148,catapult,CLB,105,catapult_fpga_latency
Throughput,0.2436853213466148,catapult,LUT,321,catapult_fpga_latency
Throughput,0.2436853213466148,catapult,FF,87,catapult_fpga_latency
Throughput,0.2436853213466148,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2436853213466148,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25227679810287845,catapult,CLB,120,catapult_fpga_latency
Throughput,0.25227679810287845,catapult,LUT,507,catapult_fpga_latency
Throughput,0.25227679810287845,catapult,FF,91,catapult_fpga_latency
Throughput,0.25227679810287845,catapult,DSP,1,catapult_fpga_latency
Throughput,0.25227679810287845,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22485588424239195,catapult,CLB,38,catapult_fpga_latency
Throughput,0.22485588424239195,catapult,LUT,191,catapult_fpga_latency
Throughput,0.22485588424239195,catapult,FF,45,catapult_fpga_latency
Throughput,0.22485588424239195,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22485588424239195,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3956506910830621,catapult,CLB,90,catapult_fpga_latency
Throughput,0.3956506910830621,catapult,LUT,313,catapult_fpga_latency
Throughput,0.3956506910830621,catapult,FF,47,catapult_fpga_latency
Throughput,0.3956506910830621,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3956506910830621,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21325208144694097,catapult,CLB,133,catapult_fpga_latency
Throughput,0.21325208144694097,catapult,LUT,562,catapult_fpga_latency
Throughput,0.21325208144694097,catapult,FF,58,catapult_fpga_latency
Throughput,0.21325208144694097,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21325208144694097,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17313268178888305,catapult,CLB,65,catapult_fpga_latency
Throughput,0.17313268178888305,catapult,LUT,337,catapult_fpga_latency
Throughput,0.17313268178888305,catapult,FF,136,catapult_fpga_latency
Throughput,0.17313268178888305,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17313268178888305,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1482131643228978,catapult,CLB,113,catapult_fpga_latency
Throughput,0.1482131643228978,catapult,LUT,437,catapult_fpga_latency
Throughput,0.1482131643228978,catapult,FF,138,catapult_fpga_latency
Throughput,0.1482131643228978,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1482131643228978,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14911785604311295,catapult,CLB,189,catapult_fpga_latency
Throughput,0.14911785604311295,catapult,LUT,654,catapult_fpga_latency
Throughput,0.14911785604311295,catapult,FF,142,catapult_fpga_latency
Throughput,0.14911785604311295,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14911785604311295,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20755009117675507,catapult,CLB,73,catapult_fpga_latency
Throughput,0.20755009117675507,catapult,LUT,256,catapult_fpga_latency
Throughput,0.20755009117675507,catapult,FF,53,catapult_fpga_latency
Throughput,0.20755009117675507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20755009117675507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26155394955618216,catapult,CLB,89,catapult_fpga_latency
Throughput,0.26155394955618216,catapult,LUT,354,catapult_fpga_latency
Throughput,0.26155394955618216,catapult,FF,55,catapult_fpga_latency
Throughput,0.26155394955618216,catapult,DSP,1,catapult_fpga_latency
Throughput,0.26155394955618216,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22033750417539572,catapult,CLB,171,catapult_fpga_latency
Throughput,0.22033750417539572,catapult,LUT,769,catapult_fpga_latency
Throughput,0.22033750417539572,catapult,FF,65,catapult_fpga_latency
Throughput,0.22033750417539572,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22033750417539572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15671131894514476,catapult,CLB,74,catapult_fpga_latency
Throughput,0.15671131894514476,catapult,LUT,371,catapult_fpga_latency
Throughput,0.15671131894514476,catapult,FF,45,catapult_fpga_latency
Throughput,0.15671131894514476,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15671131894514476,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22009686903399925,catapult,CLB,131,catapult_fpga_latency
Throughput,0.22009686903399925,catapult,LUT,481,catapult_fpga_latency
Throughput,0.22009686903399925,catapult,FF,47,catapult_fpga_latency
Throughput,0.22009686903399925,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22009686903399925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18364225020522024,catapult,CLB,242,catapult_fpga_latency
Throughput,0.18364225020522024,catapult,LUT,854,catapult_fpga_latency
Throughput,0.18364225020522024,catapult,FF,57,catapult_fpga_latency
Throughput,0.18364225020522024,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18364225020522024,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19852618133500521,catapult,CLB,57,catapult_fpga_latency
Throughput,0.19852618133500521,catapult,LUT,237,catapult_fpga_latency
Throughput,0.19852618133500521,catapult,FF,54,catapult_fpga_latency
Throughput,0.19852618133500521,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19852618133500521,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22258454039074715,catapult,CLB,96,catapult_fpga_latency
Throughput,0.22258454039074715,catapult,LUT,372,catapult_fpga_latency
Throughput,0.22258454039074715,catapult,FF,56,catapult_fpga_latency
Throughput,0.22258454039074715,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22258454039074715,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1703406301581272,catapult,CLB,242,catapult_fpga_latency
Throughput,0.1703406301581272,catapult,LUT,831,catapult_fpga_latency
Throughput,0.1703406301581272,catapult,FF,63,catapult_fpga_latency
Throughput,0.1703406301581272,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1703406301581272,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15734138375768042,catapult,CLB,106,catapult_fpga_latency
Throughput,0.15734138375768042,catapult,LUT,499,catapult_fpga_latency
Throughput,0.15734138375768042,catapult,FF,46,catapult_fpga_latency
Throughput,0.15734138375768042,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15734138375768042,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1592869297587647,catapult,CLB,161,catapult_fpga_latency
Throughput,0.1592869297587647,catapult,LUT,666,catapult_fpga_latency
Throughput,0.1592869297587647,catapult,FF,48,catapult_fpga_latency
Throughput,0.1592869297587647,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1592869297587647,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16925663164408444,catapult,CLB,257,catapult_fpga_latency
Throughput,0.16925663164408444,catapult,LUT,985,catapult_fpga_latency
Throughput,0.16925663164408444,catapult,FF,59,catapult_fpga_latency
Throughput,0.16925663164408444,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16925663164408444,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20784761942768326,catapult,CLB,60,catapult_fpga_latency
Throughput,0.20784761942768326,catapult,LUT,256,catapult_fpga_latency
Throughput,0.20784761942768326,catapult,FF,54,catapult_fpga_latency
Throughput,0.20784761942768326,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20784761942768326,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2563358532856617,catapult,CLB,83,catapult_fpga_latency
Throughput,0.2563358532856617,catapult,LUT,350,catapult_fpga_latency
Throughput,0.2563358532856617,catapult,FF,56,catapult_fpga_latency
Throughput,0.2563358532856617,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2563358532856617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20738407593077604,catapult,CLB,246,catapult_fpga_latency
Throughput,0.20738407593077604,catapult,LUT,887,catapult_fpga_latency
Throughput,0.20738407593077604,catapult,FF,67,catapult_fpga_latency
Throughput,0.20738407593077604,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20738407593077604,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1317679997723049,catapult,CLB,108,catapult_fpga_latency
Throughput,0.1317679997723049,catapult,LUT,568,catapult_fpga_latency
Throughput,0.1317679997723049,catapult,FF,46,catapult_fpga_latency
Throughput,0.1317679997723049,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1317679997723049,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16821381321369966,catapult,CLB,144,catapult_fpga_latency
Throughput,0.16821381321369966,catapult,LUT,683,catapult_fpga_latency
Throughput,0.16821381321369966,catapult,FF,48,catapult_fpga_latency
Throughput,0.16821381321369966,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16821381321369966,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15630189711427622,catapult,CLB,233,catapult_fpga_latency
Throughput,0.15630189711427622,catapult,LUT,950,catapult_fpga_latency
Throughput,0.15630189711427622,catapult,FF,58,catapult_fpga_latency
Throughput,0.15630189711427622,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15630189711427622,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11309744147574971,catapult,CLB,41,catapult_fpga_latency
Throughput,0.11309744147574971,catapult,LUT,157,catapult_fpga_latency
Throughput,0.11309744147574971,catapult,FF,86,catapult_fpga_latency
Throughput,0.11309744147574971,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11309744147574971,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11024387157074036,catapult,CLB,57,catapult_fpga_latency
Throughput,0.11024387157074036,catapult,LUT,210,catapult_fpga_latency
Throughput,0.11024387157074036,catapult,FF,88,catapult_fpga_latency
Throughput,0.11024387157074036,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11024387157074036,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07409272897672532,catapult,CLB,127,catapult_fpga_latency
Throughput,0.07409272897672532,catapult,LUT,320,catapult_fpga_latency
Throughput,0.07409272897672532,catapult,FF,92,catapult_fpga_latency
Throughput,0.07409272897672532,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07409272897672532,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08867438358445623,catapult,CLB,33,catapult_fpga_latency
Throughput,0.08867438358445623,catapult,LUT,169,catapult_fpga_latency
Throughput,0.08867438358445623,catapult,FF,83,catapult_fpga_latency
Throughput,0.08867438358445623,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08867438358445623,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1175141296051584,catapult,CLB,66,catapult_fpga_latency
Throughput,0.1175141296051584,catapult,LUT,219,catapult_fpga_latency
Throughput,0.1175141296051584,catapult,FF,85,catapult_fpga_latency
Throughput,0.1175141296051584,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1175141296051584,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.055541873740657444,catapult,CLB,138,catapult_fpga_latency
Throughput,0.055541873740657444,catapult,LUT,333,catapult_fpga_latency
Throughput,0.055541873740657444,catapult,FF,89,catapult_fpga_latency
Throughput,0.055541873740657444,catapult,DSP,1,catapult_fpga_latency
Throughput,0.055541873740657444,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,CLB,42,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,LUT,157,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,FF,86,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,CLB,49,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,LUT,231,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,FF,88,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11382270952000621,catapult,CLB,126,catapult_fpga_latency
Throughput,0.11382270952000621,catapult,LUT,357,catapult_fpga_latency
Throughput,0.11382270952000621,catapult,FF,92,catapult_fpga_latency
Throughput,0.11382270952000621,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11382270952000621,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10557442463786126,catapult,CLB,49,catapult_fpga_latency
Throughput,0.10557442463786126,catapult,LUT,158,catapult_fpga_latency
Throughput,0.10557442463786126,catapult,FF,87,catapult_fpga_latency
Throughput,0.10557442463786126,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10557442463786126,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11389118221438854,catapult,CLB,63,catapult_fpga_latency
Throughput,0.11389118221438854,catapult,LUT,231,catapult_fpga_latency
Throughput,0.11389118221438854,catapult,FF,89,catapult_fpga_latency
Throughput,0.11389118221438854,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11389118221438854,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12286527724058348,catapult,CLB,124,catapult_fpga_latency
Throughput,0.12286527724058348,catapult,LUT,356,catapult_fpga_latency
Throughput,0.12286527724058348,catapult,FF,93,catapult_fpga_latency
Throughput,0.12286527724058348,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12286527724058348,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11959835523557946,catapult,CLB,44,catapult_fpga_latency
Throughput,0.11959835523557946,catapult,LUT,158,catapult_fpga_latency
Throughput,0.11959835523557946,catapult,FF,88,catapult_fpga_latency
Throughput,0.11959835523557946,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11959835523557946,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13059708071121603,catapult,CLB,61,catapult_fpga_latency
Throughput,0.13059708071121603,catapult,LUT,234,catapult_fpga_latency
Throughput,0.13059708071121603,catapult,FF,90,catapult_fpga_latency
Throughput,0.13059708071121603,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13059708071121603,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1220969914080347,catapult,CLB,111,catapult_fpga_latency
Throughput,0.1220969914080347,catapult,LUT,345,catapult_fpga_latency
Throughput,0.1220969914080347,catapult,FF,94,catapult_fpga_latency
Throughput,0.1220969914080347,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1220969914080347,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08773545234337446,catapult,CLB,51,catapult_fpga_latency
Throughput,0.08773545234337446,catapult,LUT,169,catapult_fpga_latency
Throughput,0.08773545234337446,catapult,FF,86,catapult_fpga_latency
Throughput,0.08773545234337446,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08773545234337446,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10548539897478741,catapult,CLB,62,catapult_fpga_latency
Throughput,0.10548539897478741,catapult,LUT,223,catapult_fpga_latency
Throughput,0.10548539897478741,catapult,FF,88,catapult_fpga_latency
Throughput,0.10548539897478741,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10548539897478741,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1291559477992989,catapult,CLB,103,catapult_fpga_latency
Throughput,0.1291559477992989,catapult,LUT,351,catapult_fpga_latency
Throughput,0.1291559477992989,catapult,FF,96,catapult_fpga_latency
Throughput,0.1291559477992989,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1291559477992989,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08269251458261821,catapult,CLB,52,catapult_fpga_latency
Throughput,0.08269251458261821,catapult,LUT,170,catapult_fpga_latency
Throughput,0.08269251458261821,catapult,FF,83,catapult_fpga_latency
Throughput,0.08269251458261821,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08269251458261821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0920841855724708,catapult,CLB,58,catapult_fpga_latency
Throughput,0.0920841855724708,catapult,LUT,233,catapult_fpga_latency
Throughput,0.0920841855724708,catapult,FF,85,catapult_fpga_latency
Throughput,0.0920841855724708,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0920841855724708,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10315714505586371,catapult,CLB,113,catapult_fpga_latency
Throughput,0.10315714505586371,catapult,LUT,358,catapult_fpga_latency
Throughput,0.10315714505586371,catapult,FF,93,catapult_fpga_latency
Throughput,0.10315714505586371,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10315714505586371,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09613403699603053,catapult,CLB,47,catapult_fpga_latency
Throughput,0.09613403699603053,catapult,LUT,166,catapult_fpga_latency
Throughput,0.09613403699603053,catapult,FF,86,catapult_fpga_latency
Throughput,0.09613403699603053,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09613403699603053,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10595017226968259,catapult,CLB,60,catapult_fpga_latency
Throughput,0.10595017226968259,catapult,LUT,271,catapult_fpga_latency
Throughput,0.10595017226968259,catapult,FF,88,catapult_fpga_latency
Throughput,0.10595017226968259,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10595017226968259,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10555964716476816,catapult,CLB,113,catapult_fpga_latency
Throughput,0.10555964716476816,catapult,LUT,363,catapult_fpga_latency
Throughput,0.10555964716476816,catapult,FF,94,catapult_fpga_latency
Throughput,0.10555964716476816,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10555964716476816,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0825932496371885,catapult,CLB,45,catapult_fpga_latency
Throughput,0.0825932496371885,catapult,LUT,167,catapult_fpga_latency
Throughput,0.0825932496371885,catapult,FF,87,catapult_fpga_latency
Throughput,0.0825932496371885,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0825932496371885,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12116813350789622,catapult,CLB,65,catapult_fpga_latency
Throughput,0.12116813350789622,catapult,LUT,245,catapult_fpga_latency
Throughput,0.12116813350789622,catapult,FF,89,catapult_fpga_latency
Throughput,0.12116813350789622,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12116813350789622,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11941911200187155,catapult,CLB,115,catapult_fpga_latency
Throughput,0.11941911200187155,catapult,LUT,363,catapult_fpga_latency
Throughput,0.11941911200187155,catapult,FF,97,catapult_fpga_latency
Throughput,0.11941911200187155,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11941911200187155,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08753037085042582,catapult,CLB,46,catapult_fpga_latency
Throughput,0.08753037085042582,catapult,LUT,170,catapult_fpga_latency
Throughput,0.08753037085042582,catapult,FF,88,catapult_fpga_latency
Throughput,0.08753037085042582,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08753037085042582,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09712542729117668,catapult,CLB,61,catapult_fpga_latency
Throughput,0.09712542729117668,catapult,LUT,268,catapult_fpga_latency
Throughput,0.09712542729117668,catapult,FF,90,catapult_fpga_latency
Throughput,0.09712542729117668,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09712542729117668,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11222505702716272,catapult,CLB,112,catapult_fpga_latency
Throughput,0.11222505702716272,catapult,LUT,363,catapult_fpga_latency
Throughput,0.11222505702716272,catapult,FF,98,catapult_fpga_latency
Throughput,0.11222505702716272,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11222505702716272,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09299395622979068,catapult,CLB,52,catapult_fpga_latency
Throughput,0.09299395622979068,catapult,LUT,176,catapult_fpga_latency
Throughput,0.09299395622979068,catapult,FF,94,catapult_fpga_latency
Throughput,0.09299395622979068,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09299395622979068,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09777265101450369,catapult,CLB,75,catapult_fpga_latency
Throughput,0.09777265101450369,catapult,LUT,235,catapult_fpga_latency
Throughput,0.09777265101450369,catapult,FF,96,catapult_fpga_latency
Throughput,0.09777265101450369,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09777265101450369,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10749908222658548,catapult,CLB,113,catapult_fpga_latency
Throughput,0.10749908222658548,catapult,LUT,356,catapult_fpga_latency
Throughput,0.10749908222658548,catapult,FF,102,catapult_fpga_latency
Throughput,0.10749908222658548,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10749908222658548,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07338319036208661,catapult,CLB,54,catapult_fpga_latency
Throughput,0.07338319036208661,catapult,LUT,203,catapult_fpga_latency
Throughput,0.07338319036208661,catapult,FF,91,catapult_fpga_latency
Throughput,0.07338319036208661,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07338319036208661,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0881815241365177,catapult,CLB,63,catapult_fpga_latency
Throughput,0.0881815241365177,catapult,LUT,246,catapult_fpga_latency
Throughput,0.0881815241365177,catapult,FF,93,catapult_fpga_latency
Throughput,0.0881815241365177,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0881815241365177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07900959887616747,catapult,CLB,122,catapult_fpga_latency
Throughput,0.07900959887616747,catapult,LUT,392,catapult_fpga_latency
Throughput,0.07900959887616747,catapult,FF,101,catapult_fpga_latency
Throughput,0.07900959887616747,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07900959887616747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09521118221059038,catapult,CLB,53,catapult_fpga_latency
Throughput,0.09521118221059038,catapult,LUT,182,catapult_fpga_latency
Throughput,0.09521118221059038,catapult,FF,94,catapult_fpga_latency
Throughput,0.09521118221059038,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09521118221059038,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10433674643176152,catapult,CLB,57,catapult_fpga_latency
Throughput,0.10433674643176152,catapult,LUT,244,catapult_fpga_latency
Throughput,0.10433674643176152,catapult,FF,96,catapult_fpga_latency
Throughput,0.10433674643176152,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10433674643176152,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09552886691300377,catapult,CLB,115,catapult_fpga_latency
Throughput,0.09552886691300377,catapult,LUT,374,catapult_fpga_latency
Throughput,0.09552886691300377,catapult,FF,104,catapult_fpga_latency
Throughput,0.09552886691300377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09552886691300377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09527717702871073,catapult,CLB,51,catapult_fpga_latency
Throughput,0.09527717702871073,catapult,LUT,191,catapult_fpga_latency
Throughput,0.09527717702871073,catapult,FF,95,catapult_fpga_latency
Throughput,0.09527717702871073,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09527717702871073,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08640197134737826,catapult,CLB,56,catapult_fpga_latency
Throughput,0.08640197134737826,catapult,LUT,250,catapult_fpga_latency
Throughput,0.08640197134737826,catapult,FF,97,catapult_fpga_latency
Throughput,0.08640197134737826,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08640197134737826,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08917076361740107,catapult,CLB,99,catapult_fpga_latency
Throughput,0.08917076361740107,catapult,LUT,364,catapult_fpga_latency
Throughput,0.08917076361740107,catapult,FF,103,catapult_fpga_latency
Throughput,0.08917076361740107,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08917076361740107,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10487112754185328,catapult,CLB,51,catapult_fpga_latency
Throughput,0.10487112754185328,catapult,LUT,192,catapult_fpga_latency
Throughput,0.10487112754185328,catapult,FF,96,catapult_fpga_latency
Throughput,0.10487112754185328,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10487112754185328,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10000384014746166,catapult,CLB,75,catapult_fpga_latency
Throughput,0.10000384014746166,catapult,LUT,256,catapult_fpga_latency
Throughput,0.10000384014746166,catapult,FF,98,catapult_fpga_latency
Throughput,0.10000384014746166,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10000384014746166,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08567728536661953,catapult,CLB,112,catapult_fpga_latency
Throughput,0.08567728536661953,catapult,LUT,364,catapult_fpga_latency
Throughput,0.08567728536661953,catapult,FF,105,catapult_fpga_latency
Throughput,0.08567728536661953,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08567728536661953,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10181759682980732,catapult,CLB,49,catapult_fpga_latency
Throughput,0.10181759682980732,catapult,LUT,177,catapult_fpga_latency
Throughput,0.10181759682980732,catapult,FF,94,catapult_fpga_latency
Throughput,0.10181759682980732,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10181759682980732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13030942494190154,catapult,CLB,77,catapult_fpga_latency
Throughput,0.13030942494190154,catapult,LUT,240,catapult_fpga_latency
Throughput,0.13030942494190154,catapult,FF,96,catapult_fpga_latency
Throughput,0.13030942494190154,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13030942494190154,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10400281889240326,catapult,CLB,112,catapult_fpga_latency
Throughput,0.10400281889240326,catapult,LUT,359,catapult_fpga_latency
Throughput,0.10400281889240326,catapult,FF,102,catapult_fpga_latency
Throughput,0.10400281889240326,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10400281889240326,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08480652874580898,catapult,CLB,54,catapult_fpga_latency
Throughput,0.08480652874580898,catapult,LUT,204,catapult_fpga_latency
Throughput,0.08480652874580898,catapult,FF,91,catapult_fpga_latency
Throughput,0.08480652874580898,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08480652874580898,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09601605388420943,catapult,CLB,76,catapult_fpga_latency
Throughput,0.09601605388420943,catapult,LUT,260,catapult_fpga_latency
Throughput,0.09601605388420943,catapult,FF,93,catapult_fpga_latency
Throughput,0.09601605388420943,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09601605388420943,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08960851295210408,catapult,CLB,115,catapult_fpga_latency
Throughput,0.08960851295210408,catapult,LUT,387,catapult_fpga_latency
Throughput,0.08960851295210408,catapult,FF,97,catapult_fpga_latency
Throughput,0.08960851295210408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08960851295210408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.111749161573978,catapult,CLB,45,catapult_fpga_latency
Throughput,0.111749161573978,catapult,LUT,190,catapult_fpga_latency
Throughput,0.111749161573978,catapult,FF,94,catapult_fpga_latency
Throughput,0.111749161573978,catapult,DSP,1,catapult_fpga_latency
Throughput,0.111749161573978,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0850821255216598,catapult,CLB,73,catapult_fpga_latency
Throughput,0.0850821255216598,catapult,LUT,277,catapult_fpga_latency
Throughput,0.0850821255216598,catapult,FF,96,catapult_fpga_latency
Throughput,0.0850821255216598,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0850821255216598,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08675798928295911,catapult,CLB,121,catapult_fpga_latency
Throughput,0.08675798928295911,catapult,LUT,364,catapult_fpga_latency
Throughput,0.08675798928295911,catapult,FF,100,catapult_fpga_latency
Throughput,0.08675798928295911,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08675798928295911,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06656441485020144,catapult,CLB,51,catapult_fpga_latency
Throughput,0.06656441485020144,catapult,LUT,184,catapult_fpga_latency
Throughput,0.06656441485020144,catapult,FF,95,catapult_fpga_latency
Throughput,0.06656441485020144,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06656441485020144,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10882406457010577,catapult,CLB,84,catapult_fpga_latency
Throughput,0.10882406457010577,catapult,LUT,243,catapult_fpga_latency
Throughput,0.10882406457010577,catapult,FF,97,catapult_fpga_latency
Throughput,0.10882406457010577,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10882406457010577,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0864023894062376,catapult,CLB,122,catapult_fpga_latency
Throughput,0.0864023894062376,catapult,LUT,379,catapult_fpga_latency
Throughput,0.0864023894062376,catapult,FF,101,catapult_fpga_latency
Throughput,0.0864023894062376,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0864023894062376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09987284189769585,catapult,CLB,49,catapult_fpga_latency
Throughput,0.09987284189769585,catapult,LUT,190,catapult_fpga_latency
Throughput,0.09987284189769585,catapult,FF,96,catapult_fpga_latency
Throughput,0.09987284189769585,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09987284189769585,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10415261691261439,catapult,CLB,62,catapult_fpga_latency
Throughput,0.10415261691261439,catapult,LUT,254,catapult_fpga_latency
Throughput,0.10415261691261439,catapult,FF,98,catapult_fpga_latency
Throughput,0.10415261691261439,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10415261691261439,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08246828908730942,catapult,CLB,138,catapult_fpga_latency
Throughput,0.08246828908730942,catapult,LUT,367,catapult_fpga_latency
Throughput,0.08246828908730942,catapult,FF,102,catapult_fpga_latency
Throughput,0.08246828908730942,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08246828908730942,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10010884835081184,catapult,CLB,45,catapult_fpga_latency
Throughput,0.10010884835081184,catapult,LUT,191,catapult_fpga_latency
Throughput,0.10010884835081184,catapult,FF,94,catapult_fpga_latency
Throughput,0.10010884835081184,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10010884835081184,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10661299057967615,catapult,CLB,77,catapult_fpga_latency
Throughput,0.10661299057967615,catapult,LUT,241,catapult_fpga_latency
Throughput,0.10661299057967615,catapult,FF,96,catapult_fpga_latency
Throughput,0.10661299057967615,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10661299057967615,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07529429339279775,catapult,CLB,117,catapult_fpga_latency
Throughput,0.07529429339279775,catapult,LUT,366,catapult_fpga_latency
Throughput,0.07529429339279775,catapult,FF,100,catapult_fpga_latency
Throughput,0.07529429339279775,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07529429339279775,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07370918630217965,catapult,CLB,53,catapult_fpga_latency
Throughput,0.07370918630217965,catapult,LUT,208,catapult_fpga_latency
Throughput,0.07370918630217965,catapult,FF,91,catapult_fpga_latency
Throughput,0.07370918630217965,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07370918630217965,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07659724403115975,catapult,CLB,60,catapult_fpga_latency
Throughput,0.07659724403115975,catapult,LUT,270,catapult_fpga_latency
Throughput,0.07659724403115975,catapult,FF,93,catapult_fpga_latency
Throughput,0.07659724403115975,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07659724403115975,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08344916773224301,catapult,CLB,132,catapult_fpga_latency
Throughput,0.08344916773224301,catapult,LUT,389,catapult_fpga_latency
Throughput,0.08344916773224301,catapult,FF,97,catapult_fpga_latency
Throughput,0.08344916773224301,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08344916773224301,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09721630823013823,catapult,CLB,50,catapult_fpga_latency
Throughput,0.09721630823013823,catapult,LUT,191,catapult_fpga_latency
Throughput,0.09721630823013823,catapult,FF,94,catapult_fpga_latency
Throughput,0.09721630823013823,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09721630823013823,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08253157348508139,catapult,CLB,56,catapult_fpga_latency
Throughput,0.08253157348508139,catapult,LUT,259,catapult_fpga_latency
Throughput,0.08253157348508139,catapult,FF,96,catapult_fpga_latency
Throughput,0.08253157348508139,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08253157348508139,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08274625554575749,catapult,CLB,120,catapult_fpga_latency
Throughput,0.08274625554575749,catapult,LUT,371,catapult_fpga_latency
Throughput,0.08274625554575749,catapult,FF,100,catapult_fpga_latency
Throughput,0.08274625554575749,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08274625554575749,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0778007229398777,catapult,CLB,45,catapult_fpga_latency
Throughput,0.0778007229398777,catapult,LUT,192,catapult_fpga_latency
Throughput,0.0778007229398777,catapult,FF,95,catapult_fpga_latency
Throughput,0.0778007229398777,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0778007229398777,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0903347589362757,catapult,CLB,63,catapult_fpga_latency
Throughput,0.0903347589362757,catapult,LUT,260,catapult_fpga_latency
Throughput,0.0903347589362757,catapult,FF,97,catapult_fpga_latency
Throughput,0.0903347589362757,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0903347589362757,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08840361199477889,catapult,CLB,114,catapult_fpga_latency
Throughput,0.08840361199477889,catapult,LUT,370,catapult_fpga_latency
Throughput,0.08840361199477889,catapult,FF,101,catapult_fpga_latency
Throughput,0.08840361199477889,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08840361199477889,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10390353097447382,catapult,CLB,43,catapult_fpga_latency
Throughput,0.10390353097447382,catapult,LUT,200,catapult_fpga_latency
Throughput,0.10390353097447382,catapult,FF,96,catapult_fpga_latency
Throughput,0.10390353097447382,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10390353097447382,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1147767093724021,catapult,CLB,63,catapult_fpga_latency
Throughput,0.1147767093724021,catapult,LUT,267,catapult_fpga_latency
Throughput,0.1147767093724021,catapult,FF,98,catapult_fpga_latency
Throughput,0.1147767093724021,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1147767093724021,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1066387983940197,catapult,CLB,124,catapult_fpga_latency
Throughput,0.1066387983940197,catapult,LUT,395,catapult_fpga_latency
Throughput,0.1066387983940197,catapult,FF,102,catapult_fpga_latency
Throughput,0.1066387983940197,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1066387983940197,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21839373157575884,catapult,CLB,36,catapult_fpga_latency
Throughput,0.21839373157575884,catapult,LUT,164,catapult_fpga_latency
Throughput,0.21839373157575884,catapult,FF,92,catapult_fpga_latency
Throughput,0.21839373157575884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21839373157575884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1468366898487538,catapult,CLB,64,catapult_fpga_latency
Throughput,0.1468366898487538,catapult,LUT,263,catapult_fpga_latency
Throughput,0.1468366898487538,catapult,FF,94,catapult_fpga_latency
Throughput,0.1468366898487538,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1468366898487538,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17487916723939595,catapult,CLB,120,catapult_fpga_latency
Throughput,0.17487916723939595,catapult,LUT,341,catapult_fpga_latency
Throughput,0.17487916723939595,catapult,FF,98,catapult_fpga_latency
Throughput,0.17487916723939595,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17487916723939595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1537894173810954,catapult,CLB,41,catapult_fpga_latency
Throughput,0.1537894173810954,catapult,LUT,173,catapult_fpga_latency
Throughput,0.1537894173810954,catapult,FF,90,catapult_fpga_latency
Throughput,0.1537894173810954,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1537894173810954,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15350398166302837,catapult,CLB,92,catapult_fpga_latency
Throughput,0.15350398166302837,catapult,LUT,272,catapult_fpga_latency
Throughput,0.15350398166302837,catapult,FF,92,catapult_fpga_latency
Throughput,0.15350398166302837,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15350398166302837,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15511617348254889,catapult,CLB,127,catapult_fpga_latency
Throughput,0.15511617348254889,catapult,LUT,354,catapult_fpga_latency
Throughput,0.15511617348254889,catapult,FF,96,catapult_fpga_latency
Throughput,0.15511617348254889,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15511617348254889,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.142156453696871,catapult,CLB,46,catapult_fpga_latency
Throughput,0.142156453696871,catapult,LUT,167,catapult_fpga_latency
Throughput,0.142156453696871,catapult,FF,93,catapult_fpga_latency
Throughput,0.142156453696871,catapult,DSP,1,catapult_fpga_latency
Throughput,0.142156453696871,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14224882591375312,catapult,CLB,108,catapult_fpga_latency
Throughput,0.14224882591375312,catapult,LUT,302,catapult_fpga_latency
Throughput,0.14224882591375312,catapult,FF,95,catapult_fpga_latency
Throughput,0.14224882591375312,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14224882591375312,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14796953248138395,catapult,CLB,136,catapult_fpga_latency
Throughput,0.14796953248138395,catapult,LUT,364,catapult_fpga_latency
Throughput,0.14796953248138395,catapult,FF,99,catapult_fpga_latency
Throughput,0.14796953248138395,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14796953248138395,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17403414097357134,catapult,CLB,33,catapult_fpga_latency
Throughput,0.17403414097357134,catapult,LUT,160,catapult_fpga_latency
Throughput,0.17403414097357134,catapult,FF,94,catapult_fpga_latency
Throughput,0.17403414097357134,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17403414097357134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15416831819477533,catapult,CLB,67,catapult_fpga_latency
Throughput,0.15416831819477533,catapult,LUT,298,catapult_fpga_latency
Throughput,0.15416831819477533,catapult,FF,96,catapult_fpga_latency
Throughput,0.15416831819477533,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15416831819477533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19122360158180166,catapult,CLB,136,catapult_fpga_latency
Throughput,0.19122360158180166,catapult,LUT,364,catapult_fpga_latency
Throughput,0.19122360158180166,catapult,FF,100,catapult_fpga_latency
Throughput,0.19122360158180166,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19122360158180166,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14265341340374324,catapult,CLB,36,catapult_fpga_latency
Throughput,0.14265341340374324,catapult,LUT,171,catapult_fpga_latency
Throughput,0.14265341340374324,catapult,FF,92,catapult_fpga_latency
Throughput,0.14265341340374324,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14265341340374324,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1446045441688796,catapult,CLB,65,catapult_fpga_latency
Throughput,0.1446045441688796,catapult,LUT,253,catapult_fpga_latency
Throughput,0.1446045441688796,catapult,FF,94,catapult_fpga_latency
Throughput,0.1446045441688796,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1446045441688796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18350802379658648,catapult,CLB,102,catapult_fpga_latency
Throughput,0.18350802379658648,catapult,LUT,357,catapult_fpga_latency
Throughput,0.18350802379658648,catapult,FF,102,catapult_fpga_latency
Throughput,0.18350802379658648,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18350802379658648,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1198003933765717,catapult,CLB,43,catapult_fpga_latency
Throughput,0.1198003933765717,catapult,LUT,178,catapult_fpga_latency
Throughput,0.1198003933765717,catapult,FF,90,catapult_fpga_latency
Throughput,0.1198003933765717,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1198003933765717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15918048791048073,catapult,CLB,66,catapult_fpga_latency
Throughput,0.15918048791048073,catapult,LUT,258,catapult_fpga_latency
Throughput,0.15918048791048073,catapult,FF,92,catapult_fpga_latency
Throughput,0.15918048791048073,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15918048791048073,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14649342354398354,catapult,CLB,110,catapult_fpga_latency
Throughput,0.14649342354398354,catapult,LUT,366,catapult_fpga_latency
Throughput,0.14649342354398354,catapult,FF,100,catapult_fpga_latency
Throughput,0.14649342354398354,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14649342354398354,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14722744225298032,catapult,CLB,44,catapult_fpga_latency
Throughput,0.14722744225298032,catapult,LUT,174,catapult_fpga_latency
Throughput,0.14722744225298032,catapult,FF,93,catapult_fpga_latency
Throughput,0.14722744225298032,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14722744225298032,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17493184655258312,catapult,CLB,68,catapult_fpga_latency
Throughput,0.17493184655258312,catapult,LUT,269,catapult_fpga_latency
Throughput,0.17493184655258312,catapult,FF,95,catapult_fpga_latency
Throughput,0.17493184655258312,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17493184655258312,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16473077801852268,catapult,CLB,101,catapult_fpga_latency
Throughput,0.16473077801852268,catapult,LUT,361,catapult_fpga_latency
Throughput,0.16473077801852268,catapult,FF,101,catapult_fpga_latency
Throughput,0.16473077801852268,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16473077801852268,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14212659187112645,catapult,CLB,43,catapult_fpga_latency
Throughput,0.14212659187112645,catapult,LUT,173,catapult_fpga_latency
Throughput,0.14212659187112645,catapult,FF,94,catapult_fpga_latency
Throughput,0.14212659187112645,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14212659187112645,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1782338345922286,catapult,CLB,69,catapult_fpga_latency
Throughput,0.1782338345922286,catapult,LUT,275,catapult_fpga_latency
Throughput,0.1782338345922286,catapult,FF,96,catapult_fpga_latency
Throughput,0.1782338345922286,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1782338345922286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.155501479052318,catapult,CLB,104,catapult_fpga_latency
Throughput,0.155501479052318,catapult,LUT,361,catapult_fpga_latency
Throughput,0.155501479052318,catapult,FF,104,catapult_fpga_latency
Throughput,0.155501479052318,catapult,DSP,1,catapult_fpga_latency
Throughput,0.155501479052318,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13817922342723718,catapult,CLB,44,catapult_fpga_latency
Throughput,0.13817922342723718,catapult,LUT,189,catapult_fpga_latency
Throughput,0.13817922342723718,catapult,FF,100,catapult_fpga_latency
Throughput,0.13817922342723718,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13817922342723718,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17343271027632165,catapult,CLB,65,catapult_fpga_latency
Throughput,0.17343271027632165,catapult,LUT,247,catapult_fpga_latency
Throughput,0.17343271027632165,catapult,FF,102,catapult_fpga_latency
Throughput,0.17343271027632165,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17343271027632165,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19040666484257082,catapult,CLB,100,catapult_fpga_latency
Throughput,0.19040666484257082,catapult,LUT,358,catapult_fpga_latency
Throughput,0.19040666484257082,catapult,FF,108,catapult_fpga_latency
Throughput,0.19040666484257082,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19040666484257082,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0974716535373974,catapult,CLB,56,catapult_fpga_latency
Throughput,0.0974716535373974,catapult,LUT,232,catapult_fpga_latency
Throughput,0.0974716535373974,catapult,FF,98,catapult_fpga_latency
Throughput,0.0974716535373974,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0974716535373974,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11861615279183874,catapult,CLB,77,catapult_fpga_latency
Throughput,0.11861615279183874,catapult,LUT,311,catapult_fpga_latency
Throughput,0.11861615279183874,catapult,FF,100,catapult_fpga_latency
Throughput,0.11861615279183874,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11861615279183874,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1251899757882587,catapult,CLB,103,catapult_fpga_latency
Throughput,0.1251899757882587,catapult,LUT,409,catapult_fpga_latency
Throughput,0.1251899757882587,catapult,FF,108,catapult_fpga_latency
Throughput,0.1251899757882587,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1251899757882587,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1218429130496075,catapult,CLB,50,catapult_fpga_latency
Throughput,0.1218429130496075,catapult,LUT,227,catapult_fpga_latency
Throughput,0.1218429130496075,catapult,FF,101,catapult_fpga_latency
Throughput,0.1218429130496075,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1218429130496075,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13647014510870528,catapult,CLB,83,catapult_fpga_latency
Throughput,0.13647014510870528,catapult,LUT,282,catapult_fpga_latency
Throughput,0.13647014510870528,catapult,FF,103,catapult_fpga_latency
Throughput,0.13647014510870528,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13647014510870528,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09721452202195707,catapult,CLB,131,catapult_fpga_latency
Throughput,0.09721452202195707,catapult,LUT,473,catapult_fpga_latency
Throughput,0.09721452202195707,catapult,FF,111,catapult_fpga_latency
Throughput,0.09721452202195707,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09721452202195707,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1359370535317398,catapult,CLB,46,catapult_fpga_latency
Throughput,0.1359370535317398,catapult,LUT,211,catapult_fpga_latency
Throughput,0.1359370535317398,catapult,FF,102,catapult_fpga_latency
Throughput,0.1359370535317398,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1359370535317398,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10594530065316336,catapult,CLB,87,catapult_fpga_latency
Throughput,0.10594530065316336,catapult,LUT,286,catapult_fpga_latency
Throughput,0.10594530065316336,catapult,FF,104,catapult_fpga_latency
Throughput,0.10594530065316336,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10594530065316336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08497986784440832,catapult,CLB,108,catapult_fpga_latency
Throughput,0.08497986784440832,catapult,LUT,387,catapult_fpga_latency
Throughput,0.08497986784440832,catapult,FF,110,catapult_fpga_latency
Throughput,0.08497986784440832,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08497986784440832,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1415454011828383,catapult,CLB,42,catapult_fpga_latency
Throughput,0.1415454011828383,catapult,LUT,183,catapult_fpga_latency
Throughput,0.1415454011828383,catapult,FF,100,catapult_fpga_latency
Throughput,0.1415454011828383,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1415454011828383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17259710313022106,catapult,CLB,61,catapult_fpga_latency
Throughput,0.17259710313022106,catapult,LUT,253,catapult_fpga_latency
Throughput,0.17259710313022106,catapult,FF,102,catapult_fpga_latency
Throughput,0.17259710313022106,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17259710313022106,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1843681950851495,catapult,CLB,101,catapult_fpga_latency
Throughput,0.1843681950851495,catapult,LUT,360,catapult_fpga_latency
Throughput,0.1843681950851495,catapult,FF,106,catapult_fpga_latency
Throughput,0.1843681950851495,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1843681950851495,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12248298986857453,catapult,CLB,43,catapult_fpga_latency
Throughput,0.12248298986857453,catapult,LUT,213,catapult_fpga_latency
Throughput,0.12248298986857453,catapult,FF,98,catapult_fpga_latency
Throughput,0.12248298986857453,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12248298986857453,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1323239661197717,catapult,CLB,94,catapult_fpga_latency
Throughput,0.1323239661197717,catapult,LUT,320,catapult_fpga_latency
Throughput,0.1323239661197717,catapult,FF,100,catapult_fpga_latency
Throughput,0.1323239661197717,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1323239661197717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12080072519091348,catapult,CLB,131,catapult_fpga_latency
Throughput,0.12080072519091348,catapult,LUT,411,catapult_fpga_latency
Throughput,0.12080072519091348,catapult,FF,108,catapult_fpga_latency
Throughput,0.12080072519091348,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12080072519091348,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12157302362686612,catapult,CLB,51,catapult_fpga_latency
Throughput,0.12157302362686612,catapult,LUT,218,catapult_fpga_latency
Throughput,0.12157302362686612,catapult,FF,101,catapult_fpga_latency
Throughput,0.12157302362686612,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12157302362686612,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10508113524614626,catapult,CLB,94,catapult_fpga_latency
Throughput,0.10508113524614626,catapult,LUT,298,catapult_fpga_latency
Throughput,0.10508113524614626,catapult,FF,103,catapult_fpga_latency
Throughput,0.10508113524614626,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10508113524614626,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08704512610836736,catapult,CLB,141,catapult_fpga_latency
Throughput,0.08704512610836736,catapult,LUT,385,catapult_fpga_latency
Throughput,0.08704512610836736,catapult,FF,109,catapult_fpga_latency
Throughput,0.08704512610836736,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08704512610836736,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1169060122423976,catapult,CLB,49,catapult_fpga_latency
Throughput,0.1169060122423976,catapult,LUT,236,catapult_fpga_latency
Throughput,0.1169060122423976,catapult,FF,102,catapult_fpga_latency
Throughput,0.1169060122423976,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1169060122423976,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13520434514316246,catapult,CLB,83,catapult_fpga_latency
Throughput,0.13520434514316246,catapult,LUT,289,catapult_fpga_latency
Throughput,0.13520434514316246,catapult,FF,104,catapult_fpga_latency
Throughput,0.13520434514316246,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13520434514316246,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10094168497917068,catapult,CLB,124,catapult_fpga_latency
Throughput,0.10094168497917068,catapult,LUT,415,catapult_fpga_latency
Throughput,0.10094168497917068,catapult,FF,112,catapult_fpga_latency
Throughput,0.10094168497917068,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10094168497917068,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1303190536230326,catapult,CLB,41,catapult_fpga_latency
Throughput,0.1303190536230326,catapult,LUT,203,catapult_fpga_latency
Throughput,0.1303190536230326,catapult,FF,100,catapult_fpga_latency
Throughput,0.1303190536230326,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1303190536230326,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19594538061704378,catapult,CLB,80,catapult_fpga_latency
Throughput,0.19594538061704378,catapult,LUT,250,catapult_fpga_latency
Throughput,0.19594538061704378,catapult,FF,102,catapult_fpga_latency
Throughput,0.19594538061704378,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19594538061704378,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16529627787494444,catapult,CLB,117,catapult_fpga_latency
Throughput,0.16529627787494444,catapult,LUT,366,catapult_fpga_latency
Throughput,0.16529627787494444,catapult,FF,108,catapult_fpga_latency
Throughput,0.16529627787494444,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16529627787494444,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10278007776751805,catapult,CLB,46,catapult_fpga_latency
Throughput,0.10278007776751805,catapult,LUT,231,catapult_fpga_latency
Throughput,0.10278007776751805,catapult,FF,98,catapult_fpga_latency
Throughput,0.10278007776751805,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10278007776751805,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.119820719446735,catapult,CLB,96,catapult_fpga_latency
Throughput,0.119820719446735,catapult,LUT,317,catapult_fpga_latency
Throughput,0.119820719446735,catapult,FF,100,catapult_fpga_latency
Throughput,0.119820719446735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.119820719446735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10368234053344978,catapult,CLB,119,catapult_fpga_latency
Throughput,0.10368234053344978,catapult,LUT,412,catapult_fpga_latency
Throughput,0.10368234053344978,catapult,FF,108,catapult_fpga_latency
Throughput,0.10368234053344978,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10368234053344978,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12990932199415486,catapult,CLB,51,catapult_fpga_latency
Throughput,0.12990932199415486,catapult,LUT,213,catapult_fpga_latency
Throughput,0.12990932199415486,catapult,FF,101,catapult_fpga_latency
Throughput,0.12990932199415486,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12990932199415486,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10574159967583856,catapult,CLB,76,catapult_fpga_latency
Throughput,0.10574159967583856,catapult,LUT,265,catapult_fpga_latency
Throughput,0.10574159967583856,catapult,FF,103,catapult_fpga_latency
Throughput,0.10574159967583856,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10574159967583856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11182025028950263,catapult,CLB,129,catapult_fpga_latency
Throughput,0.11182025028950263,catapult,LUT,395,catapult_fpga_latency
Throughput,0.11182025028950263,catapult,FF,107,catapult_fpga_latency
Throughput,0.11182025028950263,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11182025028950263,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13223114268203104,catapult,CLB,49,catapult_fpga_latency
Throughput,0.13223114268203104,catapult,LUT,204,catapult_fpga_latency
Throughput,0.13223114268203104,catapult,FF,102,catapult_fpga_latency
Throughput,0.13223114268203104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13223114268203104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11046256086901338,catapult,CLB,71,catapult_fpga_latency
Throughput,0.11046256086901338,catapult,LUT,266,catapult_fpga_latency
Throughput,0.11046256086901338,catapult,FF,104,catapult_fpga_latency
Throughput,0.11046256086901338,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11046256086901338,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11199905204002354,catapult,CLB,113,catapult_fpga_latency
Throughput,0.11199905204002354,catapult,LUT,385,catapult_fpga_latency
Throughput,0.11199905204002354,catapult,FF,111,catapult_fpga_latency
Throughput,0.11199905204002354,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11199905204002354,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17367617937414748,catapult,CLB,39,catapult_fpga_latency
Throughput,0.17367617937414748,catapult,LUT,205,catapult_fpga_latency
Throughput,0.17367617937414748,catapult,FF,106,catapult_fpga_latency
Throughput,0.17367617937414748,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17367617937414748,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19118839455854886,catapult,CLB,82,catapult_fpga_latency
Throughput,0.19118839455854886,catapult,LUT,256,catapult_fpga_latency
Throughput,0.19118839455854886,catapult,FF,108,catapult_fpga_latency
Throughput,0.19118839455854886,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19118839455854886,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18475088375585244,catapult,CLB,133,catapult_fpga_latency
Throughput,0.18475088375585244,catapult,LUT,412,catapult_fpga_latency
Throughput,0.18475088375585244,catapult,FF,112,catapult_fpga_latency
Throughput,0.18475088375585244,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18475088375585244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.143240885188563,catapult,CLB,53,catapult_fpga_latency
Throughput,0.143240885188563,catapult,LUT,258,catapult_fpga_latency
Throughput,0.143240885188563,catapult,FF,105,catapult_fpga_latency
Throughput,0.143240885188563,catapult,DSP,1,catapult_fpga_latency
Throughput,0.143240885188563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15952914653342368,catapult,CLB,104,catapult_fpga_latency
Throughput,0.15952914653342368,catapult,LUT,361,catapult_fpga_latency
Throughput,0.15952914653342368,catapult,FF,107,catapult_fpga_latency
Throughput,0.15952914653342368,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15952914653342368,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14964461648254643,catapult,CLB,163,catapult_fpga_latency
Throughput,0.14964461648254643,catapult,LUT,497,catapult_fpga_latency
Throughput,0.14964461648254643,catapult,FF,111,catapult_fpga_latency
Throughput,0.14964461648254643,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14964461648254643,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15554112133949527,catapult,CLB,51,catapult_fpga_latency
Throughput,0.15554112133949527,catapult,LUT,232,catapult_fpga_latency
Throughput,0.15554112133949527,catapult,FF,108,catapult_fpga_latency
Throughput,0.15554112133949527,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15554112133949527,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11680845655846778,catapult,CLB,95,catapult_fpga_latency
Throughput,0.11680845655846778,catapult,LUT,369,catapult_fpga_latency
Throughput,0.11680845655846778,catapult,FF,110,catapult_fpga_latency
Throughput,0.11680845655846778,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11680845655846778,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1291787884812308,catapult,CLB,133,catapult_fpga_latency
Throughput,0.1291787884812308,catapult,LUT,493,catapult_fpga_latency
Throughput,0.1291787884812308,catapult,FF,117,catapult_fpga_latency
Throughput,0.1291787884812308,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1291787884812308,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18766620188004,catapult,CLB,43,catapult_fpga_latency
Throughput,0.18766620188004,catapult,LUT,216,catapult_fpga_latency
Throughput,0.18766620188004,catapult,FF,106,catapult_fpga_latency
Throughput,0.18766620188004,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18766620188004,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22481837485541367,catapult,CLB,114,catapult_fpga_latency
Throughput,0.22481837485541367,catapult,LUT,336,catapult_fpga_latency
Throughput,0.22481837485541367,catapult,FF,108,catapult_fpga_latency
Throughput,0.22481837485541367,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22481837485541367,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16274256372266455,catapult,CLB,126,catapult_fpga_latency
Throughput,0.16274256372266455,catapult,LUT,455,catapult_fpga_latency
Throughput,0.16274256372266455,catapult,FF,116,catapult_fpga_latency
Throughput,0.16274256372266455,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16274256372266455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16500781559518568,catapult,CLB,51,catapult_fpga_latency
Throughput,0.16500781559518568,catapult,LUT,280,catapult_fpga_latency
Throughput,0.16500781559518568,catapult,FF,38,catapult_fpga_latency
Throughput,0.16500781559518568,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16500781559518568,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19023334402444728,catapult,CLB,95,catapult_fpga_latency
Throughput,0.19023334402444728,catapult,LUT,342,catapult_fpga_latency
Throughput,0.19023334402444728,catapult,FF,40,catapult_fpga_latency
Throughput,0.19023334402444728,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19023334402444728,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1840553240855349,catapult,CLB,135,catapult_fpga_latency
Throughput,0.1840553240855349,catapult,LUT,496,catapult_fpga_latency
Throughput,0.1840553240855349,catapult,FF,46,catapult_fpga_latency
Throughput,0.1840553240855349,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1840553240855349,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17580600018846404,catapult,CLB,57,catapult_fpga_latency
Throughput,0.17580600018846404,catapult,LUT,284,catapult_fpga_latency
Throughput,0.17580600018846404,catapult,FF,41,catapult_fpga_latency
Throughput,0.17580600018846404,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17580600018846404,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13993396236448097,catapult,CLB,96,catapult_fpga_latency
Throughput,0.13993396236448097,catapult,LUT,358,catapult_fpga_latency
Throughput,0.13993396236448097,catapult,FF,43,catapult_fpga_latency
Throughput,0.13993396236448097,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13993396236448097,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15334339981638662,catapult,CLB,153,catapult_fpga_latency
Throughput,0.15334339981638662,catapult,LUT,506,catapult_fpga_latency
Throughput,0.15334339981638662,catapult,FF,49,catapult_fpga_latency
Throughput,0.15334339981638662,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15334339981638662,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1637143512000262,catapult,CLB,52,catapult_fpga_latency
Throughput,0.1637143512000262,catapult,LUT,247,catapult_fpga_latency
Throughput,0.1637143512000262,catapult,FF,47,catapult_fpga_latency
Throughput,0.1637143512000262,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1637143512000262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19220187039328154,catapult,CLB,102,catapult_fpga_latency
Throughput,0.19220187039328154,catapult,LUT,350,catapult_fpga_latency
Throughput,0.19220187039328154,catapult,FF,49,catapult_fpga_latency
Throughput,0.19220187039328154,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19220187039328154,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1423194396826732,catapult,CLB,130,catapult_fpga_latency
Throughput,0.1423194396826732,catapult,LUT,515,catapult_fpga_latency
Throughput,0.1423194396826732,catapult,FF,53,catapult_fpga_latency
Throughput,0.1423194396826732,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1423194396826732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12826893377731485,catapult,CLB,65,catapult_fpga_latency
Throughput,0.12826893377731485,catapult,LUT,288,catapult_fpga_latency
Throughput,0.12826893377731485,catapult,FF,113,catapult_fpga_latency
Throughput,0.12826893377731485,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12826893377731485,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13614455502105205,catapult,CLB,99,catapult_fpga_latency
Throughput,0.13614455502105205,catapult,LUT,357,catapult_fpga_latency
Throughput,0.13614455502105205,catapult,FF,115,catapult_fpga_latency
Throughput,0.13614455502105205,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13614455502105205,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14971982928346186,catapult,CLB,162,catapult_fpga_latency
Throughput,0.14971982928346186,catapult,LUT,522,catapult_fpga_latency
Throughput,0.14971982928346186,catapult,FF,121,catapult_fpga_latency
Throughput,0.14971982928346186,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14971982928346186,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15726126364143175,catapult,CLB,57,catapult_fpga_latency
Throughput,0.15726126364143175,catapult,LUT,266,catapult_fpga_latency
Throughput,0.15726126364143175,catapult,FF,116,catapult_fpga_latency
Throughput,0.15726126364143175,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15726126364143175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1431815513434725,catapult,CLB,116,catapult_fpga_latency
Throughput,0.1431815513434725,catapult,LUT,372,catapult_fpga_latency
Throughput,0.1431815513434725,catapult,FF,118,catapult_fpga_latency
Throughput,0.1431815513434725,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1431815513434725,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13626187351900376,catapult,CLB,132,catapult_fpga_latency
Throughput,0.13626187351900376,catapult,LUT,550,catapult_fpga_latency
Throughput,0.13626187351900376,catapult,FF,124,catapult_fpga_latency
Throughput,0.13626187351900376,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13626187351900376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20724585389125852,catapult,CLB,63,catapult_fpga_latency
Throughput,0.20724585389125852,catapult,LUT,257,catapult_fpga_latency
Throughput,0.20724585389125852,catapult,FF,47,catapult_fpga_latency
Throughput,0.20724585389125852,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20724585389125852,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19841982420400417,catapult,CLB,94,catapult_fpga_latency
Throughput,0.19841982420400417,catapult,LUT,357,catapult_fpga_latency
Throughput,0.19841982420400417,catapult,FF,49,catapult_fpga_latency
Throughput,0.19841982420400417,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19841982420400417,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1594609200352919,catapult,CLB,150,catapult_fpga_latency
Throughput,0.1594609200352919,catapult,LUT,515,catapult_fpga_latency
Throughput,0.1594609200352919,catapult,FF,53,catapult_fpga_latency
Throughput,0.1594609200352919,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1594609200352919,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14432007421515497,catapult,CLB,57,catapult_fpga_latency
Throughput,0.14432007421515497,catapult,LUT,269,catapult_fpga_latency
Throughput,0.14432007421515497,catapult,FF,113,catapult_fpga_latency
Throughput,0.14432007421515497,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14432007421515497,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1331978622275904,catapult,CLB,101,catapult_fpga_latency
Throughput,0.1331978622275904,catapult,LUT,365,catapult_fpga_latency
Throughput,0.1331978622275904,catapult,FF,115,catapult_fpga_latency
Throughput,0.1331978622275904,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1331978622275904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14638812909383553,catapult,CLB,145,catapult_fpga_latency
Throughput,0.14638812909383553,catapult,LUT,563,catapult_fpga_latency
Throughput,0.14638812909383553,catapult,FF,123,catapult_fpga_latency
Throughput,0.14638812909383553,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14638812909383553,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14977974887927303,catapult,CLB,65,catapult_fpga_latency
Throughput,0.14977974887927303,catapult,LUT,270,catapult_fpga_latency
Throughput,0.14977974887927303,catapult,FF,116,catapult_fpga_latency
Throughput,0.14977974887927303,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14977974887927303,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13185398437029242,catapult,CLB,96,catapult_fpga_latency
Throughput,0.13185398437029242,catapult,LUT,398,catapult_fpga_latency
Throughput,0.13185398437029242,catapult,FF,118,catapult_fpga_latency
Throughput,0.13185398437029242,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13185398437029242,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14127883624666776,catapult,CLB,181,catapult_fpga_latency
Throughput,0.14127883624666776,catapult,LUT,561,catapult_fpga_latency
Throughput,0.14127883624666776,catapult,FF,122,catapult_fpga_latency
Throughput,0.14127883624666776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14127883624666776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18382329287443933,catapult,CLB,52,catapult_fpga_latency
Throughput,0.18382329287443933,catapult,LUT,261,catapult_fpga_latency
Throughput,0.18382329287443933,catapult,FF,47,catapult_fpga_latency
Throughput,0.18382329287443933,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18382329287443933,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14320968418254768,catapult,CLB,97,catapult_fpga_latency
Throughput,0.14320968418254768,catapult,LUT,381,catapult_fpga_latency
Throughput,0.14320968418254768,catapult,FF,49,catapult_fpga_latency
Throughput,0.14320968418254768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14320968418254768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18447999332920345,catapult,CLB,166,catapult_fpga_latency
Throughput,0.18447999332920345,catapult,LUT,571,catapult_fpga_latency
Throughput,0.18447999332920345,catapult,FF,53,catapult_fpga_latency
Throughput,0.18447999332920345,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18447999332920345,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12239783727917442,catapult,CLB,59,catapult_fpga_latency
Throughput,0.12239783727917442,catapult,LUT,263,catapult_fpga_latency
Throughput,0.12239783727917442,catapult,FF,113,catapult_fpga_latency
Throughput,0.12239783727917442,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12239783727917442,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1475593317628102,catapult,CLB,98,catapult_fpga_latency
Throughput,0.1475593317628102,catapult,LUT,380,catapult_fpga_latency
Throughput,0.1475593317628102,catapult,FF,115,catapult_fpga_latency
Throughput,0.1475593317628102,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1475593317628102,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1281271020852686,catapult,CLB,190,catapult_fpga_latency
Throughput,0.1281271020852686,catapult,LUT,573,catapult_fpga_latency
Throughput,0.1281271020852686,catapult,FF,119,catapult_fpga_latency
Throughput,0.1281271020852686,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1281271020852686,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14084471335143092,catapult,CLB,57,catapult_fpga_latency
Throughput,0.14084471335143092,catapult,LUT,260,catapult_fpga_latency
Throughput,0.14084471335143092,catapult,FF,116,catapult_fpga_latency
Throughput,0.14084471335143092,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14084471335143092,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13472103181221612,catapult,CLB,100,catapult_fpga_latency
Throughput,0.13472103181221612,catapult,LUT,406,catapult_fpga_latency
Throughput,0.13472103181221612,catapult,FF,118,catapult_fpga_latency
Throughput,0.13472103181221612,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13472103181221612,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1150731301249257,catapult,CLB,158,catapult_fpga_latency
Throughput,0.1150731301249257,catapult,LUT,565,catapult_fpga_latency
Throughput,0.1150731301249257,catapult,FF,125,catapult_fpga_latency
Throughput,0.1150731301249257,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1150731301249257,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27538809756119054,catapult,CLB,42,catapult_fpga_latency
Throughput,0.27538809756119054,catapult,LUT,191,catapult_fpga_latency
Throughput,0.27538809756119054,catapult,FF,45,catapult_fpga_latency
Throughput,0.27538809756119054,catapult,DSP,1,catapult_fpga_latency
Throughput,0.27538809756119054,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4563332437399065,catapult,CLB,83,catapult_fpga_latency
Throughput,0.4563332437399065,catapult,LUT,298,catapult_fpga_latency
Throughput,0.4563332437399065,catapult,FF,47,catapult_fpga_latency
Throughput,0.4563332437399065,catapult,DSP,1,catapult_fpga_latency
Throughput,0.4563332437399065,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3655151113084893,catapult,CLB,126,catapult_fpga_latency
Throughput,0.3655151113084893,catapult,LUT,562,catapult_fpga_latency
Throughput,0.3655151113084893,catapult,FF,58,catapult_fpga_latency
Throughput,0.3655151113084893,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3655151113084893,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15796186231980897,catapult,CLB,75,catapult_fpga_latency
Throughput,0.15796186231980897,catapult,LUT,347,catapult_fpga_latency
Throughput,0.15796186231980897,catapult,FF,136,catapult_fpga_latency
Throughput,0.15796186231980897,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15796186231980897,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1858009432742288,catapult,CLB,109,catapult_fpga_latency
Throughput,0.1858009432742288,catapult,LUT,433,catapult_fpga_latency
Throughput,0.1858009432742288,catapult,FF,138,catapult_fpga_latency
Throughput,0.1858009432742288,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1858009432742288,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1831589720971959,catapult,CLB,177,catapult_fpga_latency
Throughput,0.1831589720971959,catapult,LUT,656,catapult_fpga_latency
Throughput,0.1831589720971959,catapult,FF,142,catapult_fpga_latency
Throughput,0.1831589720971959,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1831589720971959,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3177528518318452,catapult,CLB,52,catapult_fpga_latency
Throughput,0.3177528518318452,catapult,LUT,216,catapult_fpga_latency
Throughput,0.3177528518318452,catapult,FF,45,catapult_fpga_latency
Throughput,0.3177528518318452,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3177528518318452,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2202722741526346,catapult,CLB,86,catapult_fpga_latency
Throughput,0.2202722741526346,catapult,LUT,314,catapult_fpga_latency
Throughput,0.2202722741526346,catapult,FF,47,catapult_fpga_latency
Throughput,0.2202722741526346,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2202722741526346,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24444934972806232,catapult,CLB,146,catapult_fpga_latency
Throughput,0.24444934972806232,catapult,LUT,513,catapult_fpga_latency
Throughput,0.24444934972806232,catapult,FF,55,catapult_fpga_latency
Throughput,0.24444934972806232,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24444934972806232,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19315482479505308,catapult,CLB,76,catapult_fpga_latency
Throughput,0.19315482479505308,catapult,LUT,378,catapult_fpga_latency
Throughput,0.19315482479505308,catapult,FF,37,catapult_fpga_latency
Throughput,0.19315482479505308,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19315482479505308,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1926820513008254,catapult,CLB,126,catapult_fpga_latency
Throughput,0.1926820513008254,catapult,LUT,491,catapult_fpga_latency
Throughput,0.1926820513008254,catapult,FF,39,catapult_fpga_latency
Throughput,0.1926820513008254,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1926820513008254,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17580442390736234,catapult,CLB,193,catapult_fpga_latency
Throughput,0.17580442390736234,catapult,LUT,766,catapult_fpga_latency
Throughput,0.17580442390736234,catapult,FF,43,catapult_fpga_latency
Throughput,0.17580442390736234,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17580442390736234,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18028081260494597,catapult,CLB,70,catapult_fpga_latency
Throughput,0.18028081260494597,catapult,LUT,336,catapult_fpga_latency
Throughput,0.18028081260494597,catapult,FF,144,catapult_fpga_latency
Throughput,0.18028081260494597,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18028081260494597,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15930086038394695,catapult,CLB,115,catapult_fpga_latency
Throughput,0.15930086038394695,catapult,LUT,459,catapult_fpga_latency
Throughput,0.15930086038394695,catapult,FF,146,catapult_fpga_latency
Throughput,0.15930086038394695,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15930086038394695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1555016241367133,catapult,CLB,185,catapult_fpga_latency
Throughput,0.1555016241367133,catapult,LUT,694,catapult_fpga_latency
Throughput,0.1555016241367133,catapult,FF,150,catapult_fpga_latency
Throughput,0.1555016241367133,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1555016241367133,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15642561219118653,catapult,CLB,54,catapult_fpga_latency
Throughput,0.15642561219118653,catapult,LUT,273,catapult_fpga_latency
Throughput,0.15642561219118653,catapult,FF,144,catapult_fpga_latency
Throughput,0.15642561219118653,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15642561219118653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18714837160330386,catapult,CLB,98,catapult_fpga_latency
Throughput,0.18714837160330386,catapult,LUT,380,catapult_fpga_latency
Throughput,0.18714837160330386,catapult,FF,146,catapult_fpga_latency
Throughput,0.18714837160330386,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18714837160330386,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14381116558518273,catapult,CLB,185,catapult_fpga_latency
Throughput,0.14381116558518273,catapult,LUT,619,catapult_fpga_latency
Throughput,0.14381116558518273,catapult,FF,154,catapult_fpga_latency
Throughput,0.14381116558518273,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14381116558518273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16699771179735295,catapult,CLB,73,catapult_fpga_latency
Throughput,0.16699771179735295,catapult,LUT,349,catapult_fpga_latency
Throughput,0.16699771179735295,catapult,FF,144,catapult_fpga_latency
Throughput,0.16699771179735295,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16699771179735295,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17419894181110807,catapult,CLB,128,catapult_fpga_latency
Throughput,0.17419894181110807,catapult,LUT,498,catapult_fpga_latency
Throughput,0.17419894181110807,catapult,FF,146,catapult_fpga_latency
Throughput,0.17419894181110807,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17419894181110807,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12793577419438204,catapult,CLB,190,catapult_fpga_latency
Throughput,0.12793577419438204,catapult,LUT,698,catapult_fpga_latency
Throughput,0.12793577419438204,catapult,FF,150,catapult_fpga_latency
Throughput,0.12793577419438204,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12793577419438204,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16407660802459312,catapult,CLB,56,catapult_fpga_latency
Throughput,0.16407660802459312,catapult,LUT,270,catapult_fpga_latency
Throughput,0.16407660802459312,catapult,FF,144,catapult_fpga_latency
Throughput,0.16407660802459312,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16407660802459312,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16788963069989493,catapult,CLB,123,catapult_fpga_latency
Throughput,0.16788963069989493,catapult,LUT,407,catapult_fpga_latency
Throughput,0.16788963069989493,catapult,FF,146,catapult_fpga_latency
Throughput,0.16788963069989493,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16788963069989493,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16615595863514177,catapult,CLB,155,catapult_fpga_latency
Throughput,0.16615595863514177,catapult,LUT,653,catapult_fpga_latency
Throughput,0.16615595863514177,catapult,FF,150,catapult_fpga_latency
Throughput,0.16615595863514177,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16615595863514177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13226181861852265,catapult,CLB,73,catapult_fpga_latency
Throughput,0.13226181861852265,catapult,LUT,354,catapult_fpga_latency
Throughput,0.13226181861852265,catapult,FF,144,catapult_fpga_latency
Throughput,0.13226181861852265,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13226181861852265,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12187430493560465,catapult,CLB,104,catapult_fpga_latency
Throughput,0.12187430493560465,catapult,LUT,488,catapult_fpga_latency
Throughput,0.12187430493560465,catapult,FF,146,catapult_fpga_latency
Throughput,0.12187430493560465,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12187430493560465,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14974041002518035,catapult,CLB,173,catapult_fpga_latency
Throughput,0.14974041002518035,catapult,LUT,751,catapult_fpga_latency
Throughput,0.14974041002518035,catapult,FF,150,catapult_fpga_latency
Throughput,0.14974041002518035,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14974041002518035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.159710043222329,catapult,CLB,70,catapult_fpga_latency
Throughput,0.159710043222329,catapult,LUT,299,catapult_fpga_latency
Throughput,0.159710043222329,catapult,FF,144,catapult_fpga_latency
Throughput,0.159710043222329,catapult,DSP,1,catapult_fpga_latency
Throughput,0.159710043222329,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11308012507114153,catapult,CLB,110,catapult_fpga_latency
Throughput,0.11308012507114153,catapult,LUT,438,catapult_fpga_latency
Throughput,0.11308012507114153,catapult,FF,146,catapult_fpga_latency
Throughput,0.11308012507114153,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11308012507114153,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.158636487661254,catapult,CLB,168,catapult_fpga_latency
Throughput,0.158636487661254,catapult,LUT,660,catapult_fpga_latency
Throughput,0.158636487661254,catapult,FF,150,catapult_fpga_latency
Throughput,0.158636487661254,catapult,DSP,1,catapult_fpga_latency
Throughput,0.158636487661254,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11309744147574971,catapult,CLB,41,catapult_fpga_latency
Throughput,0.11309744147574971,catapult,LUT,157,catapult_fpga_latency
Throughput,0.11309744147574971,catapult,FF,86,catapult_fpga_latency
Throughput,0.11309744147574971,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11309744147574971,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11024387157074036,catapult,CLB,57,catapult_fpga_latency
Throughput,0.11024387157074036,catapult,LUT,210,catapult_fpga_latency
Throughput,0.11024387157074036,catapult,FF,88,catapult_fpga_latency
Throughput,0.11024387157074036,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11024387157074036,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07409272897672532,catapult,CLB,127,catapult_fpga_latency
Throughput,0.07409272897672532,catapult,LUT,320,catapult_fpga_latency
Throughput,0.07409272897672532,catapult,FF,92,catapult_fpga_latency
Throughput,0.07409272897672532,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07409272897672532,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08867438358445623,catapult,CLB,33,catapult_fpga_latency
Throughput,0.08867438358445623,catapult,LUT,169,catapult_fpga_latency
Throughput,0.08867438358445623,catapult,FF,83,catapult_fpga_latency
Throughput,0.08867438358445623,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08867438358445623,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1175141296051584,catapult,CLB,66,catapult_fpga_latency
Throughput,0.1175141296051584,catapult,LUT,219,catapult_fpga_latency
Throughput,0.1175141296051584,catapult,FF,85,catapult_fpga_latency
Throughput,0.1175141296051584,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1175141296051584,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.055541873740657444,catapult,CLB,138,catapult_fpga_latency
Throughput,0.055541873740657444,catapult,LUT,333,catapult_fpga_latency
Throughput,0.055541873740657444,catapult,FF,89,catapult_fpga_latency
Throughput,0.055541873740657444,catapult,DSP,1,catapult_fpga_latency
Throughput,0.055541873740657444,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,CLB,42,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,LUT,157,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,FF,86,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,CLB,49,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,LUT,231,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,FF,88,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11382270952000621,catapult,CLB,126,catapult_fpga_latency
Throughput,0.11382270952000621,catapult,LUT,357,catapult_fpga_latency
Throughput,0.11382270952000621,catapult,FF,92,catapult_fpga_latency
Throughput,0.11382270952000621,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11382270952000621,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10557442463786126,catapult,CLB,49,catapult_fpga_latency
Throughput,0.10557442463786126,catapult,LUT,158,catapult_fpga_latency
Throughput,0.10557442463786126,catapult,FF,87,catapult_fpga_latency
Throughput,0.10557442463786126,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10557442463786126,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11389118221438854,catapult,CLB,63,catapult_fpga_latency
Throughput,0.11389118221438854,catapult,LUT,231,catapult_fpga_latency
Throughput,0.11389118221438854,catapult,FF,89,catapult_fpga_latency
Throughput,0.11389118221438854,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11389118221438854,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12286527724058348,catapult,CLB,124,catapult_fpga_latency
Throughput,0.12286527724058348,catapult,LUT,356,catapult_fpga_latency
Throughput,0.12286527724058348,catapult,FF,93,catapult_fpga_latency
Throughput,0.12286527724058348,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12286527724058348,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11959835523557946,catapult,CLB,44,catapult_fpga_latency
Throughput,0.11959835523557946,catapult,LUT,158,catapult_fpga_latency
Throughput,0.11959835523557946,catapult,FF,88,catapult_fpga_latency
Throughput,0.11959835523557946,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11959835523557946,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13059708071121603,catapult,CLB,61,catapult_fpga_latency
Throughput,0.13059708071121603,catapult,LUT,234,catapult_fpga_latency
Throughput,0.13059708071121603,catapult,FF,90,catapult_fpga_latency
Throughput,0.13059708071121603,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13059708071121603,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1220969914080347,catapult,CLB,111,catapult_fpga_latency
Throughput,0.1220969914080347,catapult,LUT,345,catapult_fpga_latency
Throughput,0.1220969914080347,catapult,FF,94,catapult_fpga_latency
Throughput,0.1220969914080347,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1220969914080347,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.058823013845349235,catapult,CLB,62,catapult_fpga_latency
Throughput,0.058823013845349235,catapult,LUT,308,catapult_fpga_latency
Throughput,0.058823013845349235,catapult,FF,125,catapult_fpga_latency
Throughput,0.058823013845349235,catapult,DSP,1,catapult_fpga_latency
Throughput,0.058823013845349235,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08738945670673881,catapult,CLB,79,catapult_fpga_latency
Throughput,0.08738945670673881,catapult,LUT,333,catapult_fpga_latency
Throughput,0.08738945670673881,catapult,FF,127,catapult_fpga_latency
Throughput,0.08738945670673881,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08738945670673881,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07613069112126576,catapult,CLB,121,catapult_fpga_latency
Throughput,0.07613069112126576,catapult,LUT,476,catapult_fpga_latency
Throughput,0.07613069112126576,catapult,FF,133,catapult_fpga_latency
Throughput,0.07613069112126576,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07613069112126576,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08378674530555434,catapult,CLB,55,catapult_fpga_latency
Throughput,0.08378674530555434,catapult,LUT,249,catapult_fpga_latency
Throughput,0.08378674530555434,catapult,FF,39,catapult_fpga_latency
Throughput,0.08378674530555434,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08378674530555434,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09337749964563238,catapult,CLB,86,catapult_fpga_latency
Throughput,0.09337749964563238,catapult,LUT,291,catapult_fpga_latency
Throughput,0.09337749964563238,catapult,FF,41,catapult_fpga_latency
Throughput,0.09337749964563238,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09337749964563238,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08882401972035357,catapult,CLB,120,catapult_fpga_latency
Throughput,0.08882401972035357,catapult,LUT,418,catapult_fpga_latency
Throughput,0.08882401972035357,catapult,FF,48,catapult_fpga_latency
Throughput,0.08882401972035357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08882401972035357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10843745316857491,catapult,CLB,48,catapult_fpga_latency
Throughput,0.10843745316857491,catapult,LUT,200,catapult_fpga_latency
Throughput,0.10843745316857491,catapult,FF,42,catapult_fpga_latency
Throughput,0.10843745316857491,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10843745316857491,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08482917567163711,catapult,CLB,77,catapult_fpga_latency
Throughput,0.08482917567163711,catapult,LUT,288,catapult_fpga_latency
Throughput,0.08482917567163711,catapult,FF,44,catapult_fpga_latency
Throughput,0.08482917567163711,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08482917567163711,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07556287541525578,catapult,CLB,123,catapult_fpga_latency
Throughput,0.07556287541525578,catapult,LUT,426,catapult_fpga_latency
Throughput,0.07556287541525578,catapult,FF,50,catapult_fpga_latency
Throughput,0.07556287541525578,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07556287541525578,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08683127329031827,catapult,CLB,43,catapult_fpga_latency
Throughput,0.08683127329031827,catapult,LUT,226,catapult_fpga_latency
Throughput,0.08683127329031827,catapult,FF,43,catapult_fpga_latency
Throughput,0.08683127329031827,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08683127329031827,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1026650301860855,catapult,CLB,65,catapult_fpga_latency
Throughput,0.1026650301860855,catapult,LUT,287,catapult_fpga_latency
Throughput,0.1026650301860855,catapult,FF,45,catapult_fpga_latency
Throughput,0.1026650301860855,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1026650301860855,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08406188366877668,catapult,CLB,120,catapult_fpga_latency
Throughput,0.08406188366877668,catapult,LUT,428,catapult_fpga_latency
Throughput,0.08406188366877668,catapult,FF,52,catapult_fpga_latency
Throughput,0.08406188366877668,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08406188366877668,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09388490968130861,catapult,CLB,41,catapult_fpga_latency
Throughput,0.09388490968130861,catapult,LUT,221,catapult_fpga_latency
Throughput,0.09388490968130861,catapult,FF,44,catapult_fpga_latency
Throughput,0.09388490968130861,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09388490968130861,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10218744488264692,catapult,CLB,69,catapult_fpga_latency
Throughput,0.10218744488264692,catapult,LUT,283,catapult_fpga_latency
Throughput,0.10218744488264692,catapult,FF,46,catapult_fpga_latency
Throughput,0.10218744488264692,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10218744488264692,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08837030054474104,catapult,CLB,121,catapult_fpga_latency
Throughput,0.08837030054474104,catapult,LUT,438,catapult_fpga_latency
Throughput,0.08837030054474104,catapult,FF,53,catapult_fpga_latency
Throughput,0.08837030054474104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08837030054474104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11347319434077408,catapult,CLB,63,catapult_fpga_latency
Throughput,0.11347319434077408,catapult,LUT,307,catapult_fpga_latency
Throughput,0.11347319434077408,catapult,FF,50,catapult_fpga_latency
Throughput,0.11347319434077408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11347319434077408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09937082369270725,catapult,CLB,96,catapult_fpga_latency
Throughput,0.09937082369270725,catapult,LUT,325,catapult_fpga_latency
Throughput,0.09937082369270725,catapult,FF,52,catapult_fpga_latency
Throughput,0.09937082369270725,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09937082369270725,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10181677785737586,catapult,CLB,123,catapult_fpga_latency
Throughput,0.10181677785737586,catapult,LUT,457,catapult_fpga_latency
Throughput,0.10181677785737586,catapult,FF,58,catapult_fpga_latency
Throughput,0.10181677785737586,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10181677785737586,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10788699225953986,catapult,CLB,51,catapult_fpga_latency
Throughput,0.10788699225953986,catapult,LUT,218,catapult_fpga_latency
Throughput,0.10788699225953986,catapult,FF,39,catapult_fpga_latency
Throughput,0.10788699225953986,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10788699225953986,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08748073674176945,catapult,CLB,79,catapult_fpga_latency
Throughput,0.08748073674176945,catapult,LUT,302,catapult_fpga_latency
Throughput,0.08748073674176945,catapult,FF,41,catapult_fpga_latency
Throughput,0.08748073674176945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08748073674176945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09002756554029279,catapult,CLB,118,catapult_fpga_latency
Throughput,0.09002756554029279,catapult,LUT,446,catapult_fpga_latency
Throughput,0.09002756554029279,catapult,FF,49,catapult_fpga_latency
Throughput,0.09002756554029279,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09002756554029279,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08433038553659677,catapult,CLB,52,catapult_fpga_latency
Throughput,0.08433038553659677,catapult,LUT,250,catapult_fpga_latency
Throughput,0.08433038553659677,catapult,FF,42,catapult_fpga_latency
Throughput,0.08433038553659677,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08433038553659677,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08004080159902312,catapult,CLB,80,catapult_fpga_latency
Throughput,0.08004080159902312,catapult,LUT,348,catapult_fpga_latency
Throughput,0.08004080159902312,catapult,FF,44,catapult_fpga_latency
Throughput,0.08004080159902312,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08004080159902312,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07502907751899249,catapult,CLB,137,catapult_fpga_latency
Throughput,0.07502907751899249,catapult,LUT,455,catapult_fpga_latency
Throughput,0.07502907751899249,catapult,FF,51,catapult_fpga_latency
Throughput,0.07502907751899249,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07502907751899249,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08652939009672861,catapult,CLB,53,catapult_fpga_latency
Throughput,0.08652939009672861,catapult,LUT,252,catapult_fpga_latency
Throughput,0.08652939009672861,catapult,FF,43,catapult_fpga_latency
Throughput,0.08652939009672861,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08652939009672861,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08312424814117556,catapult,CLB,88,catapult_fpga_latency
Throughput,0.08312424814117556,catapult,LUT,321,catapult_fpga_latency
Throughput,0.08312424814117556,catapult,FF,45,catapult_fpga_latency
Throughput,0.08312424814117556,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08312424814117556,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06589251310157311,catapult,CLB,133,catapult_fpga_latency
Throughput,0.06589251310157311,catapult,LUT,468,catapult_fpga_latency
Throughput,0.06589251310157311,catapult,FF,52,catapult_fpga_latency
Throughput,0.06589251310157311,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06589251310157311,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07756724905967163,catapult,CLB,59,catapult_fpga_latency
Throughput,0.07756724905967163,catapult,LUT,306,catapult_fpga_latency
Throughput,0.07756724905967163,catapult,FF,44,catapult_fpga_latency
Throughput,0.07756724905967163,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07756724905967163,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09461659039465621,catapult,CLB,103,catapult_fpga_latency
Throughput,0.09461659039465621,catapult,LUT,349,catapult_fpga_latency
Throughput,0.09461659039465621,catapult,FF,46,catapult_fpga_latency
Throughput,0.09461659039465621,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09461659039465621,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08883615574683756,catapult,CLB,131,catapult_fpga_latency
Throughput,0.08883615574683756,catapult,LUT,470,catapult_fpga_latency
Throughput,0.08883615574683756,catapult,FF,53,catapult_fpga_latency
Throughput,0.08883615574683756,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08883615574683756,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08900626639717943,catapult,CLB,64,catapult_fpga_latency
Throughput,0.08900626639717943,catapult,LUT,293,catapult_fpga_latency
Throughput,0.08900626639717943,catapult,FF,50,catapult_fpga_latency
Throughput,0.08900626639717943,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08900626639717943,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.062299027231839284,catapult,CLB,90,catapult_fpga_latency
Throughput,0.062299027231839284,catapult,LUT,349,catapult_fpga_latency
Throughput,0.062299027231839284,catapult,FF,52,catapult_fpga_latency
Throughput,0.062299027231839284,catapult,DSP,1,catapult_fpga_latency
Throughput,0.062299027231839284,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0822995074950573,catapult,CLB,141,catapult_fpga_latency
Throughput,0.0822995074950573,catapult,LUT,597,catapult_fpga_latency
Throughput,0.0822995074950573,catapult,FF,56,catapult_fpga_latency
Throughput,0.0822995074950573,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0822995074950573,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06069516478646197,catapult,CLB,72,catapult_fpga_latency
Throughput,0.06069516478646197,catapult,LUT,346,catapult_fpga_latency
Throughput,0.06069516478646197,catapult,FF,138,catapult_fpga_latency
Throughput,0.06069516478646197,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06069516478646197,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04940645066429937,catapult,CLB,114,catapult_fpga_latency
Throughput,0.04940645066429937,catapult,LUT,418,catapult_fpga_latency
Throughput,0.04940645066429937,catapult,FF,140,catapult_fpga_latency
Throughput,0.04940645066429937,catapult,DSP,1,catapult_fpga_latency
Throughput,0.04940645066429937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06444632326958884,catapult,CLB,123,catapult_fpga_latency
Throughput,0.06444632326958884,catapult,LUT,536,catapult_fpga_latency
Throughput,0.06444632326958884,catapult,FF,146,catapult_fpga_latency
Throughput,0.06444632326958884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06444632326958884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05199643158889292,catapult,CLB,75,catapult_fpga_latency
Throughput,0.05199643158889292,catapult,LUT,337,catapult_fpga_latency
Throughput,0.05199643158889292,catapult,FF,141,catapult_fpga_latency
Throughput,0.05199643158889292,catapult,DSP,1,catapult_fpga_latency
Throughput,0.05199643158889292,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06085958318732105,catapult,CLB,118,catapult_fpga_latency
Throughput,0.06085958318732105,catapult,LUT,419,catapult_fpga_latency
Throughput,0.06085958318732105,catapult,FF,143,catapult_fpga_latency
Throughput,0.06085958318732105,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06085958318732105,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05821190039850703,catapult,CLB,138,catapult_fpga_latency
Throughput,0.05821190039850703,catapult,LUT,586,catapult_fpga_latency
Throughput,0.05821190039850703,catapult,FF,151,catapult_fpga_latency
Throughput,0.05821190039850703,catapult,DSP,1,catapult_fpga_latency
Throughput,0.05821190039850703,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06169238118217038,catapult,CLB,66,catapult_fpga_latency
Throughput,0.06169238118217038,catapult,LUT,336,catapult_fpga_latency
Throughput,0.06169238118217038,catapult,FF,142,catapult_fpga_latency
Throughput,0.06169238118217038,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06169238118217038,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05451018051209808,catapult,CLB,109,catapult_fpga_latency
Throughput,0.05451018051209808,catapult,LUT,424,catapult_fpga_latency
Throughput,0.05451018051209808,catapult,FF,144,catapult_fpga_latency
Throughput,0.05451018051209808,catapult,DSP,1,catapult_fpga_latency
Throughput,0.05451018051209808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.061910419337843296,catapult,CLB,122,catapult_fpga_latency
Throughput,0.061910419337843296,catapult,LUT,535,catapult_fpga_latency
Throughput,0.061910419337843296,catapult,FF,151,catapult_fpga_latency
Throughput,0.061910419337843296,catapult,DSP,1,catapult_fpga_latency
Throughput,0.061910419337843296,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06747980734245085,catapult,CLB,68,catapult_fpga_latency
Throughput,0.06747980734245085,catapult,LUT,336,catapult_fpga_latency
Throughput,0.06747980734245085,catapult,FF,143,catapult_fpga_latency
Throughput,0.06747980734245085,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06747980734245085,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06809986000030782,catapult,CLB,115,catapult_fpga_latency
Throughput,0.06809986000030782,catapult,LUT,425,catapult_fpga_latency
Throughput,0.06809986000030782,catapult,FF,145,catapult_fpga_latency
Throughput,0.06809986000030782,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06809986000030782,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06317288599517763,catapult,CLB,127,catapult_fpga_latency
Throughput,0.06317288599517763,catapult,LUT,536,catapult_fpga_latency
Throughput,0.06317288599517763,catapult,FF,152,catapult_fpga_latency
Throughput,0.06317288599517763,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06317288599517763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08088334970951554,catapult,CLB,77,catapult_fpga_latency
Throughput,0.08088334970951554,catapult,LUT,344,catapult_fpga_latency
Throughput,0.08088334970951554,catapult,FF,50,catapult_fpga_latency
Throughput,0.08088334970951554,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08088334970951554,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08276084210481015,catapult,CLB,99,catapult_fpga_latency
Throughput,0.08276084210481015,catapult,LUT,371,catapult_fpga_latency
Throughput,0.08276084210481015,catapult,FF,52,catapult_fpga_latency
Throughput,0.08276084210481015,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08276084210481015,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07014645949424263,catapult,CLB,173,catapult_fpga_latency
Throughput,0.07014645949424263,catapult,LUT,498,catapult_fpga_latency
Throughput,0.07014645949424263,catapult,FF,56,catapult_fpga_latency
Throughput,0.07014645949424263,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07014645949424263,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06596529288886886,catapult,CLB,68,catapult_fpga_latency
Throughput,0.06596529288886886,catapult,LUT,334,catapult_fpga_latency
Throughput,0.06596529288886886,catapult,FF,138,catapult_fpga_latency
Throughput,0.06596529288886886,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06596529288886886,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05529343090264701,catapult,CLB,125,catapult_fpga_latency
Throughput,0.05529343090264701,catapult,LUT,458,catapult_fpga_latency
Throughput,0.05529343090264701,catapult,FF,140,catapult_fpga_latency
Throughput,0.05529343090264701,catapult,DSP,1,catapult_fpga_latency
Throughput,0.05529343090264701,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0529482484878245,catapult,CLB,182,catapult_fpga_latency
Throughput,0.0529482484878245,catapult,LUT,561,catapult_fpga_latency
Throughput,0.0529482484878245,catapult,FF,148,catapult_fpga_latency
Throughput,0.0529482484878245,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0529482484878245,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06308548455361374,catapult,CLB,76,catapult_fpga_latency
Throughput,0.06308548455361374,catapult,LUT,356,catapult_fpga_latency
Throughput,0.06308548455361374,catapult,FF,141,catapult_fpga_latency
Throughput,0.06308548455361374,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06308548455361374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.054781904200364155,catapult,CLB,99,catapult_fpga_latency
Throughput,0.054781904200364155,catapult,LUT,422,catapult_fpga_latency
Throughput,0.054781904200364155,catapult,FF,143,catapult_fpga_latency
Throughput,0.054781904200364155,catapult,DSP,1,catapult_fpga_latency
Throughput,0.054781904200364155,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05332309529903592,catapult,CLB,171,catapult_fpga_latency
Throughput,0.05332309529903592,catapult,LUT,560,catapult_fpga_latency
Throughput,0.05332309529903592,catapult,FF,151,catapult_fpga_latency
Throughput,0.05332309529903592,catapult,DSP,1,catapult_fpga_latency
Throughput,0.05332309529903592,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05315777376094013,catapult,CLB,76,catapult_fpga_latency
Throughput,0.05315777376094013,catapult,LUT,373,catapult_fpga_latency
Throughput,0.05315777376094013,catapult,FF,142,catapult_fpga_latency
Throughput,0.05315777376094013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.05315777376094013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05941537293158005,catapult,CLB,112,catapult_fpga_latency
Throughput,0.05941537293158005,catapult,LUT,425,catapult_fpga_latency
Throughput,0.05941537293158005,catapult,FF,144,catapult_fpga_latency
Throughput,0.05941537293158005,catapult,DSP,1,catapult_fpga_latency
Throughput,0.05941537293158005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06173089859261577,catapult,CLB,151,catapult_fpga_latency
Throughput,0.06173089859261577,catapult,LUT,549,catapult_fpga_latency
Throughput,0.06173089859261577,catapult,FF,148,catapult_fpga_latency
Throughput,0.06173089859261577,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06173089859261577,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07285119393271944,catapult,CLB,68,catapult_fpga_latency
Throughput,0.07285119393271944,catapult,LUT,333,catapult_fpga_latency
Throughput,0.07285119393271944,catapult,FF,143,catapult_fpga_latency
Throughput,0.07285119393271944,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07285119393271944,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.061873821458385776,catapult,CLB,119,catapult_fpga_latency
Throughput,0.061873821458385776,catapult,LUT,415,catapult_fpga_latency
Throughput,0.061873821458385776,catapult,FF,145,catapult_fpga_latency
Throughput,0.061873821458385776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.061873821458385776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.061188549639853373,catapult,CLB,145,catapult_fpga_latency
Throughput,0.061188549639853373,catapult,LUT,555,catapult_fpga_latency
Throughput,0.061188549639853373,catapult,FF,153,catapult_fpga_latency
Throughput,0.061188549639853373,catapult,DSP,1,catapult_fpga_latency
Throughput,0.061188549639853373,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21839373157575884,catapult,CLB,36,catapult_fpga_latency
Throughput,0.21839373157575884,catapult,LUT,164,catapult_fpga_latency
Throughput,0.21839373157575884,catapult,FF,92,catapult_fpga_latency
Throughput,0.21839373157575884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21839373157575884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1468366898487538,catapult,CLB,64,catapult_fpga_latency
Throughput,0.1468366898487538,catapult,LUT,263,catapult_fpga_latency
Throughput,0.1468366898487538,catapult,FF,94,catapult_fpga_latency
Throughput,0.1468366898487538,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1468366898487538,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17487916723939595,catapult,CLB,120,catapult_fpga_latency
Throughput,0.17487916723939595,catapult,LUT,341,catapult_fpga_latency
Throughput,0.17487916723939595,catapult,FF,98,catapult_fpga_latency
Throughput,0.17487916723939595,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17487916723939595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1537894173810954,catapult,CLB,41,catapult_fpga_latency
Throughput,0.1537894173810954,catapult,LUT,173,catapult_fpga_latency
Throughput,0.1537894173810954,catapult,FF,90,catapult_fpga_latency
Throughput,0.1537894173810954,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1537894173810954,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15350398166302837,catapult,CLB,92,catapult_fpga_latency
Throughput,0.15350398166302837,catapult,LUT,272,catapult_fpga_latency
Throughput,0.15350398166302837,catapult,FF,92,catapult_fpga_latency
Throughput,0.15350398166302837,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15350398166302837,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15511617348254889,catapult,CLB,127,catapult_fpga_latency
Throughput,0.15511617348254889,catapult,LUT,354,catapult_fpga_latency
Throughput,0.15511617348254889,catapult,FF,96,catapult_fpga_latency
Throughput,0.15511617348254889,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15511617348254889,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.142156453696871,catapult,CLB,46,catapult_fpga_latency
Throughput,0.142156453696871,catapult,LUT,167,catapult_fpga_latency
Throughput,0.142156453696871,catapult,FF,93,catapult_fpga_latency
Throughput,0.142156453696871,catapult,DSP,1,catapult_fpga_latency
Throughput,0.142156453696871,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14224882591375312,catapult,CLB,108,catapult_fpga_latency
Throughput,0.14224882591375312,catapult,LUT,302,catapult_fpga_latency
Throughput,0.14224882591375312,catapult,FF,95,catapult_fpga_latency
Throughput,0.14224882591375312,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14224882591375312,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14796953248138395,catapult,CLB,136,catapult_fpga_latency
Throughput,0.14796953248138395,catapult,LUT,364,catapult_fpga_latency
Throughput,0.14796953248138395,catapult,FF,99,catapult_fpga_latency
Throughput,0.14796953248138395,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14796953248138395,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17403414097357134,catapult,CLB,33,catapult_fpga_latency
Throughput,0.17403414097357134,catapult,LUT,160,catapult_fpga_latency
Throughput,0.17403414097357134,catapult,FF,94,catapult_fpga_latency
Throughput,0.17403414097357134,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17403414097357134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15416831819477533,catapult,CLB,67,catapult_fpga_latency
Throughput,0.15416831819477533,catapult,LUT,298,catapult_fpga_latency
Throughput,0.15416831819477533,catapult,FF,96,catapult_fpga_latency
Throughput,0.15416831819477533,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15416831819477533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19122360158180166,catapult,CLB,136,catapult_fpga_latency
Throughput,0.19122360158180166,catapult,LUT,364,catapult_fpga_latency
Throughput,0.19122360158180166,catapult,FF,100,catapult_fpga_latency
Throughput,0.19122360158180166,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19122360158180166,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13398410305414082,catapult,CLB,50,catapult_fpga_latency
Throughput,0.13398410305414082,catapult,LUT,219,catapult_fpga_latency
Throughput,0.13398410305414082,catapult,FF,48,catapult_fpga_latency
Throughput,0.13398410305414082,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13398410305414082,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18365290775812326,catapult,CLB,78,catapult_fpga_latency
Throughput,0.18365290775812326,catapult,LUT,303,catapult_fpga_latency
Throughput,0.18365290775812326,catapult,FF,50,catapult_fpga_latency
Throughput,0.18365290775812326,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18365290775812326,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13333127114300633,catapult,CLB,154,catapult_fpga_latency
Throughput,0.13333127114300633,catapult,LUT,530,catapult_fpga_latency
Throughput,0.13333127114300633,catapult,FF,54,catapult_fpga_latency
Throughput,0.13333127114300633,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13333127114300633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.091574613575735,catapult,CLB,63,catapult_fpga_latency
Throughput,0.091574613575735,catapult,LUT,330,catapult_fpga_latency
Throughput,0.091574613575735,catapult,FF,145,catapult_fpga_latency
Throughput,0.091574613575735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.091574613575735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0851103016743154,catapult,CLB,115,catapult_fpga_latency
Throughput,0.0851103016743154,catapult,LUT,419,catapult_fpga_latency
Throughput,0.0851103016743154,catapult,FF,147,catapult_fpga_latency
Throughput,0.0851103016743154,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0851103016743154,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09707768972184135,catapult,CLB,135,catapult_fpga_latency
Throughput,0.09707768972184135,catapult,LUT,591,catapult_fpga_latency
Throughput,0.09707768972184135,catapult,FF,151,catapult_fpga_latency
Throughput,0.09707768972184135,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09707768972184135,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10290350470814406,catapult,CLB,72,catapult_fpga_latency
Throughput,0.10290350470814406,catapult,LUT,340,catapult_fpga_latency
Throughput,0.10290350470814406,catapult,FF,148,catapult_fpga_latency
Throughput,0.10290350470814406,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10290350470814406,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08515255378043703,catapult,CLB,113,catapult_fpga_latency
Throughput,0.08515255378043703,catapult,LUT,428,catapult_fpga_latency
Throughput,0.08515255378043703,catapult,FF,150,catapult_fpga_latency
Throughput,0.08515255378043703,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08515255378043703,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09987555505839722,catapult,CLB,153,catapult_fpga_latency
Throughput,0.09987555505839722,catapult,LUT,576,catapult_fpga_latency
Throughput,0.09987555505839722,catapult,FF,154,catapult_fpga_latency
Throughput,0.09987555505839722,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09987555505839722,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11331570594211698,catapult,CLB,61,catapult_fpga_latency
Throughput,0.11331570594211698,catapult,LUT,321,catapult_fpga_latency
Throughput,0.11331570594211698,catapult,FF,149,catapult_fpga_latency
Throughput,0.11331570594211698,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11331570594211698,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08587660476537867,catapult,CLB,104,catapult_fpga_latency
Throughput,0.08587660476537867,catapult,LUT,404,catapult_fpga_latency
Throughput,0.08587660476537867,catapult,FF,151,catapult_fpga_latency
Throughput,0.08587660476537867,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08587660476537867,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08645262322762397,catapult,CLB,135,catapult_fpga_latency
Throughput,0.08645262322762397,catapult,LUT,577,catapult_fpga_latency
Throughput,0.08645262322762397,catapult,FF,157,catapult_fpga_latency
Throughput,0.08645262322762397,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08645262322762397,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11774231928585044,catapult,CLB,63,catapult_fpga_latency
Throughput,0.11774231928585044,catapult,LUT,308,catapult_fpga_latency
Throughput,0.11774231928585044,catapult,FF,48,catapult_fpga_latency
Throughput,0.11774231928585044,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11774231928585044,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15491170807198437,catapult,CLB,95,catapult_fpga_latency
Throughput,0.15491170807198437,catapult,LUT,317,catapult_fpga_latency
Throughput,0.15491170807198437,catapult,FF,50,catapult_fpga_latency
Throughput,0.15491170807198437,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15491170807198437,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17140748341075523,catapult,CLB,108,catapult_fpga_latency
Throughput,0.17140748341075523,catapult,LUT,462,catapult_fpga_latency
Throughput,0.17140748341075523,catapult,FF,58,catapult_fpga_latency
Throughput,0.17140748341075523,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17140748341075523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09655768008200451,catapult,CLB,62,catapult_fpga_latency
Throughput,0.09655768008200451,catapult,LUT,302,catapult_fpga_latency
Throughput,0.09655768008200451,catapult,FF,145,catapult_fpga_latency
Throughput,0.09655768008200451,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09655768008200451,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0967836564923493,catapult,CLB,117,catapult_fpga_latency
Throughput,0.0967836564923493,catapult,LUT,438,catapult_fpga_latency
Throughput,0.0967836564923493,catapult,FF,147,catapult_fpga_latency
Throughput,0.0967836564923493,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0967836564923493,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09998949110448492,catapult,CLB,154,catapult_fpga_latency
Throughput,0.09998949110448492,catapult,LUT,610,catapult_fpga_latency
Throughput,0.09998949110448492,catapult,FF,153,catapult_fpga_latency
Throughput,0.09998949110448492,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09998949110448492,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10897479347642014,catapult,CLB,62,catapult_fpga_latency
Throughput,0.10897479347642014,catapult,LUT,330,catapult_fpga_latency
Throughput,0.10897479347642014,catapult,FF,148,catapult_fpga_latency
Throughput,0.10897479347642014,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10897479347642014,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07182754264473035,catapult,CLB,110,catapult_fpga_latency
Throughput,0.07182754264473035,catapult,LUT,399,catapult_fpga_latency
Throughput,0.07182754264473035,catapult,FF,150,catapult_fpga_latency
Throughput,0.07182754264473035,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07182754264473035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08080101602429589,catapult,CLB,159,catapult_fpga_latency
Throughput,0.08080101602429589,catapult,LUT,551,catapult_fpga_latency
Throughput,0.08080101602429589,catapult,FF,156,catapult_fpga_latency
Throughput,0.08080101602429589,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08080101602429589,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10469168455934799,catapult,CLB,58,catapult_fpga_latency
Throughput,0.10469168455934799,catapult,LUT,307,catapult_fpga_latency
Throughput,0.10469168455934799,catapult,FF,149,catapult_fpga_latency
Throughput,0.10469168455934799,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10469168455934799,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09507196377225778,catapult,CLB,104,catapult_fpga_latency
Throughput,0.09507196377225778,catapult,LUT,399,catapult_fpga_latency
Throughput,0.09507196377225778,catapult,FF,151,catapult_fpga_latency
Throughput,0.09507196377225778,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09507196377225778,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10644560044366526,catapult,CLB,173,catapult_fpga_latency
Throughput,0.10644560044366526,catapult,LUT,593,catapult_fpga_latency
Throughput,0.10644560044366526,catapult,FF,155,catapult_fpga_latency
Throughput,0.10644560044366526,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10644560044366526,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10467926795694334,catapult,CLB,64,catapult_fpga_latency
Throughput,0.10467926795694334,catapult,LUT,319,catapult_fpga_latency
Throughput,0.10467926795694334,catapult,FF,147,catapult_fpga_latency
Throughput,0.10467926795694334,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10467926795694334,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08327484663271495,catapult,CLB,105,catapult_fpga_latency
Throughput,0.08327484663271495,catapult,LUT,443,catapult_fpga_latency
Throughput,0.08327484663271495,catapult,FF,149,catapult_fpga_latency
Throughput,0.08327484663271495,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08327484663271495,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09629192321643526,catapult,CLB,152,catapult_fpga_latency
Throughput,0.09629192321643526,catapult,LUT,598,catapult_fpga_latency
Throughput,0.09629192321643526,catapult,FF,153,catapult_fpga_latency
Throughput,0.09629192321643526,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09629192321643526,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09073287117638071,catapult,CLB,64,catapult_fpga_latency
Throughput,0.09073287117638071,catapult,LUT,329,catapult_fpga_latency
Throughput,0.09073287117638071,catapult,FF,153,catapult_fpga_latency
Throughput,0.09073287117638071,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09073287117638071,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08045722877626807,catapult,CLB,98,catapult_fpga_latency
Throughput,0.08045722877626807,catapult,LUT,432,catapult_fpga_latency
Throughput,0.08045722877626807,catapult,FF,155,catapult_fpga_latency
Throughput,0.08045722877626807,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08045722877626807,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08782279047080568,catapult,CLB,142,catapult_fpga_latency
Throughput,0.08782279047080568,catapult,LUT,582,catapult_fpga_latency
Throughput,0.08782279047080568,catapult,FF,163,catapult_fpga_latency
Throughput,0.08782279047080568,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08782279047080568,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08343117028568836,catapult,CLB,66,catapult_fpga_latency
Throughput,0.08343117028568836,catapult,LUT,333,catapult_fpga_latency
Throughput,0.08343117028568836,catapult,FF,156,catapult_fpga_latency
Throughput,0.08343117028568836,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08343117028568836,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08064910919429685,catapult,CLB,111,catapult_fpga_latency
Throughput,0.08064910919429685,catapult,LUT,430,catapult_fpga_latency
Throughput,0.08064910919429685,catapult,FF,158,catapult_fpga_latency
Throughput,0.08064910919429685,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08064910919429685,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07891893683565053,catapult,CLB,228,catapult_fpga_latency
Throughput,0.07891893683565053,catapult,LUT,670,catapult_fpga_latency
Throughput,0.07891893683565053,catapult,FF,162,catapult_fpga_latency
Throughput,0.07891893683565053,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07891893683565053,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08732103009126357,catapult,CLB,67,catapult_fpga_latency
Throughput,0.08732103009126357,catapult,LUT,319,catapult_fpga_latency
Throughput,0.08732103009126357,catapult,FF,157,catapult_fpga_latency
Throughput,0.08732103009126357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08732103009126357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07538243961546211,catapult,CLB,105,catapult_fpga_latency
Throughput,0.07538243961546211,catapult,LUT,414,catapult_fpga_latency
Throughput,0.07538243961546211,catapult,FF,159,catapult_fpga_latency
Throughput,0.07538243961546211,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07538243961546211,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08968247113950817,catapult,CLB,158,catapult_fpga_latency
Throughput,0.08968247113950817,catapult,LUT,522,catapult_fpga_latency
Throughput,0.08968247113950817,catapult,FF,166,catapult_fpga_latency
Throughput,0.08968247113950817,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08968247113950817,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10743631175439199,catapult,CLB,70,catapult_fpga_latency
Throughput,0.10743631175439199,catapult,LUT,331,catapult_fpga_latency
Throughput,0.10743631175439199,catapult,FF,147,catapult_fpga_latency
Throughput,0.10743631175439199,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10743631175439199,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08468532035863895,catapult,CLB,110,catapult_fpga_latency
Throughput,0.08468532035863895,catapult,LUT,435,catapult_fpga_latency
Throughput,0.08468532035863895,catapult,FF,149,catapult_fpga_latency
Throughput,0.08468532035863895,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08468532035863895,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07546515969786165,catapult,CLB,213,catapult_fpga_latency
Throughput,0.07546515969786165,catapult,LUT,703,catapult_fpga_latency
Throughput,0.07546515969786165,catapult,FF,153,catapult_fpga_latency
Throughput,0.07546515969786165,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07546515969786165,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09239577248686733,catapult,CLB,71,catapult_fpga_latency
Throughput,0.09239577248686733,catapult,LUT,328,catapult_fpga_latency
Throughput,0.09239577248686733,catapult,FF,153,catapult_fpga_latency
Throughput,0.09239577248686733,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09239577248686733,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10094508829464983,catapult,CLB,112,catapult_fpga_latency
Throughput,0.10094508829464983,catapult,LUT,462,catapult_fpga_latency
Throughput,0.10094508829464983,catapult,FF,155,catapult_fpga_latency
Throughput,0.10094508829464983,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10094508829464983,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08621165305672036,catapult,CLB,152,catapult_fpga_latency
Throughput,0.08621165305672036,catapult,LUT,604,catapult_fpga_latency
Throughput,0.08621165305672036,catapult,FF,162,catapult_fpga_latency
Throughput,0.08621165305672036,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08621165305672036,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0801326997507873,catapult,CLB,76,catapult_fpga_latency
Throughput,0.0801326997507873,catapult,LUT,362,catapult_fpga_latency
Throughput,0.0801326997507873,catapult,FF,156,catapult_fpga_latency
Throughput,0.0801326997507873,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0801326997507873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08906712606302729,catapult,CLB,109,catapult_fpga_latency
Throughput,0.08906712606302729,catapult,LUT,447,catapult_fpga_latency
Throughput,0.08906712606302729,catapult,FF,158,catapult_fpga_latency
Throughput,0.08906712606302729,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08906712606302729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0785651366263439,catapult,CLB,161,catapult_fpga_latency
Throughput,0.0785651366263439,catapult,LUT,553,catapult_fpga_latency
Throughput,0.0785651366263439,catapult,FF,162,catapult_fpga_latency
Throughput,0.0785651366263439,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0785651366263439,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08815770496578247,catapult,CLB,67,catapult_fpga_latency
Throughput,0.08815770496578247,catapult,LUT,325,catapult_fpga_latency
Throughput,0.08815770496578247,catapult,FF,157,catapult_fpga_latency
Throughput,0.08815770496578247,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08815770496578247,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10311266192554647,catapult,CLB,106,catapult_fpga_latency
Throughput,0.10311266192554647,catapult,LUT,428,catapult_fpga_latency
Throughput,0.10311266192554647,catapult,FF,159,catapult_fpga_latency
Throughput,0.10311266192554647,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10311266192554647,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10006984875443059,catapult,CLB,203,catapult_fpga_latency
Throughput,0.10006984875443059,catapult,LUT,609,catapult_fpga_latency
Throughput,0.10006984875443059,catapult,FF,163,catapult_fpga_latency
Throughput,0.10006984875443059,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10006984875443059,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17367617937414748,catapult,CLB,39,catapult_fpga_latency
Throughput,0.17367617937414748,catapult,LUT,205,catapult_fpga_latency
Throughput,0.17367617937414748,catapult,FF,106,catapult_fpga_latency
Throughput,0.17367617937414748,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17367617937414748,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21513667202500403,catapult,CLB,80,catapult_fpga_latency
Throughput,0.21513667202500403,catapult,LUT,256,catapult_fpga_latency
Throughput,0.21513667202500403,catapult,FF,108,catapult_fpga_latency
Throughput,0.21513667202500403,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21513667202500403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18475088375585244,catapult,CLB,133,catapult_fpga_latency
Throughput,0.18475088375585244,catapult,LUT,412,catapult_fpga_latency
Throughput,0.18475088375585244,catapult,FF,112,catapult_fpga_latency
Throughput,0.18475088375585244,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18475088375585244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.143240885188563,catapult,CLB,53,catapult_fpga_latency
Throughput,0.143240885188563,catapult,LUT,258,catapult_fpga_latency
Throughput,0.143240885188563,catapult,FF,105,catapult_fpga_latency
Throughput,0.143240885188563,catapult,DSP,1,catapult_fpga_latency
Throughput,0.143240885188563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15952914653342368,catapult,CLB,104,catapult_fpga_latency
Throughput,0.15952914653342368,catapult,LUT,361,catapult_fpga_latency
Throughput,0.15952914653342368,catapult,FF,107,catapult_fpga_latency
Throughput,0.15952914653342368,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15952914653342368,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14964461648254643,catapult,CLB,163,catapult_fpga_latency
Throughput,0.14964461648254643,catapult,LUT,497,catapult_fpga_latency
Throughput,0.14964461648254643,catapult,FF,111,catapult_fpga_latency
Throughput,0.14964461648254643,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14964461648254643,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15554112133949527,catapult,CLB,51,catapult_fpga_latency
Throughput,0.15554112133949527,catapult,LUT,232,catapult_fpga_latency
Throughput,0.15554112133949527,catapult,FF,108,catapult_fpga_latency
Throughput,0.15554112133949527,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15554112133949527,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11680845655846778,catapult,CLB,95,catapult_fpga_latency
Throughput,0.11680845655846778,catapult,LUT,369,catapult_fpga_latency
Throughput,0.11680845655846778,catapult,FF,110,catapult_fpga_latency
Throughput,0.11680845655846778,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11680845655846778,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1291787884812308,catapult,CLB,133,catapult_fpga_latency
Throughput,0.1291787884812308,catapult,LUT,493,catapult_fpga_latency
Throughput,0.1291787884812308,catapult,FF,117,catapult_fpga_latency
Throughput,0.1291787884812308,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1291787884812308,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23576014611470816,catapult,CLB,39,catapult_fpga_latency
Throughput,0.23576014611470816,catapult,LUT,175,catapult_fpga_latency
Throughput,0.23576014611470816,catapult,FF,55,catapult_fpga_latency
Throughput,0.23576014611470816,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23576014611470816,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22821093354018374,catapult,CLB,83,catapult_fpga_latency
Throughput,0.22821093354018374,catapult,LUT,315,catapult_fpga_latency
Throughput,0.22821093354018374,catapult,FF,57,catapult_fpga_latency
Throughput,0.22821093354018374,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22821093354018374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22964780752941674,catapult,CLB,144,catapult_fpga_latency
Throughput,0.22964780752941674,catapult,LUT,566,catapult_fpga_latency
Throughput,0.22964780752941674,catapult,FF,68,catapult_fpga_latency
Throughput,0.22964780752941674,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22964780752941674,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1393069063488426,catapult,CLB,72,catapult_fpga_latency
Throughput,0.1393069063488426,catapult,LUT,326,catapult_fpga_latency
Throughput,0.1393069063488426,catapult,FF,46,catapult_fpga_latency
Throughput,0.1393069063488426,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1393069063488426,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15652504385049104,catapult,CLB,113,catapult_fpga_latency
Throughput,0.15652504385049104,catapult,LUT,431,catapult_fpga_latency
Throughput,0.15652504385049104,catapult,FF,48,catapult_fpga_latency
Throughput,0.15652504385049104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15652504385049104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15321523707146847,catapult,CLB,216,catapult_fpga_latency
Throughput,0.15321523707146847,catapult,LUT,738,catapult_fpga_latency
Throughput,0.15321523707146847,catapult,FF,52,catapult_fpga_latency
Throughput,0.15321523707146847,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15321523707146847,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1493050075854409,catapult,CLB,74,catapult_fpga_latency
Throughput,0.1493050075854409,catapult,LUT,348,catapult_fpga_latency
Throughput,0.1493050075854409,catapult,FF,49,catapult_fpga_latency
Throughput,0.1493050075854409,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1493050075854409,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13097450005068711,catapult,CLB,128,catapult_fpga_latency
Throughput,0.13097450005068711,catapult,LUT,468,catapult_fpga_latency
Throughput,0.13097450005068711,catapult,FF,51,catapult_fpga_latency
Throughput,0.13097450005068711,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13097450005068711,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14251354270567945,catapult,CLB,197,catapult_fpga_latency
Throughput,0.14251354270567945,catapult,LUT,730,catapult_fpga_latency
Throughput,0.14251354270567945,catapult,FF,58,catapult_fpga_latency
Throughput,0.14251354270567945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14251354270567945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24723351873374902,catapult,CLB,42,catapult_fpga_latency
Throughput,0.24723351873374902,catapult,LUT,185,catapult_fpga_latency
Throughput,0.24723351873374902,catapult,FF,55,catapult_fpga_latency
Throughput,0.24723351873374902,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24723351873374902,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27780540398184045,catapult,CLB,86,catapult_fpga_latency
Throughput,0.27780540398184045,catapult,LUT,302,catapult_fpga_latency
Throughput,0.27780540398184045,catapult,FF,57,catapult_fpga_latency
Throughput,0.27780540398184045,catapult,DSP,1,catapult_fpga_latency
Throughput,0.27780540398184045,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24354347969565834,catapult,CLB,132,catapult_fpga_latency
Throughput,0.24354347969565834,catapult,LUT,498,catapult_fpga_latency
Throughput,0.24354347969565834,catapult,FF,65,catapult_fpga_latency
Throughput,0.24354347969565834,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24354347969565834,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14257106383391271,catapult,CLB,75,catapult_fpga_latency
Throughput,0.14257106383391271,catapult,LUT,358,catapult_fpga_latency
Throughput,0.14257106383391271,catapult,FF,46,catapult_fpga_latency
Throughput,0.14257106383391271,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14257106383391271,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.115711103163044,catapult,CLB,114,catapult_fpga_latency
Throughput,0.115711103163044,catapult,LUT,544,catapult_fpga_latency
Throughput,0.115711103163044,catapult,FF,48,catapult_fpga_latency
Throughput,0.115711103163044,catapult,DSP,1,catapult_fpga_latency
Throughput,0.115711103163044,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11022970216485622,catapult,CLB,200,catapult_fpga_latency
Throughput,0.11022970216485622,catapult,LUT,754,catapult_fpga_latency
Throughput,0.11022970216485622,catapult,FF,56,catapult_fpga_latency
Throughput,0.11022970216485622,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11022970216485622,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13754407083959788,catapult,CLB,82,catapult_fpga_latency
Throughput,0.13754407083959788,catapult,LUT,379,catapult_fpga_latency
Throughput,0.13754407083959788,catapult,FF,49,catapult_fpga_latency
Throughput,0.13754407083959788,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13754407083959788,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11419349814195759,catapult,CLB,116,catapult_fpga_latency
Throughput,0.11419349814195759,catapult,LUT,499,catapult_fpga_latency
Throughput,0.11419349814195759,catapult,FF,51,catapult_fpga_latency
Throughput,0.11419349814195759,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11419349814195759,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12722605844128995,catapult,CLB,223,catapult_fpga_latency
Throughput,0.12722605844128995,catapult,LUT,764,catapult_fpga_latency
Throughput,0.12722605844128995,catapult,FF,59,catapult_fpga_latency
Throughput,0.12722605844128995,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12722605844128995,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15649244102386745,catapult,CLB,69,catapult_fpga_latency
Throughput,0.15649244102386745,catapult,LUT,314,catapult_fpga_latency
Throughput,0.15649244102386745,catapult,FF,55,catapult_fpga_latency
Throughput,0.15649244102386745,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15649244102386745,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13719931740595603,catapult,CLB,107,catapult_fpga_latency
Throughput,0.13719931740595603,catapult,LUT,454,catapult_fpga_latency
Throughput,0.13719931740595603,catapult,FF,57,catapult_fpga_latency
Throughput,0.13719931740595603,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13719931740595603,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12887038023850042,catapult,CLB,197,catapult_fpga_latency
Throughput,0.12887038023850042,catapult,LUT,797,catapult_fpga_latency
Throughput,0.12887038023850042,catapult,FF,61,catapult_fpga_latency
Throughput,0.12887038023850042,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12887038023850042,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13926903532656568,catapult,CLB,79,catapult_fpga_latency
Throughput,0.13926903532656568,catapult,LUT,397,catapult_fpga_latency
Throughput,0.13926903532656568,catapult,FF,46,catapult_fpga_latency
Throughput,0.13926903532656568,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13926903532656568,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11238342888359763,catapult,CLB,152,catapult_fpga_latency
Throughput,0.11238342888359763,catapult,LUT,533,catapult_fpga_latency
Throughput,0.11238342888359763,catapult,FF,48,catapult_fpga_latency
Throughput,0.11238342888359763,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11238342888359763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12118942573784666,catapult,CLB,192,catapult_fpga_latency
Throughput,0.12118942573784666,catapult,LUT,792,catapult_fpga_latency
Throughput,0.12118942573784666,catapult,FF,59,catapult_fpga_latency
Throughput,0.12118942573784666,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12118942573784666,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1326891364219472,catapult,CLB,81,catapult_fpga_latency
Throughput,0.1326891364219472,catapult,LUT,401,catapult_fpga_latency
Throughput,0.1326891364219472,catapult,FF,49,catapult_fpga_latency
Throughput,0.1326891364219472,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1326891364219472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12439607261695378,catapult,CLB,147,catapult_fpga_latency
Throughput,0.12439607261695378,catapult,LUT,538,catapult_fpga_latency
Throughput,0.12439607261695378,catapult,FF,51,catapult_fpga_latency
Throughput,0.12439607261695378,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12439607261695378,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13358266983934414,catapult,CLB,172,catapult_fpga_latency
Throughput,0.13358266983934414,catapult,LUT,787,catapult_fpga_latency
Throughput,0.13358266983934414,catapult,FF,62,catapult_fpga_latency
Throughput,0.13358266983934414,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13358266983934414,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17609933975074546,catapult,CLB,71,catapult_fpga_latency
Throughput,0.17609933975074546,catapult,LUT,314,catapult_fpga_latency
Throughput,0.17609933975074546,catapult,FF,55,catapult_fpga_latency
Throughput,0.17609933975074546,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17609933975074546,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10940163758935241,catapult,CLB,102,catapult_fpga_latency
Throughput,0.10940163758935241,catapult,LUT,479,catapult_fpga_latency
Throughput,0.10940163758935241,catapult,FF,57,catapult_fpga_latency
Throughput,0.10940163758935241,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10940163758935241,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14388803899020525,catapult,CLB,211,catapult_fpga_latency
Throughput,0.14388803899020525,catapult,LUT,813,catapult_fpga_latency
Throughput,0.14388803899020525,catapult,FF,61,catapult_fpga_latency
Throughput,0.14388803899020525,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14388803899020525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13796026302951908,catapult,CLB,81,catapult_fpga_latency
Throughput,0.13796026302951908,catapult,LUT,395,catapult_fpga_latency
Throughput,0.13796026302951908,catapult,FF,46,catapult_fpga_latency
Throughput,0.13796026302951908,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13796026302951908,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12862646232209352,catapult,CLB,142,catapult_fpga_latency
Throughput,0.12862646232209352,catapult,LUT,551,catapult_fpga_latency
Throughput,0.12862646232209352,catapult,FF,48,catapult_fpga_latency
Throughput,0.12862646232209352,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12862646232209352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14175357105596204,catapult,CLB,163,catapult_fpga_latency
Throughput,0.14175357105596204,catapult,LUT,710,catapult_fpga_latency
Throughput,0.14175357105596204,catapult,FF,60,catapult_fpga_latency
Throughput,0.14175357105596204,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14175357105596204,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13183733119053723,catapult,CLB,75,catapult_fpga_latency
Throughput,0.13183733119053723,catapult,LUT,382,catapult_fpga_latency
Throughput,0.13183733119053723,catapult,FF,49,catapult_fpga_latency
Throughput,0.13183733119053723,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13183733119053723,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10183327387967361,catapult,CLB,126,catapult_fpga_latency
Throughput,0.10183327387967361,catapult,LUT,622,catapult_fpga_latency
Throughput,0.10183327387967361,catapult,FF,51,catapult_fpga_latency
Throughput,0.10183327387967361,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10183327387967361,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12172503361741116,catapult,CLB,229,catapult_fpga_latency
Throughput,0.12172503361741116,catapult,LUT,913,catapult_fpga_latency
Throughput,0.12172503361741116,catapult,FF,56,catapult_fpga_latency
Throughput,0.12172503361741116,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12172503361741116,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27538809756119054,catapult,CLB,42,catapult_fpga_latency
Throughput,0.27538809756119054,catapult,LUT,191,catapult_fpga_latency
Throughput,0.27538809756119054,catapult,FF,45,catapult_fpga_latency
Throughput,0.27538809756119054,catapult,DSP,1,catapult_fpga_latency
Throughput,0.27538809756119054,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4563332437399065,catapult,CLB,83,catapult_fpga_latency
Throughput,0.4563332437399065,catapult,LUT,298,catapult_fpga_latency
Throughput,0.4563332437399065,catapult,FF,47,catapult_fpga_latency
Throughput,0.4563332437399065,catapult,DSP,1,catapult_fpga_latency
Throughput,0.4563332437399065,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3655151113084893,catapult,CLB,126,catapult_fpga_latency
Throughput,0.3655151113084893,catapult,LUT,562,catapult_fpga_latency
Throughput,0.3655151113084893,catapult,FF,58,catapult_fpga_latency
Throughput,0.3655151113084893,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3655151113084893,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15796186231980897,catapult,CLB,75,catapult_fpga_latency
Throughput,0.15796186231980897,catapult,LUT,347,catapult_fpga_latency
Throughput,0.15796186231980897,catapult,FF,136,catapult_fpga_latency
Throughput,0.15796186231980897,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15796186231980897,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1858009432742288,catapult,CLB,109,catapult_fpga_latency
Throughput,0.1858009432742288,catapult,LUT,433,catapult_fpga_latency
Throughput,0.1858009432742288,catapult,FF,138,catapult_fpga_latency
Throughput,0.1858009432742288,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1858009432742288,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1831589720971959,catapult,CLB,177,catapult_fpga_latency
Throughput,0.1831589720971959,catapult,LUT,656,catapult_fpga_latency
Throughput,0.1831589720971959,catapult,FF,142,catapult_fpga_latency
Throughput,0.1831589720971959,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1831589720971959,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19678821947002967,catapult,CLB,60,catapult_fpga_latency
Throughput,0.19678821947002967,catapult,LUT,248,catapult_fpga_latency
Throughput,0.19678821947002967,catapult,FF,53,catapult_fpga_latency
Throughput,0.19678821947002967,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19678821947002967,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22452747071151408,catapult,CLB,91,catapult_fpga_latency
Throughput,0.22452747071151408,catapult,LUT,360,catapult_fpga_latency
Throughput,0.22452747071151408,catapult,FF,55,catapult_fpga_latency
Throughput,0.22452747071151408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22452747071151408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17585330176883804,catapult,CLB,232,catapult_fpga_latency
Throughput,0.17585330176883804,catapult,LUT,849,catapult_fpga_latency
Throughput,0.17585330176883804,catapult,FF,63,catapult_fpga_latency
Throughput,0.17585330176883804,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17585330176883804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15885467053382477,catapult,CLB,74,catapult_fpga_latency
Throughput,0.15885467053382477,catapult,LUT,372,catapult_fpga_latency
Throughput,0.15885467053382477,catapult,FF,45,catapult_fpga_latency
Throughput,0.15885467053382477,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15885467053382477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20411749901360218,catapult,CLB,123,catapult_fpga_latency
Throughput,0.20411749901360218,catapult,LUT,481,catapult_fpga_latency
Throughput,0.20411749901360218,catapult,FF,47,catapult_fpga_latency
Throughput,0.20411749901360218,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20411749901360218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20837995834901393,catapult,CLB,172,catapult_fpga_latency
Throughput,0.20837995834901393,catapult,LUT,751,catapult_fpga_latency
Throughput,0.20837995834901393,catapult,FF,55,catapult_fpga_latency
Throughput,0.20837995834901393,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20837995834901393,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21624347458285012,catapult,CLB,48,catapult_fpga_latency
Throughput,0.21624347458285012,catapult,LUT,209,catapult_fpga_latency
Throughput,0.21624347458285012,catapult,FF,53,catapult_fpga_latency
Throughput,0.21624347458285012,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21624347458285012,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14949307645240373,catapult,CLB,112,catapult_fpga_latency
Throughput,0.14949307645240373,catapult,LUT,409,catapult_fpga_latency
Throughput,0.14949307645240373,catapult,FF,55,catapult_fpga_latency
Throughput,0.14949307645240373,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14949307645240373,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24656200109720092,catapult,CLB,134,catapult_fpga_latency
Throughput,0.24656200109720092,catapult,LUT,577,catapult_fpga_latency
Throughput,0.24656200109720092,catapult,FF,64,catapult_fpga_latency
Throughput,0.24656200109720092,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24656200109720092,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18848318720545967,catapult,CLB,78,catapult_fpga_latency
Throughput,0.18848318720545967,catapult,LUT,387,catapult_fpga_latency
Throughput,0.18848318720545967,catapult,FF,45,catapult_fpga_latency
Throughput,0.18848318720545967,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18848318720545967,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14080052986055397,catapult,CLB,144,catapult_fpga_latency
Throughput,0.14080052986055397,catapult,LUT,644,catapult_fpga_latency
Throughput,0.14080052986055397,catapult,FF,47,catapult_fpga_latency
Throughput,0.14080052986055397,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14080052986055397,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21827117443206384,catapult,CLB,174,catapult_fpga_latency
Throughput,0.21827117443206384,catapult,LUT,737,catapult_fpga_latency
Throughput,0.21827117443206384,catapult,FF,59,catapult_fpga_latency
Throughput,0.21827117443206384,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21827117443206384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20736102612189056,catapult,CLB,79,catapult_fpga_latency
Throughput,0.20736102612189056,catapult,LUT,387,catapult_fpga_latency
Throughput,0.20736102612189056,catapult,FF,53,catapult_fpga_latency
Throughput,0.20736102612189056,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20736102612189056,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1656117200102017,catapult,CLB,119,catapult_fpga_latency
Throughput,0.1656117200102017,catapult,LUT,475,catapult_fpga_latency
Throughput,0.1656117200102017,catapult,FF,55,catapult_fpga_latency
Throughput,0.1656117200102017,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1656117200102017,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18360411574330016,catapult,CLB,228,catapult_fpga_latency
Throughput,0.18360411574330016,catapult,LUT,791,catapult_fpga_latency
Throughput,0.18360411574330016,catapult,FF,62,catapult_fpga_latency
Throughput,0.18360411574330016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18360411574330016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16787235389103775,catapult,CLB,91,catapult_fpga_latency
Throughput,0.16787235389103775,catapult,LUT,439,catapult_fpga_latency
Throughput,0.16787235389103775,catapult,FF,45,catapult_fpga_latency
Throughput,0.16787235389103775,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16787235389103775,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14483710749868053,catapult,CLB,157,catapult_fpga_latency
Throughput,0.14483710749868053,catapult,LUT,585,catapult_fpga_latency
Throughput,0.14483710749868053,catapult,FF,47,catapult_fpga_latency
Throughput,0.14483710749868053,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14483710749868053,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15802174474020672,catapult,CLB,208,catapult_fpga_latency
Throughput,0.15802174474020672,catapult,LUT,787,catapult_fpga_latency
Throughput,0.15802174474020672,catapult,FF,52,catapult_fpga_latency
Throughput,0.15802174474020672,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15802174474020672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17725892121993134,catapult,CLB,97,catapult_fpga_latency
Throughput,0.17725892121993134,catapult,LUT,469,catapult_fpga_latency
Throughput,0.17725892121993134,catapult,FF,53,catapult_fpga_latency
Throughput,0.17725892121993134,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17725892121993134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19646002608203308,catapult,CLB,124,catapult_fpga_latency
Throughput,0.19646002608203308,catapult,LUT,452,catapult_fpga_latency
Throughput,0.19646002608203308,catapult,FF,55,catapult_fpga_latency
Throughput,0.19646002608203308,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19646002608203308,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2071889596462207,catapult,CLB,165,catapult_fpga_latency
Throughput,0.2071889596462207,catapult,LUT,739,catapult_fpga_latency
Throughput,0.2071889596462207,catapult,FF,59,catapult_fpga_latency
Throughput,0.2071889596462207,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2071889596462207,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1756155676878595,catapult,CLB,86,catapult_fpga_latency
Throughput,0.1756155676878595,catapult,LUT,409,catapult_fpga_latency
Throughput,0.1756155676878595,catapult,FF,45,catapult_fpga_latency
Throughput,0.1756155676878595,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1756155676878595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1972312674672941,catapult,CLB,142,catapult_fpga_latency
Throughput,0.1972312674672941,catapult,LUT,603,catapult_fpga_latency
Throughput,0.1972312674672941,catapult,FF,47,catapult_fpga_latency
Throughput,0.1972312674672941,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1972312674672941,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18104741360191115,catapult,CLB,181,catapult_fpga_latency
Throughput,0.18104741360191115,catapult,LUT,787,catapult_fpga_latency
Throughput,0.18104741360191115,catapult,FF,53,catapult_fpga_latency
Throughput,0.18104741360191115,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18104741360191115,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11309744147574971,catapult,CLB,41,catapult_fpga_latency
Throughput,0.11309744147574971,catapult,LUT,157,catapult_fpga_latency
Throughput,0.11309744147574971,catapult,FF,86,catapult_fpga_latency
Throughput,0.11309744147574971,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11309744147574971,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11024387157074036,catapult,CLB,57,catapult_fpga_latency
Throughput,0.11024387157074036,catapult,LUT,210,catapult_fpga_latency
Throughput,0.11024387157074036,catapult,FF,88,catapult_fpga_latency
Throughput,0.11024387157074036,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11024387157074036,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07409272897672532,catapult,CLB,127,catapult_fpga_latency
Throughput,0.07409272897672532,catapult,LUT,320,catapult_fpga_latency
Throughput,0.07409272897672532,catapult,FF,92,catapult_fpga_latency
Throughput,0.07409272897672532,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07409272897672532,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08867438358445623,catapult,CLB,33,catapult_fpga_latency
Throughput,0.08867438358445623,catapult,LUT,169,catapult_fpga_latency
Throughput,0.08867438358445623,catapult,FF,83,catapult_fpga_latency
Throughput,0.08867438358445623,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08867438358445623,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1175141296051584,catapult,CLB,66,catapult_fpga_latency
Throughput,0.1175141296051584,catapult,LUT,219,catapult_fpga_latency
Throughput,0.1175141296051584,catapult,FF,85,catapult_fpga_latency
Throughput,0.1175141296051584,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1175141296051584,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.055541873740657444,catapult,CLB,138,catapult_fpga_latency
Throughput,0.055541873740657444,catapult,LUT,333,catapult_fpga_latency
Throughput,0.055541873740657444,catapult,FF,89,catapult_fpga_latency
Throughput,0.055541873740657444,catapult,DSP,1,catapult_fpga_latency
Throughput,0.055541873740657444,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,CLB,42,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,LUT,157,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,FF,86,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,CLB,49,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,LUT,231,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,FF,88,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11382270952000621,catapult,CLB,126,catapult_fpga_latency
Throughput,0.11382270952000621,catapult,LUT,357,catapult_fpga_latency
Throughput,0.11382270952000621,catapult,FF,92,catapult_fpga_latency
Throughput,0.11382270952000621,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11382270952000621,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10557442463786126,catapult,CLB,49,catapult_fpga_latency
Throughput,0.10557442463786126,catapult,LUT,158,catapult_fpga_latency
Throughput,0.10557442463786126,catapult,FF,87,catapult_fpga_latency
Throughput,0.10557442463786126,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10557442463786126,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11389118221438854,catapult,CLB,63,catapult_fpga_latency
Throughput,0.11389118221438854,catapult,LUT,231,catapult_fpga_latency
Throughput,0.11389118221438854,catapult,FF,89,catapult_fpga_latency
Throughput,0.11389118221438854,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11389118221438854,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12286527724058348,catapult,CLB,124,catapult_fpga_latency
Throughput,0.12286527724058348,catapult,LUT,356,catapult_fpga_latency
Throughput,0.12286527724058348,catapult,FF,93,catapult_fpga_latency
Throughput,0.12286527724058348,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12286527724058348,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11959835523557946,catapult,CLB,44,catapult_fpga_latency
Throughput,0.11959835523557946,catapult,LUT,158,catapult_fpga_latency
Throughput,0.11959835523557946,catapult,FF,88,catapult_fpga_latency
Throughput,0.11959835523557946,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11959835523557946,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13059708071121603,catapult,CLB,61,catapult_fpga_latency
Throughput,0.13059708071121603,catapult,LUT,234,catapult_fpga_latency
Throughput,0.13059708071121603,catapult,FF,90,catapult_fpga_latency
Throughput,0.13059708071121603,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13059708071121603,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1220969914080347,catapult,CLB,111,catapult_fpga_latency
Throughput,0.1220969914080347,catapult,LUT,345,catapult_fpga_latency
Throughput,0.1220969914080347,catapult,FF,94,catapult_fpga_latency
Throughput,0.1220969914080347,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1220969914080347,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.058823013845349235,catapult,CLB,62,catapult_fpga_latency
Throughput,0.058823013845349235,catapult,LUT,308,catapult_fpga_latency
Throughput,0.058823013845349235,catapult,FF,125,catapult_fpga_latency
Throughput,0.058823013845349235,catapult,DSP,1,catapult_fpga_latency
Throughput,0.058823013845349235,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08738945670673881,catapult,CLB,79,catapult_fpga_latency
Throughput,0.08738945670673881,catapult,LUT,333,catapult_fpga_latency
Throughput,0.08738945670673881,catapult,FF,127,catapult_fpga_latency
Throughput,0.08738945670673881,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08738945670673881,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07613069112126576,catapult,CLB,121,catapult_fpga_latency
Throughput,0.07613069112126576,catapult,LUT,476,catapult_fpga_latency
Throughput,0.07613069112126576,catapult,FF,133,catapult_fpga_latency
Throughput,0.07613069112126576,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07613069112126576,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08378674530555434,catapult,CLB,55,catapult_fpga_latency
Throughput,0.08378674530555434,catapult,LUT,249,catapult_fpga_latency
Throughput,0.08378674530555434,catapult,FF,39,catapult_fpga_latency
Throughput,0.08378674530555434,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08378674530555434,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09337749964563238,catapult,CLB,86,catapult_fpga_latency
Throughput,0.09337749964563238,catapult,LUT,291,catapult_fpga_latency
Throughput,0.09337749964563238,catapult,FF,41,catapult_fpga_latency
Throughput,0.09337749964563238,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09337749964563238,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08882401972035357,catapult,CLB,120,catapult_fpga_latency
Throughput,0.08882401972035357,catapult,LUT,418,catapult_fpga_latency
Throughput,0.08882401972035357,catapult,FF,48,catapult_fpga_latency
Throughput,0.08882401972035357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08882401972035357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10843745316857491,catapult,CLB,48,catapult_fpga_latency
Throughput,0.10843745316857491,catapult,LUT,200,catapult_fpga_latency
Throughput,0.10843745316857491,catapult,FF,42,catapult_fpga_latency
Throughput,0.10843745316857491,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10843745316857491,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08482917567163711,catapult,CLB,77,catapult_fpga_latency
Throughput,0.08482917567163711,catapult,LUT,288,catapult_fpga_latency
Throughput,0.08482917567163711,catapult,FF,44,catapult_fpga_latency
Throughput,0.08482917567163711,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08482917567163711,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07556287541525578,catapult,CLB,123,catapult_fpga_latency
Throughput,0.07556287541525578,catapult,LUT,426,catapult_fpga_latency
Throughput,0.07556287541525578,catapult,FF,50,catapult_fpga_latency
Throughput,0.07556287541525578,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07556287541525578,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08683127329031827,catapult,CLB,43,catapult_fpga_latency
Throughput,0.08683127329031827,catapult,LUT,226,catapult_fpga_latency
Throughput,0.08683127329031827,catapult,FF,43,catapult_fpga_latency
Throughput,0.08683127329031827,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08683127329031827,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1026650301860855,catapult,CLB,65,catapult_fpga_latency
Throughput,0.1026650301860855,catapult,LUT,287,catapult_fpga_latency
Throughput,0.1026650301860855,catapult,FF,45,catapult_fpga_latency
Throughput,0.1026650301860855,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1026650301860855,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08406188366877668,catapult,CLB,120,catapult_fpga_latency
Throughput,0.08406188366877668,catapult,LUT,428,catapult_fpga_latency
Throughput,0.08406188366877668,catapult,FF,52,catapult_fpga_latency
Throughput,0.08406188366877668,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08406188366877668,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10218744488264692,catapult,CLB,69,catapult_fpga_latency
Throughput,0.10218744488264692,catapult,LUT,283,catapult_fpga_latency
Throughput,0.10218744488264692,catapult,FF,46,catapult_fpga_latency
Throughput,0.10218744488264692,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10218744488264692,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08837030054474104,catapult,CLB,121,catapult_fpga_latency
Throughput,0.08837030054474104,catapult,LUT,438,catapult_fpga_latency
Throughput,0.08837030054474104,catapult,FF,53,catapult_fpga_latency
Throughput,0.08837030054474104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08837030054474104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10344638885725153,catapult,CLB,61,catapult_fpga_latency
Throughput,0.10344638885725153,catapult,LUT,269,catapult_fpga_latency
Throughput,0.10344638885725153,catapult,FF,58,catapult_fpga_latency
Throughput,0.10344638885725153,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10344638885725153,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08577156151244769,catapult,CLB,108,catapult_fpga_latency
Throughput,0.08577156151244769,catapult,LUT,391,catapult_fpga_latency
Throughput,0.08577156151244769,catapult,FF,60,catapult_fpga_latency
Throughput,0.08577156151244769,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08577156151244769,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1000115213272569,catapult,CLB,136,catapult_fpga_latency
Throughput,0.1000115213272569,catapult,LUT,578,catapult_fpga_latency
Throughput,0.1000115213272569,catapult,FF,64,catapult_fpga_latency
Throughput,0.1000115213272569,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1000115213272569,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07463975495469889,catapult,CLB,61,catapult_fpga_latency
Throughput,0.07463975495469889,catapult,LUT,282,catapult_fpga_latency
Throughput,0.07463975495469889,catapult,FF,47,catapult_fpga_latency
Throughput,0.07463975495469889,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07463975495469889,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0879436007135392,catapult,CLB,90,catapult_fpga_latency
Throughput,0.0879436007135392,catapult,LUT,354,catapult_fpga_latency
Throughput,0.0879436007135392,catapult,FF,49,catapult_fpga_latency
Throughput,0.0879436007135392,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0879436007135392,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.061290951702607475,catapult,CLB,138,catapult_fpga_latency
Throughput,0.061290951702607475,catapult,LUT,552,catapult_fpga_latency
Throughput,0.061290951702607475,catapult,FF,56,catapult_fpga_latency
Throughput,0.061290951702607475,catapult,DSP,1,catapult_fpga_latency
Throughput,0.061290951702607475,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07913401432373139,catapult,CLB,56,catapult_fpga_latency
Throughput,0.07913401432373139,catapult,LUT,263,catapult_fpga_latency
Throughput,0.07913401432373139,catapult,FF,50,catapult_fpga_latency
Throughput,0.07913401432373139,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07913401432373139,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07765346751852521,catapult,CLB,106,catapult_fpga_latency
Throughput,0.07765346751852521,catapult,LUT,411,catapult_fpga_latency
Throughput,0.07765346751852521,catapult,FF,52,catapult_fpga_latency
Throughput,0.07765346751852521,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07765346751852521,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07125802552419719,catapult,CLB,140,catapult_fpga_latency
Throughput,0.07125802552419719,catapult,LUT,510,catapult_fpga_latency
Throughput,0.07125802552419719,catapult,FF,59,catapult_fpga_latency
Throughput,0.07125802552419719,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07125802552419719,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08514412900152928,catapult,CLB,60,catapult_fpga_latency
Throughput,0.08514412900152928,catapult,LUT,266,catapult_fpga_latency
Throughput,0.08514412900152928,catapult,FF,51,catapult_fpga_latency
Throughput,0.08514412900152928,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08514412900152928,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08146449040254619,catapult,CLB,96,catapult_fpga_latency
Throughput,0.08146449040254619,catapult,LUT,367,catapult_fpga_latency
Throughput,0.08146449040254619,catapult,FF,53,catapult_fpga_latency
Throughput,0.08146449040254619,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08146449040254619,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07264247914252818,catapult,CLB,141,catapult_fpga_latency
Throughput,0.07264247914252818,catapult,LUT,526,catapult_fpga_latency
Throughput,0.07264247914252818,catapult,FF,59,catapult_fpga_latency
Throughput,0.07264247914252818,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07264247914252818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07844823738185598,catapult,CLB,65,catapult_fpga_latency
Throughput,0.07844823738185598,catapult,LUT,288,catapult_fpga_latency
Throughput,0.07844823738185598,catapult,FF,52,catapult_fpga_latency
Throughput,0.07844823738185598,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07844823738185598,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08978093631101983,catapult,CLB,135,catapult_fpga_latency
Throughput,0.08978093631101983,catapult,LUT,421,catapult_fpga_latency
Throughput,0.08978093631101983,catapult,FF,54,catapult_fpga_latency
Throughput,0.08978093631101983,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08978093631101983,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07705590351861143,catapult,CLB,148,catapult_fpga_latency
Throughput,0.07705590351861143,catapult,LUT,533,catapult_fpga_latency
Throughput,0.07705590351861143,catapult,FF,61,catapult_fpga_latency
Throughput,0.07705590351861143,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07705590351861143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09244257882994687,catapult,CLB,63,catapult_fpga_latency
Throughput,0.09244257882994687,catapult,LUT,324,catapult_fpga_latency
Throughput,0.09244257882994687,catapult,FF,58,catapult_fpga_latency
Throughput,0.09244257882994687,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09244257882994687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10720017477916495,catapult,CLB,99,catapult_fpga_latency
Throughput,0.10720017477916495,catapult,LUT,387,catapult_fpga_latency
Throughput,0.10720017477916495,catapult,FF,60,catapult_fpga_latency
Throughput,0.10720017477916495,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10720017477916495,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0823784639629231,catapult,CLB,164,catapult_fpga_latency
Throughput,0.0823784639629231,catapult,LUT,627,catapult_fpga_latency
Throughput,0.0823784639629231,catapult,FF,64,catapult_fpga_latency
Throughput,0.0823784639629231,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0823784639629231,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06522997218072146,catapult,CLB,62,catapult_fpga_latency
Throughput,0.06522997218072146,catapult,LUT,271,catapult_fpga_latency
Throughput,0.06522997218072146,catapult,FF,47,catapult_fpga_latency
Throughput,0.06522997218072146,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06522997218072146,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08170279741391037,catapult,CLB,95,catapult_fpga_latency
Throughput,0.08170279741391037,catapult,LUT,352,catapult_fpga_latency
Throughput,0.08170279741391037,catapult,FF,49,catapult_fpga_latency
Throughput,0.08170279741391037,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08170279741391037,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0645805262331264,catapult,CLB,131,catapult_fpga_latency
Throughput,0.0645805262331264,catapult,LUT,507,catapult_fpga_latency
Throughput,0.0645805262331264,catapult,FF,57,catapult_fpga_latency
Throughput,0.0645805262331264,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0645805262331264,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06836651809938618,catapult,CLB,53,catapult_fpga_latency
Throughput,0.06836651809938618,catapult,LUT,249,catapult_fpga_latency
Throughput,0.06836651809938618,catapult,FF,50,catapult_fpga_latency
Throughput,0.06836651809938618,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06836651809938618,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07253985085516504,catapult,CLB,92,catapult_fpga_latency
Throughput,0.07253985085516504,catapult,LUT,378,catapult_fpga_latency
Throughput,0.07253985085516504,catapult,FF,52,catapult_fpga_latency
Throughput,0.07253985085516504,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07253985085516504,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06588160390609395,catapult,CLB,137,catapult_fpga_latency
Throughput,0.06588160390609395,catapult,LUT,510,catapult_fpga_latency
Throughput,0.06588160390609395,catapult,FF,59,catapult_fpga_latency
Throughput,0.06588160390609395,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06588160390609395,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08744440066394785,catapult,CLB,56,catapult_fpga_latency
Throughput,0.08744440066394785,catapult,LUT,260,catapult_fpga_latency
Throughput,0.08744440066394785,catapult,FF,51,catapult_fpga_latency
Throughput,0.08744440066394785,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08744440066394785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07509723214131497,catapult,CLB,101,catapult_fpga_latency
Throughput,0.07509723214131497,catapult,LUT,368,catapult_fpga_latency
Throughput,0.07509723214131497,catapult,FF,53,catapult_fpga_latency
Throughput,0.07509723214131497,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07509723214131497,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06207495339567687,catapult,CLB,140,catapult_fpga_latency
Throughput,0.06207495339567687,catapult,LUT,504,catapult_fpga_latency
Throughput,0.06207495339567687,catapult,FF,60,catapult_fpga_latency
Throughput,0.06207495339567687,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06207495339567687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08439599851564318,catapult,CLB,55,catapult_fpga_latency
Throughput,0.08439599851564318,catapult,LUT,252,catapult_fpga_latency
Throughput,0.08439599851564318,catapult,FF,52,catapult_fpga_latency
Throughput,0.08439599851564318,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08439599851564318,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07974547159358646,catapult,CLB,102,catapult_fpga_latency
Throughput,0.07974547159358646,catapult,LUT,374,catapult_fpga_latency
Throughput,0.07974547159358646,catapult,FF,54,catapult_fpga_latency
Throughput,0.07974547159358646,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07974547159358646,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07367515313564767,catapult,CLB,121,catapult_fpga_latency
Throughput,0.07367515313564767,catapult,LUT,513,catapult_fpga_latency
Throughput,0.07367515313564767,catapult,FF,60,catapult_fpga_latency
Throughput,0.07367515313564767,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07367515313564767,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08865757536425851,catapult,CLB,72,catapult_fpga_latency
Throughput,0.08865757536425851,catapult,LUT,331,catapult_fpga_latency
Throughput,0.08865757536425851,catapult,FF,58,catapult_fpga_latency
Throughput,0.08865757536425851,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08865757536425851,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09997191788826519,catapult,CLB,108,catapult_fpga_latency
Throughput,0.09997191788826519,catapult,LUT,417,catapult_fpga_latency
Throughput,0.09997191788826519,catapult,FF,60,catapult_fpga_latency
Throughput,0.09997191788826519,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09997191788826519,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0626819264562986,catapult,CLB,193,catapult_fpga_latency
Throughput,0.0626819264562986,catapult,LUT,684,catapult_fpga_latency
Throughput,0.0626819264562986,catapult,FF,64,catapult_fpga_latency
Throughput,0.0626819264562986,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0626819264562986,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06754499476053476,catapult,CLB,81,catapult_fpga_latency
Throughput,0.06754499476053476,catapult,LUT,416,catapult_fpga_latency
Throughput,0.06754499476053476,catapult,FF,47,catapult_fpga_latency
Throughput,0.06754499476053476,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06754499476053476,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06175676886609076,catapult,CLB,128,catapult_fpga_latency
Throughput,0.06175676886609076,catapult,LUT,503,catapult_fpga_latency
Throughput,0.06175676886609076,catapult,FF,49,catapult_fpga_latency
Throughput,0.06175676886609076,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06175676886609076,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0521727770379678,catapult,CLB,176,catapult_fpga_latency
Throughput,0.0521727770379678,catapult,LUT,714,catapult_fpga_latency
Throughput,0.0521727770379678,catapult,FF,53,catapult_fpga_latency
Throughput,0.0521727770379678,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0521727770379678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06892094202797666,catapult,CLB,85,catapult_fpga_latency
Throughput,0.06892094202797666,catapult,LUT,415,catapult_fpga_latency
Throughput,0.06892094202797666,catapult,FF,50,catapult_fpga_latency
Throughput,0.06892094202797666,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06892094202797666,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.058537717285421065,catapult,CLB,142,catapult_fpga_latency
Throughput,0.058537717285421065,catapult,LUT,550,catapult_fpga_latency
Throughput,0.058537717285421065,catapult,FF,52,catapult_fpga_latency
Throughput,0.058537717285421065,catapult,DSP,1,catapult_fpga_latency
Throughput,0.058537717285421065,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0579571988404851,catapult,CLB,198,catapult_fpga_latency
Throughput,0.0579571988404851,catapult,LUT,727,catapult_fpga_latency
Throughput,0.0579571988404851,catapult,FF,56,catapult_fpga_latency
Throughput,0.0579571988404851,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0579571988404851,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0750726233790413,catapult,CLB,76,catapult_fpga_latency
Throughput,0.0750726233790413,catapult,LUT,384,catapult_fpga_latency
Throughput,0.0750726233790413,catapult,FF,51,catapult_fpga_latency
Throughput,0.0750726233790413,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0750726233790413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0509517714478807,catapult,CLB,132,catapult_fpga_latency
Throughput,0.0509517714478807,catapult,LUT,552,catapult_fpga_latency
Throughput,0.0509517714478807,catapult,FF,53,catapult_fpga_latency
Throughput,0.0509517714478807,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0509517714478807,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.049710080866371145,catapult,CLB,190,catapult_fpga_latency
Throughput,0.049710080866371145,catapult,LUT,723,catapult_fpga_latency
Throughput,0.049710080866371145,catapult,FF,57,catapult_fpga_latency
Throughput,0.049710080866371145,catapult,DSP,1,catapult_fpga_latency
Throughput,0.049710080866371145,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07336710323272332,catapult,CLB,79,catapult_fpga_latency
Throughput,0.07336710323272332,catapult,LUT,368,catapult_fpga_latency
Throughput,0.07336710323272332,catapult,FF,52,catapult_fpga_latency
Throughput,0.07336710323272332,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07336710323272332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05465585340687971,catapult,CLB,146,catapult_fpga_latency
Throughput,0.05465585340687971,catapult,LUT,549,catapult_fpga_latency
Throughput,0.05465585340687971,catapult,FF,54,catapult_fpga_latency
Throughput,0.05465585340687971,catapult,DSP,1,catapult_fpga_latency
Throughput,0.05465585340687971,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06099689916163421,catapult,CLB,194,catapult_fpga_latency
Throughput,0.06099689916163421,catapult,LUT,769,catapult_fpga_latency
Throughput,0.06099689916163421,catapult,FF,58,catapult_fpga_latency
Throughput,0.06099689916163421,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06099689916163421,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21839373157575884,catapult,CLB,36,catapult_fpga_latency
Throughput,0.21839373157575884,catapult,LUT,164,catapult_fpga_latency
Throughput,0.21839373157575884,catapult,FF,92,catapult_fpga_latency
Throughput,0.21839373157575884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21839373157575884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1468366898487538,catapult,CLB,64,catapult_fpga_latency
Throughput,0.1468366898487538,catapult,LUT,263,catapult_fpga_latency
Throughput,0.1468366898487538,catapult,FF,94,catapult_fpga_latency
Throughput,0.1468366898487538,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1468366898487538,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17487916723939595,catapult,CLB,120,catapult_fpga_latency
Throughput,0.17487916723939595,catapult,LUT,341,catapult_fpga_latency
Throughput,0.17487916723939595,catapult,FF,98,catapult_fpga_latency
Throughput,0.17487916723939595,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17487916723939595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1537894173810954,catapult,CLB,41,catapult_fpga_latency
Throughput,0.1537894173810954,catapult,LUT,173,catapult_fpga_latency
Throughput,0.1537894173810954,catapult,FF,90,catapult_fpga_latency
Throughput,0.1537894173810954,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1537894173810954,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15350398166302837,catapult,CLB,92,catapult_fpga_latency
Throughput,0.15350398166302837,catapult,LUT,272,catapult_fpga_latency
Throughput,0.15350398166302837,catapult,FF,92,catapult_fpga_latency
Throughput,0.15350398166302837,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15350398166302837,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15511617348254889,catapult,CLB,127,catapult_fpga_latency
Throughput,0.15511617348254889,catapult,LUT,354,catapult_fpga_latency
Throughput,0.15511617348254889,catapult,FF,96,catapult_fpga_latency
Throughput,0.15511617348254889,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15511617348254889,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.142156453696871,catapult,CLB,46,catapult_fpga_latency
Throughput,0.142156453696871,catapult,LUT,167,catapult_fpga_latency
Throughput,0.142156453696871,catapult,FF,93,catapult_fpga_latency
Throughput,0.142156453696871,catapult,DSP,1,catapult_fpga_latency
Throughput,0.142156453696871,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14224882591375312,catapult,CLB,108,catapult_fpga_latency
Throughput,0.14224882591375312,catapult,LUT,302,catapult_fpga_latency
Throughput,0.14224882591375312,catapult,FF,95,catapult_fpga_latency
Throughput,0.14224882591375312,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14224882591375312,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14796953248138395,catapult,CLB,136,catapult_fpga_latency
Throughput,0.14796953248138395,catapult,LUT,364,catapult_fpga_latency
Throughput,0.14796953248138395,catapult,FF,99,catapult_fpga_latency
Throughput,0.14796953248138395,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14796953248138395,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17403414097357134,catapult,CLB,33,catapult_fpga_latency
Throughput,0.17403414097357134,catapult,LUT,160,catapult_fpga_latency
Throughput,0.17403414097357134,catapult,FF,94,catapult_fpga_latency
Throughput,0.17403414097357134,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17403414097357134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15416831819477533,catapult,CLB,67,catapult_fpga_latency
Throughput,0.15416831819477533,catapult,LUT,298,catapult_fpga_latency
Throughput,0.15416831819477533,catapult,FF,96,catapult_fpga_latency
Throughput,0.15416831819477533,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15416831819477533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19122360158180166,catapult,CLB,136,catapult_fpga_latency
Throughput,0.19122360158180166,catapult,LUT,364,catapult_fpga_latency
Throughput,0.19122360158180166,catapult,FF,100,catapult_fpga_latency
Throughput,0.19122360158180166,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19122360158180166,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13398410305414082,catapult,CLB,50,catapult_fpga_latency
Throughput,0.13398410305414082,catapult,LUT,219,catapult_fpga_latency
Throughput,0.13398410305414082,catapult,FF,48,catapult_fpga_latency
Throughput,0.13398410305414082,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13398410305414082,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18365290775812326,catapult,CLB,78,catapult_fpga_latency
Throughput,0.18365290775812326,catapult,LUT,303,catapult_fpga_latency
Throughput,0.18365290775812326,catapult,FF,50,catapult_fpga_latency
Throughput,0.18365290775812326,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18365290775812326,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13333127114300633,catapult,CLB,154,catapult_fpga_latency
Throughput,0.13333127114300633,catapult,LUT,530,catapult_fpga_latency
Throughput,0.13333127114300633,catapult,FF,54,catapult_fpga_latency
Throughput,0.13333127114300633,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13333127114300633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.091574613575735,catapult,CLB,63,catapult_fpga_latency
Throughput,0.091574613575735,catapult,LUT,330,catapult_fpga_latency
Throughput,0.091574613575735,catapult,FF,145,catapult_fpga_latency
Throughput,0.091574613575735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.091574613575735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0851103016743154,catapult,CLB,115,catapult_fpga_latency
Throughput,0.0851103016743154,catapult,LUT,419,catapult_fpga_latency
Throughput,0.0851103016743154,catapult,FF,147,catapult_fpga_latency
Throughput,0.0851103016743154,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0851103016743154,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09707768972184135,catapult,CLB,135,catapult_fpga_latency
Throughput,0.09707768972184135,catapult,LUT,591,catapult_fpga_latency
Throughput,0.09707768972184135,catapult,FF,151,catapult_fpga_latency
Throughput,0.09707768972184135,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09707768972184135,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10290350470814406,catapult,CLB,72,catapult_fpga_latency
Throughput,0.10290350470814406,catapult,LUT,340,catapult_fpga_latency
Throughput,0.10290350470814406,catapult,FF,148,catapult_fpga_latency
Throughput,0.10290350470814406,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10290350470814406,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08515255378043703,catapult,CLB,113,catapult_fpga_latency
Throughput,0.08515255378043703,catapult,LUT,428,catapult_fpga_latency
Throughput,0.08515255378043703,catapult,FF,150,catapult_fpga_latency
Throughput,0.08515255378043703,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08515255378043703,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09987555505839722,catapult,CLB,153,catapult_fpga_latency
Throughput,0.09987555505839722,catapult,LUT,576,catapult_fpga_latency
Throughput,0.09987555505839722,catapult,FF,154,catapult_fpga_latency
Throughput,0.09987555505839722,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09987555505839722,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11331570594211698,catapult,CLB,61,catapult_fpga_latency
Throughput,0.11331570594211698,catapult,LUT,321,catapult_fpga_latency
Throughput,0.11331570594211698,catapult,FF,149,catapult_fpga_latency
Throughput,0.11331570594211698,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11331570594211698,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08587660476537867,catapult,CLB,104,catapult_fpga_latency
Throughput,0.08587660476537867,catapult,LUT,404,catapult_fpga_latency
Throughput,0.08587660476537867,catapult,FF,151,catapult_fpga_latency
Throughput,0.08587660476537867,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08587660476537867,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08645262322762397,catapult,CLB,135,catapult_fpga_latency
Throughput,0.08645262322762397,catapult,LUT,577,catapult_fpga_latency
Throughput,0.08645262322762397,catapult,FF,157,catapult_fpga_latency
Throughput,0.08645262322762397,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08645262322762397,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14834180562832544,catapult,CLB,61,catapult_fpga_latency
Throughput,0.14834180562832544,catapult,LUT,291,catapult_fpga_latency
Throughput,0.14834180562832544,catapult,FF,56,catapult_fpga_latency
Throughput,0.14834180562832544,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14834180562832544,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16197768271487556,catapult,CLB,106,catapult_fpga_latency
Throughput,0.16197768271487556,catapult,LUT,348,catapult_fpga_latency
Throughput,0.16197768271487556,catapult,FF,58,catapult_fpga_latency
Throughput,0.16197768271487556,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16197768271487556,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0954256202140473,catapult,CLB,163,catapult_fpga_latency
Throughput,0.0954256202140473,catapult,LUT,600,catapult_fpga_latency
Throughput,0.0954256202140473,catapult,FF,66,catapult_fpga_latency
Throughput,0.0954256202140473,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0954256202140473,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10084285466356353,catapult,CLB,73,catapult_fpga_latency
Throughput,0.10084285466356353,catapult,LUT,338,catapult_fpga_latency
Throughput,0.10084285466356353,catapult,FF,46,catapult_fpga_latency
Throughput,0.10084285466356353,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10084285466356353,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0877852989295724,catapult,CLB,125,catapult_fpga_latency
Throughput,0.0877852989295724,catapult,LUT,503,catapult_fpga_latency
Throughput,0.0877852989295724,catapult,FF,48,catapult_fpga_latency
Throughput,0.0877852989295724,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0877852989295724,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09465702729984393,catapult,CLB,232,catapult_fpga_latency
Throughput,0.09465702729984393,catapult,LUT,847,catapult_fpga_latency
Throughput,0.09465702729984393,catapult,FF,52,catapult_fpga_latency
Throughput,0.09465702729984393,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09465702729984393,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10881230606246675,catapult,CLB,68,catapult_fpga_latency
Throughput,0.10881230606246675,catapult,LUT,334,catapult_fpga_latency
Throughput,0.10881230606246675,catapult,FF,49,catapult_fpga_latency
Throughput,0.10881230606246675,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10881230606246675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08736247617406868,catapult,CLB,121,catapult_fpga_latency
Throughput,0.08736247617406868,catapult,LUT,499,catapult_fpga_latency
Throughput,0.08736247617406868,catapult,FF,51,catapult_fpga_latency
Throughput,0.08736247617406868,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08736247617406868,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09344019028907873,catapult,CLB,166,catapult_fpga_latency
Throughput,0.09344019028907873,catapult,LUT,733,catapult_fpga_latency
Throughput,0.09344019028907873,catapult,FF,59,catapult_fpga_latency
Throughput,0.09344019028907873,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09344019028907873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12454899252942687,catapult,CLB,71,catapult_fpga_latency
Throughput,0.12454899252942687,catapult,LUT,324,catapult_fpga_latency
Throughput,0.12454899252942687,catapult,FF,50,catapult_fpga_latency
Throughput,0.12454899252942687,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12454899252942687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08563334507651939,catapult,CLB,116,catapult_fpga_latency
Throughput,0.08563334507651939,catapult,LUT,516,catapult_fpga_latency
Throughput,0.08563334507651939,catapult,FF,52,catapult_fpga_latency
Throughput,0.08563334507651939,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08563334507651939,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08989965670018095,catapult,CLB,212,catapult_fpga_latency
Throughput,0.08989965670018095,catapult,LUT,739,catapult_fpga_latency
Throughput,0.08989965670018095,catapult,FF,60,catapult_fpga_latency
Throughput,0.08989965670018095,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08989965670018095,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1260372392147729,catapult,CLB,63,catapult_fpga_latency
Throughput,0.1260372392147729,catapult,LUT,286,catapult_fpga_latency
Throughput,0.1260372392147729,catapult,FF,56,catapult_fpga_latency
Throughput,0.1260372392147729,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1260372392147729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1320850241867492,catapult,CLB,103,catapult_fpga_latency
Throughput,0.1320850241867492,catapult,LUT,370,catapult_fpga_latency
Throughput,0.1320850241867492,catapult,FF,58,catapult_fpga_latency
Throughput,0.1320850241867492,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1320850241867492,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09860182610581948,catapult,CLB,160,catapult_fpga_latency
Throughput,0.09860182610581948,catapult,LUT,623,catapult_fpga_latency
Throughput,0.09860182610581948,catapult,FF,62,catapult_fpga_latency
Throughput,0.09860182610581948,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09860182610581948,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09139432832388833,catapult,CLB,82,catapult_fpga_latency
Throughput,0.09139432832388833,catapult,LUT,379,catapult_fpga_latency
Throughput,0.09139432832388833,catapult,FF,46,catapult_fpga_latency
Throughput,0.09139432832388833,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09139432832388833,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08479789904725321,catapult,CLB,123,catapult_fpga_latency
Throughput,0.08479789904725321,catapult,LUT,514,catapult_fpga_latency
Throughput,0.08479789904725321,catapult,FF,48,catapult_fpga_latency
Throughput,0.08479789904725321,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08479789904725321,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09655833272340653,catapult,CLB,195,catapult_fpga_latency
Throughput,0.09655833272340653,catapult,LUT,776,catapult_fpga_latency
Throughput,0.09655833272340653,catapult,FF,52,catapult_fpga_latency
Throughput,0.09655833272340653,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09655833272340653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10393160801321012,catapult,CLB,76,catapult_fpga_latency
Throughput,0.10393160801321012,catapult,LUT,354,catapult_fpga_latency
Throughput,0.10393160801321012,catapult,FF,49,catapult_fpga_latency
Throughput,0.10393160801321012,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10393160801321012,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09118364486377574,catapult,CLB,124,catapult_fpga_latency
Throughput,0.09118364486377574,catapult,LUT,584,catapult_fpga_latency
Throughput,0.09118364486377574,catapult,FF,51,catapult_fpga_latency
Throughput,0.09118364486377574,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09118364486377574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09627613536039528,catapult,CLB,187,catapult_fpga_latency
Throughput,0.09627613536039528,catapult,LUT,753,catapult_fpga_latency
Throughput,0.09627613536039528,catapult,FF,55,catapult_fpga_latency
Throughput,0.09627613536039528,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09627613536039528,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10040503390677996,catapult,CLB,84,catapult_fpga_latency
Throughput,0.10040503390677996,catapult,LUT,380,catapult_fpga_latency
Throughput,0.10040503390677996,catapult,FF,50,catapult_fpga_latency
Throughput,0.10040503390677996,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10040503390677996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08979295629929465,catapult,CLB,125,catapult_fpga_latency
Throughput,0.08979295629929465,catapult,LUT,569,catapult_fpga_latency
Throughput,0.08979295629929465,catapult,FF,52,catapult_fpga_latency
Throughput,0.08979295629929465,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08979295629929465,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10870356862945454,catapult,CLB,194,catapult_fpga_latency
Throughput,0.10870356862945454,catapult,LUT,754,catapult_fpga_latency
Throughput,0.10870356862945454,catapult,FF,56,catapult_fpga_latency
Throughput,0.10870356862945454,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10870356862945454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09463855548251562,catapult,CLB,81,catapult_fpga_latency
Throughput,0.09463855548251562,catapult,LUT,426,catapult_fpga_latency
Throughput,0.09463855548251562,catapult,FF,56,catapult_fpga_latency
Throughput,0.09463855548251562,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09463855548251562,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13286160378039094,catapult,CLB,118,catapult_fpga_latency
Throughput,0.13286160378039094,catapult,LUT,464,catapult_fpga_latency
Throughput,0.13286160378039094,catapult,FF,58,catapult_fpga_latency
Throughput,0.13286160378039094,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13286160378039094,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10401352841555984,catapult,CLB,213,catapult_fpga_latency
Throughput,0.10401352841555984,catapult,LUT,824,catapult_fpga_latency
Throughput,0.10401352841555984,catapult,FF,62,catapult_fpga_latency
Throughput,0.10401352841555984,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10401352841555984,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09389553220644924,catapult,CLB,82,catapult_fpga_latency
Throughput,0.09389553220644924,catapult,LUT,432,catapult_fpga_latency
Throughput,0.09389553220644924,catapult,FF,46,catapult_fpga_latency
Throughput,0.09389553220644924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09389553220644924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08389448255351314,catapult,CLB,131,catapult_fpga_latency
Throughput,0.08389448255351314,catapult,LUT,481,catapult_fpga_latency
Throughput,0.08389448255351314,catapult,FF,48,catapult_fpga_latency
Throughput,0.08389448255351314,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08389448255351314,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09112293988118479,catapult,CLB,181,catapult_fpga_latency
Throughput,0.09112293988118479,catapult,LUT,705,catapult_fpga_latency
Throughput,0.09112293988118479,catapult,FF,58,catapult_fpga_latency
Throughput,0.09112293988118479,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09112293988118479,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09468321552532047,catapult,CLB,100,catapult_fpga_latency
Throughput,0.09468321552532047,catapult,LUT,481,catapult_fpga_latency
Throughput,0.09468321552532047,catapult,FF,49,catapult_fpga_latency
Throughput,0.09468321552532047,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09468321552532047,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09172745827524309,catapult,CLB,144,catapult_fpga_latency
Throughput,0.09172745827524309,catapult,LUT,524,catapult_fpga_latency
Throughput,0.09172745827524309,catapult,FF,51,catapult_fpga_latency
Throughput,0.09172745827524309,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09172745827524309,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09014107258141137,catapult,CLB,290,catapult_fpga_latency
Throughput,0.09014107258141137,catapult,LUT,1055,catapult_fpga_latency
Throughput,0.09014107258141137,catapult,FF,59,catapult_fpga_latency
Throughput,0.09014107258141137,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09014107258141137,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10640909423195671,catapult,CLB,89,catapult_fpga_latency
Throughput,0.10640909423195671,catapult,LUT,442,catapult_fpga_latency
Throughput,0.10640909423195671,catapult,FF,50,catapult_fpga_latency
Throughput,0.10640909423195671,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10640909423195671,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09306130273725863,catapult,CLB,136,catapult_fpga_latency
Throughput,0.09306130273725863,catapult,LUT,542,catapult_fpga_latency
Throughput,0.09306130273725863,catapult,FF,52,catapult_fpga_latency
Throughput,0.09306130273725863,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09306130273725863,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08285601364804257,catapult,CLB,224,catapult_fpga_latency
Throughput,0.08285601364804257,catapult,LUT,883,catapult_fpga_latency
Throughput,0.08285601364804257,catapult,FF,56,catapult_fpga_latency
Throughput,0.08285601364804257,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08285601364804257,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17367617937414748,catapult,CLB,39,catapult_fpga_latency
Throughput,0.17367617937414748,catapult,LUT,205,catapult_fpga_latency
Throughput,0.17367617937414748,catapult,FF,106,catapult_fpga_latency
Throughput,0.17367617937414748,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17367617937414748,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19118839455854886,catapult,CLB,82,catapult_fpga_latency
Throughput,0.19118839455854886,catapult,LUT,256,catapult_fpga_latency
Throughput,0.19118839455854886,catapult,FF,108,catapult_fpga_latency
Throughput,0.19118839455854886,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19118839455854886,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18475088375585244,catapult,CLB,133,catapult_fpga_latency
Throughput,0.18475088375585244,catapult,LUT,412,catapult_fpga_latency
Throughput,0.18475088375585244,catapult,FF,112,catapult_fpga_latency
Throughput,0.18475088375585244,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18475088375585244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.143240885188563,catapult,CLB,53,catapult_fpga_latency
Throughput,0.143240885188563,catapult,LUT,258,catapult_fpga_latency
Throughput,0.143240885188563,catapult,FF,105,catapult_fpga_latency
Throughput,0.143240885188563,catapult,DSP,1,catapult_fpga_latency
Throughput,0.143240885188563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15952914653342368,catapult,CLB,104,catapult_fpga_latency
Throughput,0.15952914653342368,catapult,LUT,361,catapult_fpga_latency
Throughput,0.15952914653342368,catapult,FF,107,catapult_fpga_latency
Throughput,0.15952914653342368,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15952914653342368,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14964461648254643,catapult,CLB,163,catapult_fpga_latency
Throughput,0.14964461648254643,catapult,LUT,497,catapult_fpga_latency
Throughput,0.14964461648254643,catapult,FF,111,catapult_fpga_latency
Throughput,0.14964461648254643,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14964461648254643,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15554112133949527,catapult,CLB,51,catapult_fpga_latency
Throughput,0.15554112133949527,catapult,LUT,232,catapult_fpga_latency
Throughput,0.15554112133949527,catapult,FF,108,catapult_fpga_latency
Throughput,0.15554112133949527,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15554112133949527,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11680845655846778,catapult,CLB,95,catapult_fpga_latency
Throughput,0.11680845655846778,catapult,LUT,369,catapult_fpga_latency
Throughput,0.11680845655846778,catapult,FF,110,catapult_fpga_latency
Throughput,0.11680845655846778,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11680845655846778,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1291787884812308,catapult,CLB,133,catapult_fpga_latency
Throughput,0.1291787884812308,catapult,LUT,493,catapult_fpga_latency
Throughput,0.1291787884812308,catapult,FF,117,catapult_fpga_latency
Throughput,0.1291787884812308,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1291787884812308,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23576014611470816,catapult,CLB,39,catapult_fpga_latency
Throughput,0.23576014611470816,catapult,LUT,175,catapult_fpga_latency
Throughput,0.23576014611470816,catapult,FF,55,catapult_fpga_latency
Throughput,0.23576014611470816,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23576014611470816,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22821093354018374,catapult,CLB,83,catapult_fpga_latency
Throughput,0.22821093354018374,catapult,LUT,315,catapult_fpga_latency
Throughput,0.22821093354018374,catapult,FF,57,catapult_fpga_latency
Throughput,0.22821093354018374,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22821093354018374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1393069063488426,catapult,CLB,72,catapult_fpga_latency
Throughput,0.1393069063488426,catapult,LUT,326,catapult_fpga_latency
Throughput,0.1393069063488426,catapult,FF,46,catapult_fpga_latency
Throughput,0.1393069063488426,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1393069063488426,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15652504385049104,catapult,CLB,113,catapult_fpga_latency
Throughput,0.15652504385049104,catapult,LUT,431,catapult_fpga_latency
Throughput,0.15652504385049104,catapult,FF,48,catapult_fpga_latency
Throughput,0.15652504385049104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15652504385049104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15321523707146847,catapult,CLB,216,catapult_fpga_latency
Throughput,0.15321523707146847,catapult,LUT,738,catapult_fpga_latency
Throughput,0.15321523707146847,catapult,FF,52,catapult_fpga_latency
Throughput,0.15321523707146847,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15321523707146847,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1493050075854409,catapult,CLB,74,catapult_fpga_latency
Throughput,0.1493050075854409,catapult,LUT,348,catapult_fpga_latency
Throughput,0.1493050075854409,catapult,FF,49,catapult_fpga_latency
Throughput,0.1493050075854409,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1493050075854409,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13097450005068711,catapult,CLB,128,catapult_fpga_latency
Throughput,0.13097450005068711,catapult,LUT,468,catapult_fpga_latency
Throughput,0.13097450005068711,catapult,FF,51,catapult_fpga_latency
Throughput,0.13097450005068711,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13097450005068711,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14251354270567945,catapult,CLB,197,catapult_fpga_latency
Throughput,0.14251354270567945,catapult,LUT,730,catapult_fpga_latency
Throughput,0.14251354270567945,catapult,FF,58,catapult_fpga_latency
Throughput,0.14251354270567945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14251354270567945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30261672683695917,catapult,CLB,36,catapult_fpga_latency
Throughput,0.30261672683695917,catapult,LUT,175,catapult_fpga_latency
Throughput,0.30261672683695917,catapult,FF,56,catapult_fpga_latency
Throughput,0.30261672683695917,catapult,DSP,1,catapult_fpga_latency
Throughput,0.30261672683695917,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17204819069821456,catapult,CLB,90,catapult_fpga_latency
Throughput,0.17204819069821456,catapult,LUT,318,catapult_fpga_latency
Throughput,0.17204819069821456,catapult,FF,58,catapult_fpga_latency
Throughput,0.17204819069821456,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17204819069821456,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24392671270702057,catapult,CLB,146,catapult_fpga_latency
Throughput,0.24392671270702057,catapult,LUT,571,catapult_fpga_latency
Throughput,0.24392671270702057,catapult,FF,71,catapult_fpga_latency
Throughput,0.24392671270702057,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24392671270702057,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13664904030695746,catapult,CLB,76,catapult_fpga_latency
Throughput,0.13664904030695746,catapult,LUT,395,catapult_fpga_latency
Throughput,0.13664904030695746,catapult,FF,47,catapult_fpga_latency
Throughput,0.13664904030695746,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13664904030695746,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14078278890986395,catapult,CLB,157,catapult_fpga_latency
Throughput,0.14078278890986395,catapult,LUT,685,catapult_fpga_latency
Throughput,0.14078278890986395,catapult,FF,49,catapult_fpga_latency
Throughput,0.14078278890986395,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14078278890986395,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1565279839164366,catapult,CLB,191,catapult_fpga_latency
Throughput,0.1565279839164366,catapult,LUT,832,catapult_fpga_latency
Throughput,0.1565279839164366,catapult,FF,54,catapult_fpga_latency
Throughput,0.1565279839164366,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1565279839164366,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11917732370158093,catapult,CLB,93,catapult_fpga_latency
Throughput,0.11917732370158093,catapult,LUT,472,catapult_fpga_latency
Throughput,0.11917732370158093,catapult,FF,50,catapult_fpga_latency
Throughput,0.11917732370158093,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11917732370158093,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1321400033907125,catapult,CLB,161,catapult_fpga_latency
Throughput,0.1321400033907125,catapult,LUT,710,catapult_fpga_latency
Throughput,0.1321400033907125,catapult,FF,52,catapult_fpga_latency
Throughput,0.1321400033907125,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1321400033907125,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14180340177852663,catapult,CLB,174,catapult_fpga_latency
Throughput,0.14180340177852663,catapult,LUT,781,catapult_fpga_latency
Throughput,0.14180340177852663,catapult,FF,64,catapult_fpga_latency
Throughput,0.14180340177852663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14180340177852663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2232066129869643,catapult,CLB,39,catapult_fpga_latency
Throughput,0.2232066129869643,catapult,LUT,186,catapult_fpga_latency
Throughput,0.2232066129869643,catapult,FF,56,catapult_fpga_latency
Throughput,0.2232066129869643,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2232066129869643,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23839601440007285,catapult,CLB,71,catapult_fpga_latency
Throughput,0.23839601440007285,catapult,LUT,290,catapult_fpga_latency
Throughput,0.23839601440007285,catapult,FF,58,catapult_fpga_latency
Throughput,0.23839601440007285,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23839601440007285,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22965482191302009,catapult,CLB,139,catapult_fpga_latency
Throughput,0.22965482191302009,catapult,LUT,562,catapult_fpga_latency
Throughput,0.22965482191302009,catapult,FF,69,catapult_fpga_latency
Throughput,0.22965482191302009,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22965482191302009,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11134569174012048,catapult,CLB,114,catapult_fpga_latency
Throughput,0.11134569174012048,catapult,LUT,532,catapult_fpga_latency
Throughput,0.11134569174012048,catapult,FF,47,catapult_fpga_latency
Throughput,0.11134569174012048,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11134569174012048,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14591593695322563,catapult,CLB,151,catapult_fpga_latency
Throughput,0.14591593695322563,catapult,LUT,578,catapult_fpga_latency
Throughput,0.14591593695322563,catapult,FF,49,catapult_fpga_latency
Throughput,0.14591593695322563,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14591593695322563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16088481499935567,catapult,CLB,180,catapult_fpga_latency
Throughput,0.16088481499935567,catapult,LUT,765,catapult_fpga_latency
Throughput,0.16088481499935567,catapult,FF,53,catapult_fpga_latency
Throughput,0.16088481499935567,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16088481499935567,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1211676196499952,catapult,CLB,110,catapult_fpga_latency
Throughput,0.1211676196499952,catapult,LUT,559,catapult_fpga_latency
Throughput,0.1211676196499952,catapult,FF,50,catapult_fpga_latency
Throughput,0.1211676196499952,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1211676196499952,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1113953052894167,catapult,CLB,136,catapult_fpga_latency
Throughput,0.1113953052894167,catapult,LUT,647,catapult_fpga_latency
Throughput,0.1113953052894167,catapult,FF,52,catapult_fpga_latency
Throughput,0.1113953052894167,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1113953052894167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1220870637035648,catapult,CLB,248,catapult_fpga_latency
Throughput,0.1220870637035648,catapult,LUT,1031,catapult_fpga_latency
Throughput,0.1220870637035648,catapult,FF,56,catapult_fpga_latency
Throughput,0.1220870637035648,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1220870637035648,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1691135709243714,catapult,CLB,67,catapult_fpga_latency
Throughput,0.1691135709243714,catapult,LUT,338,catapult_fpga_latency
Throughput,0.1691135709243714,catapult,FF,56,catapult_fpga_latency
Throughput,0.1691135709243714,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1691135709243714,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17938957316044962,catapult,CLB,123,catapult_fpga_latency
Throughput,0.17938957316044962,catapult,LUT,424,catapult_fpga_latency
Throughput,0.17938957316044962,catapult,FF,58,catapult_fpga_latency
Throughput,0.17938957316044962,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17938957316044962,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15422148147931095,catapult,CLB,160,catapult_fpga_latency
Throughput,0.15422148147931095,catapult,LUT,721,catapult_fpga_latency
Throughput,0.15422148147931095,catapult,FF,62,catapult_fpga_latency
Throughput,0.15422148147931095,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15422148147931095,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09333740782230947,catapult,CLB,136,catapult_fpga_latency
Throughput,0.09333740782230947,catapult,LUT,696,catapult_fpga_latency
Throughput,0.09333740782230947,catapult,FF,47,catapult_fpga_latency
Throughput,0.09333740782230947,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09333740782230947,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13004885415255096,catapult,CLB,130,catapult_fpga_latency
Throughput,0.13004885415255096,catapult,LUT,592,catapult_fpga_latency
Throughput,0.13004885415255096,catapult,FF,49,catapult_fpga_latency
Throughput,0.13004885415255096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13004885415255096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1355304261063044,catapult,CLB,219,catapult_fpga_latency
Throughput,0.1355304261063044,catapult,LUT,927,catapult_fpga_latency
Throughput,0.1355304261063044,catapult,FF,53,catapult_fpga_latency
Throughput,0.1355304261063044,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1355304261063044,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12642450390076485,catapult,CLB,122,catapult_fpga_latency
Throughput,0.12642450390076485,catapult,LUT,587,catapult_fpga_latency
Throughput,0.12642450390076485,catapult,FF,50,catapult_fpga_latency
Throughput,0.12642450390076485,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12642450390076485,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10471614281020011,catapult,CLB,167,catapult_fpga_latency
Throughput,0.10471614281020011,catapult,LUT,777,catapult_fpga_latency
Throughput,0.10471614281020011,catapult,FF,52,catapult_fpga_latency
Throughput,0.10471614281020011,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10471614281020011,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11156636385696077,catapult,CLB,269,catapult_fpga_latency
Throughput,0.11156636385696077,catapult,LUT,1126,catapult_fpga_latency
Throughput,0.11156636385696077,catapult,FF,58,catapult_fpga_latency
Throughput,0.11156636385696077,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11156636385696077,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27538809756119054,catapult,CLB,42,catapult_fpga_latency
Throughput,0.27538809756119054,catapult,LUT,191,catapult_fpga_latency
Throughput,0.27538809756119054,catapult,FF,45,catapult_fpga_latency
Throughput,0.27538809756119054,catapult,DSP,1,catapult_fpga_latency
Throughput,0.27538809756119054,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4563332437399065,catapult,CLB,83,catapult_fpga_latency
Throughput,0.4563332437399065,catapult,LUT,298,catapult_fpga_latency
Throughput,0.4563332437399065,catapult,FF,47,catapult_fpga_latency
Throughput,0.4563332437399065,catapult,DSP,1,catapult_fpga_latency
Throughput,0.4563332437399065,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3655151113084893,catapult,CLB,126,catapult_fpga_latency
Throughput,0.3655151113084893,catapult,LUT,562,catapult_fpga_latency
Throughput,0.3655151113084893,catapult,FF,58,catapult_fpga_latency
Throughput,0.3655151113084893,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3655151113084893,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15796186231980897,catapult,CLB,75,catapult_fpga_latency
Throughput,0.15796186231980897,catapult,LUT,347,catapult_fpga_latency
Throughput,0.15796186231980897,catapult,FF,136,catapult_fpga_latency
Throughput,0.15796186231980897,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15796186231980897,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1858009432742288,catapult,CLB,109,catapult_fpga_latency
Throughput,0.1858009432742288,catapult,LUT,433,catapult_fpga_latency
Throughput,0.1858009432742288,catapult,FF,138,catapult_fpga_latency
Throughput,0.1858009432742288,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1858009432742288,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1831589720971959,catapult,CLB,177,catapult_fpga_latency
Throughput,0.1831589720971959,catapult,LUT,656,catapult_fpga_latency
Throughput,0.1831589720971959,catapult,FF,142,catapult_fpga_latency
Throughput,0.1831589720971959,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1831589720971959,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19678821947002967,catapult,CLB,60,catapult_fpga_latency
Throughput,0.19678821947002967,catapult,LUT,248,catapult_fpga_latency
Throughput,0.19678821947002967,catapult,FF,53,catapult_fpga_latency
Throughput,0.19678821947002967,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19678821947002967,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22452747071151408,catapult,CLB,91,catapult_fpga_latency
Throughput,0.22452747071151408,catapult,LUT,360,catapult_fpga_latency
Throughput,0.22452747071151408,catapult,FF,55,catapult_fpga_latency
Throughput,0.22452747071151408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22452747071151408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17585330176883804,catapult,CLB,232,catapult_fpga_latency
Throughput,0.17585330176883804,catapult,LUT,849,catapult_fpga_latency
Throughput,0.17585330176883804,catapult,FF,63,catapult_fpga_latency
Throughput,0.17585330176883804,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17585330176883804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15885467053382477,catapult,CLB,74,catapult_fpga_latency
Throughput,0.15885467053382477,catapult,LUT,372,catapult_fpga_latency
Throughput,0.15885467053382477,catapult,FF,45,catapult_fpga_latency
Throughput,0.15885467053382477,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15885467053382477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20411749901360218,catapult,CLB,123,catapult_fpga_latency
Throughput,0.20411749901360218,catapult,LUT,481,catapult_fpga_latency
Throughput,0.20411749901360218,catapult,FF,47,catapult_fpga_latency
Throughput,0.20411749901360218,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20411749901360218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20837995834901393,catapult,CLB,172,catapult_fpga_latency
Throughput,0.20837995834901393,catapult,LUT,751,catapult_fpga_latency
Throughput,0.20837995834901393,catapult,FF,55,catapult_fpga_latency
Throughput,0.20837995834901393,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20837995834901393,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18856212330001818,catapult,CLB,63,catapult_fpga_latency
Throughput,0.18856212330001818,catapult,LUT,237,catapult_fpga_latency
Throughput,0.18856212330001818,catapult,FF,54,catapult_fpga_latency
Throughput,0.18856212330001818,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18856212330001818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22480432469567677,catapult,CLB,109,catapult_fpga_latency
Throughput,0.22480432469567677,catapult,LUT,370,catapult_fpga_latency
Throughput,0.22480432469567677,catapult,FF,56,catapult_fpga_latency
Throughput,0.22480432469567677,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22480432469567677,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23682826327440176,catapult,CLB,159,catapult_fpga_latency
Throughput,0.23682826327440176,catapult,LUT,680,catapult_fpga_latency
Throughput,0.23682826327440176,catapult,FF,63,catapult_fpga_latency
Throughput,0.23682826327440176,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23682826327440176,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13816463753474495,catapult,CLB,103,catapult_fpga_latency
Throughput,0.13816463753474495,catapult,LUT,523,catapult_fpga_latency
Throughput,0.13816463753474495,catapult,FF,46,catapult_fpga_latency
Throughput,0.13816463753474495,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13816463753474495,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1806497393043612,catapult,CLB,166,catapult_fpga_latency
Throughput,0.1806497393043612,catapult,LUT,669,catapult_fpga_latency
Throughput,0.1806497393043612,catapult,FF,48,catapult_fpga_latency
Throughput,0.1806497393043612,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1806497393043612,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1628006133675909,catapult,CLB,254,catapult_fpga_latency
Throughput,0.1628006133675909,catapult,LUT,985,catapult_fpga_latency
Throughput,0.1628006133675909,catapult,FF,59,catapult_fpga_latency
Throughput,0.1628006133675909,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1628006133675909,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20002328271010744,catapult,CLB,62,catapult_fpga_latency
Throughput,0.20002328271010744,catapult,LUT,253,catapult_fpga_latency
Throughput,0.20002328271010744,catapult,FF,54,catapult_fpga_latency
Throughput,0.20002328271010744,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20002328271010744,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2443780224979295,catapult,CLB,89,catapult_fpga_latency
Throughput,0.2443780224979295,catapult,LUT,341,catapult_fpga_latency
Throughput,0.2443780224979295,catapult,FF,56,catapult_fpga_latency
Throughput,0.2443780224979295,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2443780224979295,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2447800651114973,catapult,CLB,204,catapult_fpga_latency
Throughput,0.2447800651114973,catapult,LUT,797,catapult_fpga_latency
Throughput,0.2447800651114973,catapult,FF,68,catapult_fpga_latency
Throughput,0.2447800651114973,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2447800651114973,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1563708942476152,catapult,CLB,122,catapult_fpga_latency
Throughput,0.1563708942476152,catapult,LUT,592,catapult_fpga_latency
Throughput,0.1563708942476152,catapult,FF,46,catapult_fpga_latency
Throughput,0.1563708942476152,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1563708942476152,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18388697717944225,catapult,CLB,152,catapult_fpga_latency
Throughput,0.18388697717944225,catapult,LUT,649,catapult_fpga_latency
Throughput,0.18388697717944225,catapult,FF,48,catapult_fpga_latency
Throughput,0.18388697717944225,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18388697717944225,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15171658976911315,catapult,CLB,283,catapult_fpga_latency
Throughput,0.15171658976911315,catapult,LUT,1143,catapult_fpga_latency
Throughput,0.15171658976911315,catapult,FF,60,catapult_fpga_latency
Throughput,0.15171658976911315,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15171658976911315,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15262592134545244,catapult,CLB,110,catapult_fpga_latency
Throughput,0.15262592134545244,catapult,LUT,536,catapult_fpga_latency
Throughput,0.15262592134545244,catapult,FF,54,catapult_fpga_latency
Throughput,0.15262592134545244,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15262592134545244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16976628784451311,catapult,CLB,136,catapult_fpga_latency
Throughput,0.16976628784451311,catapult,LUT,616,catapult_fpga_latency
Throughput,0.16976628784451311,catapult,FF,56,catapult_fpga_latency
Throughput,0.16976628784451311,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16976628784451311,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18968277452787957,catapult,CLB,214,catapult_fpga_latency
Throughput,0.18968277452787957,catapult,LUT,996,catapult_fpga_latency
Throughput,0.18968277452787957,catapult,FF,64,catapult_fpga_latency
Throughput,0.18968277452787957,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18968277452787957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16774546571425264,catapult,CLB,116,catapult_fpga_latency
Throughput,0.16774546571425264,catapult,LUT,588,catapult_fpga_latency
Throughput,0.16774546571425264,catapult,FF,46,catapult_fpga_latency
Throughput,0.16774546571425264,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16774546571425264,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1737525263617333,catapult,CLB,184,catapult_fpga_latency
Throughput,0.1737525263617333,catapult,LUT,703,catapult_fpga_latency
Throughput,0.1737525263617333,catapult,FF,48,catapult_fpga_latency
Throughput,0.1737525263617333,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1737525263617333,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14578906509117284,catapult,CLB,253,catapult_fpga_latency
Throughput,0.14578906509117284,catapult,LUT,1094,catapult_fpga_latency
Throughput,0.14578906509117284,catapult,FF,59,catapult_fpga_latency
Throughput,0.14578906509117284,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14578906509117284,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11309744147574971,catapult,CLB,41,catapult_fpga_latency
Throughput,0.11309744147574971,catapult,LUT,157,catapult_fpga_latency
Throughput,0.11309744147574971,catapult,FF,86,catapult_fpga_latency
Throughput,0.11309744147574971,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11309744147574971,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11024387157074036,catapult,CLB,57,catapult_fpga_latency
Throughput,0.11024387157074036,catapult,LUT,210,catapult_fpga_latency
Throughput,0.11024387157074036,catapult,FF,88,catapult_fpga_latency
Throughput,0.11024387157074036,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11024387157074036,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07409272897672532,catapult,CLB,127,catapult_fpga_latency
Throughput,0.07409272897672532,catapult,LUT,320,catapult_fpga_latency
Throughput,0.07409272897672532,catapult,FF,92,catapult_fpga_latency
Throughput,0.07409272897672532,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07409272897672532,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08867438358445623,catapult,CLB,33,catapult_fpga_latency
Throughput,0.08867438358445623,catapult,LUT,169,catapult_fpga_latency
Throughput,0.08867438358445623,catapult,FF,83,catapult_fpga_latency
Throughput,0.08867438358445623,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08867438358445623,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1175141296051584,catapult,CLB,66,catapult_fpga_latency
Throughput,0.1175141296051584,catapult,LUT,219,catapult_fpga_latency
Throughput,0.1175141296051584,catapult,FF,85,catapult_fpga_latency
Throughput,0.1175141296051584,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1175141296051584,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.055541873740657444,catapult,CLB,138,catapult_fpga_latency
Throughput,0.055541873740657444,catapult,LUT,333,catapult_fpga_latency
Throughput,0.055541873740657444,catapult,FF,89,catapult_fpga_latency
Throughput,0.055541873740657444,catapult,DSP,1,catapult_fpga_latency
Throughput,0.055541873740657444,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,CLB,42,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,LUT,157,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,FF,86,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,CLB,49,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,LUT,231,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,FF,88,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09827657287969523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11382270952000621,catapult,CLB,126,catapult_fpga_latency
Throughput,0.11382270952000621,catapult,LUT,357,catapult_fpga_latency
Throughput,0.11382270952000621,catapult,FF,92,catapult_fpga_latency
Throughput,0.11382270952000621,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11382270952000621,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10557442463786126,catapult,CLB,49,catapult_fpga_latency
Throughput,0.10557442463786126,catapult,LUT,158,catapult_fpga_latency
Throughput,0.10557442463786126,catapult,FF,87,catapult_fpga_latency
Throughput,0.10557442463786126,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10557442463786126,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11389118221438854,catapult,CLB,63,catapult_fpga_latency
Throughput,0.11389118221438854,catapult,LUT,231,catapult_fpga_latency
Throughput,0.11389118221438854,catapult,FF,89,catapult_fpga_latency
Throughput,0.11389118221438854,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11389118221438854,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12286527724058348,catapult,CLB,124,catapult_fpga_latency
Throughput,0.12286527724058348,catapult,LUT,356,catapult_fpga_latency
Throughput,0.12286527724058348,catapult,FF,93,catapult_fpga_latency
Throughput,0.12286527724058348,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12286527724058348,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11959835523557946,catapult,CLB,44,catapult_fpga_latency
Throughput,0.11959835523557946,catapult,LUT,158,catapult_fpga_latency
Throughput,0.11959835523557946,catapult,FF,88,catapult_fpga_latency
Throughput,0.11959835523557946,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11959835523557946,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13059708071121603,catapult,CLB,61,catapult_fpga_latency
Throughput,0.13059708071121603,catapult,LUT,234,catapult_fpga_latency
Throughput,0.13059708071121603,catapult,FF,90,catapult_fpga_latency
Throughput,0.13059708071121603,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13059708071121603,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1220969914080347,catapult,CLB,111,catapult_fpga_latency
Throughput,0.1220969914080347,catapult,LUT,345,catapult_fpga_latency
Throughput,0.1220969914080347,catapult,FF,94,catapult_fpga_latency
Throughput,0.1220969914080347,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1220969914080347,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.058823013845349235,catapult,CLB,62,catapult_fpga_latency
Throughput,0.058823013845349235,catapult,LUT,308,catapult_fpga_latency
Throughput,0.058823013845349235,catapult,FF,125,catapult_fpga_latency
Throughput,0.058823013845349235,catapult,DSP,1,catapult_fpga_latency
Throughput,0.058823013845349235,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08738945670673881,catapult,CLB,79,catapult_fpga_latency
Throughput,0.08738945670673881,catapult,LUT,333,catapult_fpga_latency
Throughput,0.08738945670673881,catapult,FF,127,catapult_fpga_latency
Throughput,0.08738945670673881,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08738945670673881,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07613069112126576,catapult,CLB,121,catapult_fpga_latency
Throughput,0.07613069112126576,catapult,LUT,476,catapult_fpga_latency
Throughput,0.07613069112126576,catapult,FF,133,catapult_fpga_latency
Throughput,0.07613069112126576,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07613069112126576,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08378674530555434,catapult,CLB,55,catapult_fpga_latency
Throughput,0.08378674530555434,catapult,LUT,249,catapult_fpga_latency
Throughput,0.08378674530555434,catapult,FF,39,catapult_fpga_latency
Throughput,0.08378674530555434,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08378674530555434,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09337749964563238,catapult,CLB,86,catapult_fpga_latency
Throughput,0.09337749964563238,catapult,LUT,291,catapult_fpga_latency
Throughput,0.09337749964563238,catapult,FF,41,catapult_fpga_latency
Throughput,0.09337749964563238,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09337749964563238,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08882401972035357,catapult,CLB,120,catapult_fpga_latency
Throughput,0.08882401972035357,catapult,LUT,418,catapult_fpga_latency
Throughput,0.08882401972035357,catapult,FF,48,catapult_fpga_latency
Throughput,0.08882401972035357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08882401972035357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10843745316857491,catapult,CLB,48,catapult_fpga_latency
Throughput,0.10843745316857491,catapult,LUT,200,catapult_fpga_latency
Throughput,0.10843745316857491,catapult,FF,42,catapult_fpga_latency
Throughput,0.10843745316857491,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10843745316857491,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08482917567163711,catapult,CLB,77,catapult_fpga_latency
Throughput,0.08482917567163711,catapult,LUT,288,catapult_fpga_latency
Throughput,0.08482917567163711,catapult,FF,44,catapult_fpga_latency
Throughput,0.08482917567163711,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08482917567163711,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07556287541525578,catapult,CLB,123,catapult_fpga_latency
Throughput,0.07556287541525578,catapult,LUT,426,catapult_fpga_latency
Throughput,0.07556287541525578,catapult,FF,50,catapult_fpga_latency
Throughput,0.07556287541525578,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07556287541525578,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08683127329031827,catapult,CLB,43,catapult_fpga_latency
Throughput,0.08683127329031827,catapult,LUT,226,catapult_fpga_latency
Throughput,0.08683127329031827,catapult,FF,43,catapult_fpga_latency
Throughput,0.08683127329031827,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08683127329031827,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1026650301860855,catapult,CLB,65,catapult_fpga_latency
Throughput,0.1026650301860855,catapult,LUT,287,catapult_fpga_latency
Throughput,0.1026650301860855,catapult,FF,45,catapult_fpga_latency
Throughput,0.1026650301860855,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1026650301860855,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08406188366877668,catapult,CLB,120,catapult_fpga_latency
Throughput,0.08406188366877668,catapult,LUT,428,catapult_fpga_latency
Throughput,0.08406188366877668,catapult,FF,52,catapult_fpga_latency
Throughput,0.08406188366877668,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08406188366877668,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09388490968130861,catapult,CLB,41,catapult_fpga_latency
Throughput,0.09388490968130861,catapult,LUT,221,catapult_fpga_latency
Throughput,0.09388490968130861,catapult,FF,44,catapult_fpga_latency
Throughput,0.09388490968130861,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09388490968130861,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10218744488264692,catapult,CLB,69,catapult_fpga_latency
Throughput,0.10218744488264692,catapult,LUT,283,catapult_fpga_latency
Throughput,0.10218744488264692,catapult,FF,46,catapult_fpga_latency
Throughput,0.10218744488264692,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10218744488264692,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08837030054474104,catapult,CLB,121,catapult_fpga_latency
Throughput,0.08837030054474104,catapult,LUT,438,catapult_fpga_latency
Throughput,0.08837030054474104,catapult,FF,53,catapult_fpga_latency
Throughput,0.08837030054474104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08837030054474104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10344638885725153,catapult,CLB,61,catapult_fpga_latency
Throughput,0.10344638885725153,catapult,LUT,269,catapult_fpga_latency
Throughput,0.10344638885725153,catapult,FF,58,catapult_fpga_latency
Throughput,0.10344638885725153,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10344638885725153,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08577156151244769,catapult,CLB,108,catapult_fpga_latency
Throughput,0.08577156151244769,catapult,LUT,391,catapult_fpga_latency
Throughput,0.08577156151244769,catapult,FF,60,catapult_fpga_latency
Throughput,0.08577156151244769,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08577156151244769,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1000115213272569,catapult,CLB,136,catapult_fpga_latency
Throughput,0.1000115213272569,catapult,LUT,578,catapult_fpga_latency
Throughput,0.1000115213272569,catapult,FF,64,catapult_fpga_latency
Throughput,0.1000115213272569,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1000115213272569,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07463975495469889,catapult,CLB,61,catapult_fpga_latency
Throughput,0.07463975495469889,catapult,LUT,282,catapult_fpga_latency
Throughput,0.07463975495469889,catapult,FF,47,catapult_fpga_latency
Throughput,0.07463975495469889,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07463975495469889,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0879436007135392,catapult,CLB,90,catapult_fpga_latency
Throughput,0.0879436007135392,catapult,LUT,354,catapult_fpga_latency
Throughput,0.0879436007135392,catapult,FF,49,catapult_fpga_latency
Throughput,0.0879436007135392,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0879436007135392,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.061290951702607475,catapult,CLB,138,catapult_fpga_latency
Throughput,0.061290951702607475,catapult,LUT,552,catapult_fpga_latency
Throughput,0.061290951702607475,catapult,FF,56,catapult_fpga_latency
Throughput,0.061290951702607475,catapult,DSP,1,catapult_fpga_latency
Throughput,0.061290951702607475,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07913401432373139,catapult,CLB,56,catapult_fpga_latency
Throughput,0.07913401432373139,catapult,LUT,263,catapult_fpga_latency
Throughput,0.07913401432373139,catapult,FF,50,catapult_fpga_latency
Throughput,0.07913401432373139,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07913401432373139,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07550382000251729,catapult,CLB,107,catapult_fpga_latency
Throughput,0.07550382000251729,catapult,LUT,411,catapult_fpga_latency
Throughput,0.07550382000251729,catapult,FF,52,catapult_fpga_latency
Throughput,0.07550382000251729,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07550382000251729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07125802552419719,catapult,CLB,140,catapult_fpga_latency
Throughput,0.07125802552419719,catapult,LUT,510,catapult_fpga_latency
Throughput,0.07125802552419719,catapult,FF,59,catapult_fpga_latency
Throughput,0.07125802552419719,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07125802552419719,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08514412900152928,catapult,CLB,60,catapult_fpga_latency
Throughput,0.08514412900152928,catapult,LUT,266,catapult_fpga_latency
Throughput,0.08514412900152928,catapult,FF,51,catapult_fpga_latency
Throughput,0.08514412900152928,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08514412900152928,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08146449040254619,catapult,CLB,96,catapult_fpga_latency
Throughput,0.08146449040254619,catapult,LUT,367,catapult_fpga_latency
Throughput,0.08146449040254619,catapult,FF,53,catapult_fpga_latency
Throughput,0.08146449040254619,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08146449040254619,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07264247914252818,catapult,CLB,141,catapult_fpga_latency
Throughput,0.07264247914252818,catapult,LUT,526,catapult_fpga_latency
Throughput,0.07264247914252818,catapult,FF,59,catapult_fpga_latency
Throughput,0.07264247914252818,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07264247914252818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07844823738185598,catapult,CLB,65,catapult_fpga_latency
Throughput,0.07844823738185598,catapult,LUT,288,catapult_fpga_latency
Throughput,0.07844823738185598,catapult,FF,52,catapult_fpga_latency
Throughput,0.07844823738185598,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07844823738185598,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08978093631101983,catapult,CLB,135,catapult_fpga_latency
Throughput,0.08978093631101983,catapult,LUT,421,catapult_fpga_latency
Throughput,0.08978093631101983,catapult,FF,54,catapult_fpga_latency
Throughput,0.08978093631101983,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08978093631101983,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07705590351861143,catapult,CLB,148,catapult_fpga_latency
Throughput,0.07705590351861143,catapult,LUT,533,catapult_fpga_latency
Throughput,0.07705590351861143,catapult,FF,61,catapult_fpga_latency
Throughput,0.07705590351861143,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07705590351861143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07615054139608159,catapult,CLB,74,catapult_fpga_latency
Throughput,0.07615054139608159,catapult,LUT,353,catapult_fpga_latency
Throughput,0.07615054139608159,catapult,FF,59,catapult_fpga_latency
Throughput,0.07615054139608159,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07615054139608159,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0689416206492839,catapult,CLB,134,catapult_fpga_latency
Throughput,0.0689416206492839,catapult,LUT,570,catapult_fpga_latency
Throughput,0.0689416206492839,catapult,FF,61,catapult_fpga_latency
Throughput,0.0689416206492839,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0689416206492839,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0876129100426561,catapult,CLB,248,catapult_fpga_latency
Throughput,0.0876129100426561,catapult,LUT,755,catapult_fpga_latency
Throughput,0.0876129100426561,catapult,FF,69,catapult_fpga_latency
Throughput,0.0876129100426561,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0876129100426561,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06481662307856792,catapult,CLB,64,catapult_fpga_latency
Throughput,0.06481662307856792,catapult,LUT,304,catapult_fpga_latency
Throughput,0.06481662307856792,catapult,FF,48,catapult_fpga_latency
Throughput,0.06481662307856792,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06481662307856792,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08431915068355006,catapult,CLB,89,catapult_fpga_latency
Throughput,0.08431915068355006,catapult,LUT,374,catapult_fpga_latency
Throughput,0.08431915068355006,catapult,FF,50,catapult_fpga_latency
Throughput,0.08431915068355006,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08431915068355006,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.055555169755765584,catapult,CLB,184,catapult_fpga_latency
Throughput,0.055555169755765584,catapult,LUT,636,catapult_fpga_latency
Throughput,0.055555169755765584,catapult,FF,58,catapult_fpga_latency
Throughput,0.055555169755765584,catapult,DSP,1,catapult_fpga_latency
Throughput,0.055555169755765584,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0780772447852013,catapult,CLB,56,catapult_fpga_latency
Throughput,0.0780772447852013,catapult,LUT,284,catapult_fpga_latency
Throughput,0.0780772447852013,catapult,FF,51,catapult_fpga_latency
Throughput,0.0780772447852013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0780772447852013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07177627621807929,catapult,CLB,101,catapult_fpga_latency
Throughput,0.07177627621807929,catapult,LUT,420,catapult_fpga_latency
Throughput,0.07177627621807929,catapult,FF,53,catapult_fpga_latency
Throughput,0.07177627621807929,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07177627621807929,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0565424154625865,catapult,CLB,172,catapult_fpga_latency
Throughput,0.0565424154625865,catapult,LUT,650,catapult_fpga_latency
Throughput,0.0565424154625865,catapult,FF,61,catapult_fpga_latency
Throughput,0.0565424154625865,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0565424154625865,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07353965865096644,catapult,CLB,56,catapult_fpga_latency
Throughput,0.07353965865096644,catapult,LUT,275,catapult_fpga_latency
Throughput,0.07353965865096644,catapult,FF,52,catapult_fpga_latency
Throughput,0.07353965865096644,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07353965865096644,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06887965518844613,catapult,CLB,108,catapult_fpga_latency
Throughput,0.06887965518844613,catapult,LUT,421,catapult_fpga_latency
Throughput,0.06887965518844613,catapult,FF,54,catapult_fpga_latency
Throughput,0.06887965518844613,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06887965518844613,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07613385000809303,catapult,CLB,151,catapult_fpga_latency
Throughput,0.07613385000809303,catapult,LUT,643,catapult_fpga_latency
Throughput,0.07613385000809303,catapult,FF,61,catapult_fpga_latency
Throughput,0.07613385000809303,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07613385000809303,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07672557349297163,catapult,CLB,57,catapult_fpga_latency
Throughput,0.07672557349297163,catapult,LUT,269,catapult_fpga_latency
Throughput,0.07672557349297163,catapult,FF,53,catapult_fpga_latency
Throughput,0.07672557349297163,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07672557349297163,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07563712935915687,catapult,CLB,101,catapult_fpga_latency
Throughput,0.07563712935915687,catapult,LUT,343,catapult_fpga_latency
Throughput,0.07563712935915687,catapult,FF,55,catapult_fpga_latency
Throughput,0.07563712935915687,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07563712935915687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06664693028904374,catapult,CLB,169,catapult_fpga_latency
Throughput,0.06664693028904374,catapult,LUT,664,catapult_fpga_latency
Throughput,0.06664693028904374,catapult,FF,62,catapult_fpga_latency
Throughput,0.06664693028904374,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06664693028904374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07427294400792997,catapult,CLB,71,catapult_fpga_latency
Throughput,0.07427294400792997,catapult,LUT,351,catapult_fpga_latency
Throughput,0.07427294400792997,catapult,FF,59,catapult_fpga_latency
Throughput,0.07427294400792997,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07427294400792997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08405258531463489,catapult,CLB,141,catapult_fpga_latency
Throughput,0.08405258531463489,catapult,LUT,582,catapult_fpga_latency
Throughput,0.08405258531463489,catapult,FF,61,catapult_fpga_latency
Throughput,0.08405258531463489,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08405258531463489,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08104443585373425,catapult,CLB,215,catapult_fpga_latency
Throughput,0.08104443585373425,catapult,LUT,779,catapult_fpga_latency
Throughput,0.08104443585373425,catapult,FF,69,catapult_fpga_latency
Throughput,0.08104443585373425,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08104443585373425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06078701064252903,catapult,CLB,64,catapult_fpga_latency
Throughput,0.06078701064252903,catapult,LUT,323,catapult_fpga_latency
Throughput,0.06078701064252903,catapult,FF,48,catapult_fpga_latency
Throughput,0.06078701064252903,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06078701064252903,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07412017133025843,catapult,CLB,111,catapult_fpga_latency
Throughput,0.07412017133025843,catapult,LUT,370,catapult_fpga_latency
Throughput,0.07412017133025843,catapult,FF,50,catapult_fpga_latency
Throughput,0.07412017133025843,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07412017133025843,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06779076867342482,catapult,CLB,189,catapult_fpga_latency
Throughput,0.06779076867342482,catapult,LUT,744,catapult_fpga_latency
Throughput,0.06779076867342482,catapult,FF,56,catapult_fpga_latency
Throughput,0.06779076867342482,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06779076867342482,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06178813503450899,catapult,CLB,55,catapult_fpga_latency
Throughput,0.06178813503450899,catapult,LUT,296,catapult_fpga_latency
Throughput,0.06178813503450899,catapult,FF,51,catapult_fpga_latency
Throughput,0.06178813503450899,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06178813503450899,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07226545703926977,catapult,CLB,99,catapult_fpga_latency
Throughput,0.07226545703926977,catapult,LUT,391,catapult_fpga_latency
Throughput,0.07226545703926977,catapult,FF,53,catapult_fpga_latency
Throughput,0.07226545703926977,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07226545703926977,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.055902402008819276,catapult,CLB,178,catapult_fpga_latency
Throughput,0.055902402008819276,catapult,LUT,746,catapult_fpga_latency
Throughput,0.055902402008819276,catapult,FF,61,catapult_fpga_latency
Throughput,0.055902402008819276,catapult,DSP,1,catapult_fpga_latency
Throughput,0.055902402008819276,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06711049071190808,catapult,CLB,62,catapult_fpga_latency
Throughput,0.06711049071190808,catapult,LUT,327,catapult_fpga_latency
Throughput,0.06711049071190808,catapult,FF,52,catapult_fpga_latency
Throughput,0.06711049071190808,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06711049071190808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06795262478904958,catapult,CLB,98,catapult_fpga_latency
Throughput,0.06795262478904958,catapult,LUT,382,catapult_fpga_latency
Throughput,0.06795262478904958,catapult,FF,54,catapult_fpga_latency
Throughput,0.06795262478904958,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06795262478904958,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06316783801947098,catapult,CLB,209,catapult_fpga_latency
Throughput,0.06316783801947098,catapult,LUT,774,catapult_fpga_latency
Throughput,0.06316783801947098,catapult,FF,62,catapult_fpga_latency
Throughput,0.06316783801947098,catapult,DSP,1,catapult_fpga_latency
Throughput,0.06316783801947098,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07000938615840226,catapult,CLB,61,catapult_fpga_latency
Throughput,0.07000938615840226,catapult,LUT,290,catapult_fpga_latency
Throughput,0.07000938615840226,catapult,FF,53,catapult_fpga_latency
Throughput,0.07000938615840226,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07000938615840226,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07169397227192606,catapult,CLB,102,catapult_fpga_latency
Throughput,0.07169397227192606,catapult,LUT,394,catapult_fpga_latency
Throughput,0.07169397227192606,catapult,FF,55,catapult_fpga_latency
Throughput,0.07169397227192606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07169397227192606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07901995656905147,catapult,CLB,164,catapult_fpga_latency
Throughput,0.07901995656905147,catapult,LUT,673,catapult_fpga_latency
Throughput,0.07901995656905147,catapult,FF,59,catapult_fpga_latency
Throughput,0.07901995656905147,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07901995656905147,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21839373157575884,catapult,CLB,36,catapult_fpga_latency
Throughput,0.21839373157575884,catapult,LUT,164,catapult_fpga_latency
Throughput,0.21839373157575884,catapult,FF,92,catapult_fpga_latency
Throughput,0.21839373157575884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.21839373157575884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1468366898487538,catapult,CLB,64,catapult_fpga_latency
Throughput,0.1468366898487538,catapult,LUT,263,catapult_fpga_latency
Throughput,0.1468366898487538,catapult,FF,94,catapult_fpga_latency
Throughput,0.1468366898487538,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1468366898487538,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17487916723939595,catapult,CLB,120,catapult_fpga_latency
Throughput,0.17487916723939595,catapult,LUT,341,catapult_fpga_latency
Throughput,0.17487916723939595,catapult,FF,98,catapult_fpga_latency
Throughput,0.17487916723939595,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17487916723939595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1537894173810954,catapult,CLB,41,catapult_fpga_latency
Throughput,0.1537894173810954,catapult,LUT,173,catapult_fpga_latency
Throughput,0.1537894173810954,catapult,FF,90,catapult_fpga_latency
Throughput,0.1537894173810954,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1537894173810954,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15350398166302837,catapult,CLB,92,catapult_fpga_latency
Throughput,0.15350398166302837,catapult,LUT,272,catapult_fpga_latency
Throughput,0.15350398166302837,catapult,FF,92,catapult_fpga_latency
Throughput,0.15350398166302837,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15350398166302837,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15511617348254889,catapult,CLB,127,catapult_fpga_latency
Throughput,0.15511617348254889,catapult,LUT,354,catapult_fpga_latency
Throughput,0.15511617348254889,catapult,FF,96,catapult_fpga_latency
Throughput,0.15511617348254889,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15511617348254889,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.142156453696871,catapult,CLB,46,catapult_fpga_latency
Throughput,0.142156453696871,catapult,LUT,167,catapult_fpga_latency
Throughput,0.142156453696871,catapult,FF,93,catapult_fpga_latency
Throughput,0.142156453696871,catapult,DSP,1,catapult_fpga_latency
Throughput,0.142156453696871,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14224882591375312,catapult,CLB,108,catapult_fpga_latency
Throughput,0.14224882591375312,catapult,LUT,302,catapult_fpga_latency
Throughput,0.14224882591375312,catapult,FF,95,catapult_fpga_latency
Throughput,0.14224882591375312,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14224882591375312,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14796953248138395,catapult,CLB,136,catapult_fpga_latency
Throughput,0.14796953248138395,catapult,LUT,364,catapult_fpga_latency
Throughput,0.14796953248138395,catapult,FF,99,catapult_fpga_latency
Throughput,0.14796953248138395,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14796953248138395,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17403414097357134,catapult,CLB,33,catapult_fpga_latency
Throughput,0.17403414097357134,catapult,LUT,160,catapult_fpga_latency
Throughput,0.17403414097357134,catapult,FF,94,catapult_fpga_latency
Throughput,0.17403414097357134,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17403414097357134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15416831819477533,catapult,CLB,67,catapult_fpga_latency
Throughput,0.15416831819477533,catapult,LUT,298,catapult_fpga_latency
Throughput,0.15416831819477533,catapult,FF,96,catapult_fpga_latency
Throughput,0.15416831819477533,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15416831819477533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19122360158180166,catapult,CLB,136,catapult_fpga_latency
Throughput,0.19122360158180166,catapult,LUT,364,catapult_fpga_latency
Throughput,0.19122360158180166,catapult,FF,100,catapult_fpga_latency
Throughput,0.19122360158180166,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19122360158180166,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13398410305414082,catapult,CLB,50,catapult_fpga_latency
Throughput,0.13398410305414082,catapult,LUT,219,catapult_fpga_latency
Throughput,0.13398410305414082,catapult,FF,48,catapult_fpga_latency
Throughput,0.13398410305414082,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13398410305414082,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18365290775812326,catapult,CLB,78,catapult_fpga_latency
Throughput,0.18365290775812326,catapult,LUT,303,catapult_fpga_latency
Throughput,0.18365290775812326,catapult,FF,50,catapult_fpga_latency
Throughput,0.18365290775812326,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18365290775812326,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12613687162394663,catapult,CLB,159,catapult_fpga_latency
Throughput,0.12613687162394663,catapult,LUT,530,catapult_fpga_latency
Throughput,0.12613687162394663,catapult,FF,54,catapult_fpga_latency
Throughput,0.12613687162394663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12613687162394663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.091574613575735,catapult,CLB,63,catapult_fpga_latency
Throughput,0.091574613575735,catapult,LUT,330,catapult_fpga_latency
Throughput,0.091574613575735,catapult,FF,145,catapult_fpga_latency
Throughput,0.091574613575735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.091574613575735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0851103016743154,catapult,CLB,115,catapult_fpga_latency
Throughput,0.0851103016743154,catapult,LUT,419,catapult_fpga_latency
Throughput,0.0851103016743154,catapult,FF,147,catapult_fpga_latency
Throughput,0.0851103016743154,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0851103016743154,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09707768972184135,catapult,CLB,135,catapult_fpga_latency
Throughput,0.09707768972184135,catapult,LUT,591,catapult_fpga_latency
Throughput,0.09707768972184135,catapult,FF,151,catapult_fpga_latency
Throughput,0.09707768972184135,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09707768972184135,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10290350470814406,catapult,CLB,72,catapult_fpga_latency
Throughput,0.10290350470814406,catapult,LUT,340,catapult_fpga_latency
Throughput,0.10290350470814406,catapult,FF,148,catapult_fpga_latency
Throughput,0.10290350470814406,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10290350470814406,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08515255378043703,catapult,CLB,113,catapult_fpga_latency
Throughput,0.08515255378043703,catapult,LUT,428,catapult_fpga_latency
Throughput,0.08515255378043703,catapult,FF,150,catapult_fpga_latency
Throughput,0.08515255378043703,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08515255378043703,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09987555505839722,catapult,CLB,153,catapult_fpga_latency
Throughput,0.09987555505839722,catapult,LUT,576,catapult_fpga_latency
Throughput,0.09987555505839722,catapult,FF,154,catapult_fpga_latency
Throughput,0.09987555505839722,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09987555505839722,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11331570594211698,catapult,CLB,61,catapult_fpga_latency
Throughput,0.11331570594211698,catapult,LUT,321,catapult_fpga_latency
Throughput,0.11331570594211698,catapult,FF,149,catapult_fpga_latency
Throughput,0.11331570594211698,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11331570594211698,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08587660476537867,catapult,CLB,104,catapult_fpga_latency
Throughput,0.08587660476537867,catapult,LUT,404,catapult_fpga_latency
Throughput,0.08587660476537867,catapult,FF,151,catapult_fpga_latency
Throughput,0.08587660476537867,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08587660476537867,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08645262322762397,catapult,CLB,135,catapult_fpga_latency
Throughput,0.08645262322762397,catapult,LUT,577,catapult_fpga_latency
Throughput,0.08645262322762397,catapult,FF,157,catapult_fpga_latency
Throughput,0.08645262322762397,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08645262322762397,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14834180562832544,catapult,CLB,61,catapult_fpga_latency
Throughput,0.14834180562832544,catapult,LUT,291,catapult_fpga_latency
Throughput,0.14834180562832544,catapult,FF,56,catapult_fpga_latency
Throughput,0.14834180562832544,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14834180562832544,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16197768271487556,catapult,CLB,106,catapult_fpga_latency
Throughput,0.16197768271487556,catapult,LUT,348,catapult_fpga_latency
Throughput,0.16197768271487556,catapult,FF,58,catapult_fpga_latency
Throughput,0.16197768271487556,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16197768271487556,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0954256202140473,catapult,CLB,163,catapult_fpga_latency
Throughput,0.0954256202140473,catapult,LUT,600,catapult_fpga_latency
Throughput,0.0954256202140473,catapult,FF,66,catapult_fpga_latency
Throughput,0.0954256202140473,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0954256202140473,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10084285466356353,catapult,CLB,73,catapult_fpga_latency
Throughput,0.10084285466356353,catapult,LUT,338,catapult_fpga_latency
Throughput,0.10084285466356353,catapult,FF,46,catapult_fpga_latency
Throughput,0.10084285466356353,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10084285466356353,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0877852989295724,catapult,CLB,125,catapult_fpga_latency
Throughput,0.0877852989295724,catapult,LUT,503,catapult_fpga_latency
Throughput,0.0877852989295724,catapult,FF,48,catapult_fpga_latency
Throughput,0.0877852989295724,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0877852989295724,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09465702729984393,catapult,CLB,232,catapult_fpga_latency
Throughput,0.09465702729984393,catapult,LUT,847,catapult_fpga_latency
Throughput,0.09465702729984393,catapult,FF,52,catapult_fpga_latency
Throughput,0.09465702729984393,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09465702729984393,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10881230606246675,catapult,CLB,68,catapult_fpga_latency
Throughput,0.10881230606246675,catapult,LUT,334,catapult_fpga_latency
Throughput,0.10881230606246675,catapult,FF,49,catapult_fpga_latency
Throughput,0.10881230606246675,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10881230606246675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08736247617406868,catapult,CLB,121,catapult_fpga_latency
Throughput,0.08736247617406868,catapult,LUT,499,catapult_fpga_latency
Throughput,0.08736247617406868,catapult,FF,51,catapult_fpga_latency
Throughput,0.08736247617406868,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08736247617406868,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09344019028907873,catapult,CLB,166,catapult_fpga_latency
Throughput,0.09344019028907873,catapult,LUT,733,catapult_fpga_latency
Throughput,0.09344019028907873,catapult,FF,59,catapult_fpga_latency
Throughput,0.09344019028907873,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09344019028907873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12454899252942687,catapult,CLB,71,catapult_fpga_latency
Throughput,0.12454899252942687,catapult,LUT,324,catapult_fpga_latency
Throughput,0.12454899252942687,catapult,FF,50,catapult_fpga_latency
Throughput,0.12454899252942687,catapult,DSP,1,catapult_fpga_latency
Throughput,0.12454899252942687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08563334507651939,catapult,CLB,116,catapult_fpga_latency
Throughput,0.08563334507651939,catapult,LUT,516,catapult_fpga_latency
Throughput,0.08563334507651939,catapult,FF,52,catapult_fpga_latency
Throughput,0.08563334507651939,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08563334507651939,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08989965670018095,catapult,CLB,212,catapult_fpga_latency
Throughput,0.08989965670018095,catapult,LUT,739,catapult_fpga_latency
Throughput,0.08989965670018095,catapult,FF,60,catapult_fpga_latency
Throughput,0.08989965670018095,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08989965670018095,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0960568748913957,catapult,CLB,78,catapult_fpga_latency
Throughput,0.0960568748913957,catapult,LUT,342,catapult_fpga_latency
Throughput,0.0960568748913957,catapult,FF,57,catapult_fpga_latency
Throughput,0.0960568748913957,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0960568748913957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15322906504068157,catapult,CLB,101,catapult_fpga_latency
Throughput,0.15322906504068157,catapult,LUT,371,catapult_fpga_latency
Throughput,0.15322906504068157,catapult,FF,59,catapult_fpga_latency
Throughput,0.15322906504068157,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15322906504068157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15202727612577338,catapult,CLB,157,catapult_fpga_latency
Throughput,0.15202727612577338,catapult,LUT,581,catapult_fpga_latency
Throughput,0.15202727612577338,catapult,FF,66,catapult_fpga_latency
Throughput,0.15202727612577338,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15202727612577338,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0860864571454299,catapult,CLB,89,catapult_fpga_latency
Throughput,0.0860864571454299,catapult,LUT,484,catapult_fpga_latency
Throughput,0.0860864571454299,catapult,FF,47,catapult_fpga_latency
Throughput,0.0860864571454299,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0860864571454299,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08225126313264793,catapult,CLB,134,catapult_fpga_latency
Throughput,0.08225126313264793,catapult,LUT,547,catapult_fpga_latency
Throughput,0.08225126313264793,catapult,FF,49,catapult_fpga_latency
Throughput,0.08225126313264793,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08225126313264793,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09762968786031456,catapult,CLB,203,catapult_fpga_latency
Throughput,0.09762968786031456,catapult,LUT,807,catapult_fpga_latency
Throughput,0.09762968786031456,catapult,FF,55,catapult_fpga_latency
Throughput,0.09762968786031456,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09762968786031456,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08706777921874952,catapult,CLB,100,catapult_fpga_latency
Throughput,0.08706777921874952,catapult,LUT,503,catapult_fpga_latency
Throughput,0.08706777921874952,catapult,FF,50,catapult_fpga_latency
Throughput,0.08706777921874952,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08706777921874952,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08899672127179163,catapult,CLB,144,catapult_fpga_latency
Throughput,0.08899672127179163,catapult,LUT,556,catapult_fpga_latency
Throughput,0.08899672127179163,catapult,FF,52,catapult_fpga_latency
Throughput,0.08899672127179163,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08899672127179163,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09430623289697526,catapult,CLB,186,catapult_fpga_latency
Throughput,0.09430623289697526,catapult,LUT,763,catapult_fpga_latency
Throughput,0.09430623289697526,catapult,FF,62,catapult_fpga_latency
Throughput,0.09430623289697526,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09430623289697526,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08901338102551604,catapult,CLB,107,catapult_fpga_latency
Throughput,0.08901338102551604,catapult,LUT,501,catapult_fpga_latency
Throughput,0.08901338102551604,catapult,FF,51,catapult_fpga_latency
Throughput,0.08901338102551604,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08901338102551604,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10372954388563611,catapult,CLB,143,catapult_fpga_latency
Throughput,0.10372954388563611,catapult,LUT,545,catapult_fpga_latency
Throughput,0.10372954388563611,catapult,FF,53,catapult_fpga_latency
Throughput,0.10372954388563611,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10372954388563611,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08411705898162,catapult,CLB,216,catapult_fpga_latency
Throughput,0.08411705898162,catapult,LUT,801,catapult_fpga_latency
Throughput,0.08411705898162,catapult,FF,64,catapult_fpga_latency
Throughput,0.08411705898162,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08411705898162,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1118550591092467,catapult,CLB,71,catapult_fpga_latency
Throughput,0.1118550591092467,catapult,LUT,332,catapult_fpga_latency
Throughput,0.1118550591092467,catapult,FF,57,catapult_fpga_latency
Throughput,0.1118550591092467,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1118550591092467,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13216057562803035,catapult,CLB,121,catapult_fpga_latency
Throughput,0.13216057562803035,catapult,LUT,445,catapult_fpga_latency
Throughput,0.13216057562803035,catapult,FF,59,catapult_fpga_latency
Throughput,0.13216057562803035,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13216057562803035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13460798117641992,catapult,CLB,199,catapult_fpga_latency
Throughput,0.13460798117641992,catapult,LUT,866,catapult_fpga_latency
Throughput,0.13460798117641992,catapult,FF,67,catapult_fpga_latency
Throughput,0.13460798117641992,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13460798117641992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08802910664805497,catapult,CLB,96,catapult_fpga_latency
Throughput,0.08802910664805497,catapult,LUT,531,catapult_fpga_latency
Throughput,0.08802910664805497,catapult,FF,47,catapult_fpga_latency
Throughput,0.08802910664805497,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08802910664805497,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07922619458840724,catapult,CLB,151,catapult_fpga_latency
Throughput,0.07922619458840724,catapult,LUT,571,catapult_fpga_latency
Throughput,0.07922619458840724,catapult,FF,49,catapult_fpga_latency
Throughput,0.07922619458840724,catapult,DSP,1,catapult_fpga_latency
Throughput,0.07922619458840724,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10829032853661323,catapult,CLB,186,catapult_fpga_latency
Throughput,0.10829032853661323,catapult,LUT,829,catapult_fpga_latency
Throughput,0.10829032853661323,catapult,FF,54,catapult_fpga_latency
Throughput,0.10829032853661323,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10829032853661323,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0900587074702257,catapult,CLB,98,catapult_fpga_latency
Throughput,0.0900587074702257,catapult,LUT,491,catapult_fpga_latency
Throughput,0.0900587074702257,catapult,FF,50,catapult_fpga_latency
Throughput,0.0900587074702257,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0900587074702257,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08824373696695158,catapult,CLB,181,catapult_fpga_latency
Throughput,0.08824373696695158,catapult,LUT,788,catapult_fpga_latency
Throughput,0.08824373696695158,catapult,FF,52,catapult_fpga_latency
Throughput,0.08824373696695158,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08824373696695158,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08946984642500862,catapult,CLB,270,catapult_fpga_latency
Throughput,0.08946984642500862,catapult,LUT,1084,catapult_fpga_latency
Throughput,0.08946984642500862,catapult,FF,60,catapult_fpga_latency
Throughput,0.08946984642500862,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08946984642500862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08670410723425256,catapult,CLB,107,catapult_fpga_latency
Throughput,0.08670410723425256,catapult,LUT,510,catapult_fpga_latency
Throughput,0.08670410723425256,catapult,FF,51,catapult_fpga_latency
Throughput,0.08670410723425256,catapult,DSP,1,catapult_fpga_latency
Throughput,0.08670410723425256,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09459456391527657,catapult,CLB,179,catapult_fpga_latency
Throughput,0.09459456391527657,catapult,LUT,732,catapult_fpga_latency
Throughput,0.09459456391527657,catapult,FF,53,catapult_fpga_latency
Throughput,0.09459456391527657,catapult,DSP,1,catapult_fpga_latency
Throughput,0.09459456391527657,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0915425068018371,catapult,CLB,287,catapult_fpga_latency
Throughput,0.0915425068018371,catapult,LUT,1152,catapult_fpga_latency
Throughput,0.0915425068018371,catapult,FF,61,catapult_fpga_latency
Throughput,0.0915425068018371,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0915425068018371,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17367617937414748,catapult,CLB,39,catapult_fpga_latency
Throughput,0.17367617937414748,catapult,LUT,205,catapult_fpga_latency
Throughput,0.17367617937414748,catapult,FF,106,catapult_fpga_latency
Throughput,0.17367617937414748,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17367617937414748,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19118839455854886,catapult,CLB,82,catapult_fpga_latency
Throughput,0.19118839455854886,catapult,LUT,256,catapult_fpga_latency
Throughput,0.19118839455854886,catapult,FF,108,catapult_fpga_latency
Throughput,0.19118839455854886,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19118839455854886,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18475088375585244,catapult,CLB,133,catapult_fpga_latency
Throughput,0.18475088375585244,catapult,LUT,412,catapult_fpga_latency
Throughput,0.18475088375585244,catapult,FF,112,catapult_fpga_latency
Throughput,0.18475088375585244,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18475088375585244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.143240885188563,catapult,CLB,53,catapult_fpga_latency
Throughput,0.143240885188563,catapult,LUT,258,catapult_fpga_latency
Throughput,0.143240885188563,catapult,FF,105,catapult_fpga_latency
Throughput,0.143240885188563,catapult,DSP,1,catapult_fpga_latency
Throughput,0.143240885188563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1555832044196832,catapult,CLB,104,catapult_fpga_latency
Throughput,0.1555832044196832,catapult,LUT,361,catapult_fpga_latency
Throughput,0.1555832044196832,catapult,FF,107,catapult_fpga_latency
Throughput,0.1555832044196832,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1555832044196832,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14964461648254643,catapult,CLB,163,catapult_fpga_latency
Throughput,0.14964461648254643,catapult,LUT,497,catapult_fpga_latency
Throughput,0.14964461648254643,catapult,FF,111,catapult_fpga_latency
Throughput,0.14964461648254643,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14964461648254643,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15554112133949527,catapult,CLB,51,catapult_fpga_latency
Throughput,0.15554112133949527,catapult,LUT,232,catapult_fpga_latency
Throughput,0.15554112133949527,catapult,FF,108,catapult_fpga_latency
Throughput,0.15554112133949527,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15554112133949527,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11680845655846778,catapult,CLB,95,catapult_fpga_latency
Throughput,0.11680845655846778,catapult,LUT,369,catapult_fpga_latency
Throughput,0.11680845655846778,catapult,FF,110,catapult_fpga_latency
Throughput,0.11680845655846778,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11680845655846778,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1291787884812308,catapult,CLB,133,catapult_fpga_latency
Throughput,0.1291787884812308,catapult,LUT,493,catapult_fpga_latency
Throughput,0.1291787884812308,catapult,FF,117,catapult_fpga_latency
Throughput,0.1291787884812308,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1291787884812308,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23576014611470816,catapult,CLB,39,catapult_fpga_latency
Throughput,0.23576014611470816,catapult,LUT,175,catapult_fpga_latency
Throughput,0.23576014611470816,catapult,FF,55,catapult_fpga_latency
Throughput,0.23576014611470816,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23576014611470816,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22821093354018374,catapult,CLB,83,catapult_fpga_latency
Throughput,0.22821093354018374,catapult,LUT,315,catapult_fpga_latency
Throughput,0.22821093354018374,catapult,FF,57,catapult_fpga_latency
Throughput,0.22821093354018374,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22821093354018374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22964780752941674,catapult,CLB,144,catapult_fpga_latency
Throughput,0.22964780752941674,catapult,LUT,566,catapult_fpga_latency
Throughput,0.22964780752941674,catapult,FF,68,catapult_fpga_latency
Throughput,0.22964780752941674,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22964780752941674,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1393069063488426,catapult,CLB,72,catapult_fpga_latency
Throughput,0.1393069063488426,catapult,LUT,326,catapult_fpga_latency
Throughput,0.1393069063488426,catapult,FF,46,catapult_fpga_latency
Throughput,0.1393069063488426,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1393069063488426,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15652504385049104,catapult,CLB,113,catapult_fpga_latency
Throughput,0.15652504385049104,catapult,LUT,431,catapult_fpga_latency
Throughput,0.15652504385049104,catapult,FF,48,catapult_fpga_latency
Throughput,0.15652504385049104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15652504385049104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15321523707146847,catapult,CLB,216,catapult_fpga_latency
Throughput,0.15321523707146847,catapult,LUT,738,catapult_fpga_latency
Throughput,0.15321523707146847,catapult,FF,52,catapult_fpga_latency
Throughput,0.15321523707146847,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15321523707146847,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1493050075854409,catapult,CLB,74,catapult_fpga_latency
Throughput,0.1493050075854409,catapult,LUT,348,catapult_fpga_latency
Throughput,0.1493050075854409,catapult,FF,49,catapult_fpga_latency
Throughput,0.1493050075854409,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1493050075854409,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13097450005068711,catapult,CLB,128,catapult_fpga_latency
Throughput,0.13097450005068711,catapult,LUT,468,catapult_fpga_latency
Throughput,0.13097450005068711,catapult,FF,51,catapult_fpga_latency
Throughput,0.13097450005068711,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13097450005068711,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14251354270567945,catapult,CLB,197,catapult_fpga_latency
Throughput,0.14251354270567945,catapult,LUT,730,catapult_fpga_latency
Throughput,0.14251354270567945,catapult,FF,58,catapult_fpga_latency
Throughput,0.14251354270567945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14251354270567945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30261672683695917,catapult,CLB,36,catapult_fpga_latency
Throughput,0.30261672683695917,catapult,LUT,175,catapult_fpga_latency
Throughput,0.30261672683695917,catapult,FF,56,catapult_fpga_latency
Throughput,0.30261672683695917,catapult,DSP,1,catapult_fpga_latency
Throughput,0.30261672683695917,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17204819069821456,catapult,CLB,90,catapult_fpga_latency
Throughput,0.17204819069821456,catapult,LUT,318,catapult_fpga_latency
Throughput,0.17204819069821456,catapult,FF,58,catapult_fpga_latency
Throughput,0.17204819069821456,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17204819069821456,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24392671270702057,catapult,CLB,146,catapult_fpga_latency
Throughput,0.24392671270702057,catapult,LUT,571,catapult_fpga_latency
Throughput,0.24392671270702057,catapult,FF,71,catapult_fpga_latency
Throughput,0.24392671270702057,catapult,DSP,1,catapult_fpga_latency
Throughput,0.24392671270702057,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13664904030695746,catapult,CLB,76,catapult_fpga_latency
Throughput,0.13664904030695746,catapult,LUT,395,catapult_fpga_latency
Throughput,0.13664904030695746,catapult,FF,47,catapult_fpga_latency
Throughput,0.13664904030695746,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13664904030695746,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1567852255637683,catapult,CLB,157,catapult_fpga_latency
Throughput,0.1567852255637683,catapult,LUT,685,catapult_fpga_latency
Throughput,0.1567852255637683,catapult,FF,49,catapult_fpga_latency
Throughput,0.1567852255637683,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1567852255637683,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1565279839164366,catapult,CLB,191,catapult_fpga_latency
Throughput,0.1565279839164366,catapult,LUT,832,catapult_fpga_latency
Throughput,0.1565279839164366,catapult,FF,54,catapult_fpga_latency
Throughput,0.1565279839164366,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1565279839164366,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11917732370158093,catapult,CLB,93,catapult_fpga_latency
Throughput,0.11917732370158093,catapult,LUT,472,catapult_fpga_latency
Throughput,0.11917732370158093,catapult,FF,50,catapult_fpga_latency
Throughput,0.11917732370158093,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11917732370158093,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1321400033907125,catapult,CLB,161,catapult_fpga_latency
Throughput,0.1321400033907125,catapult,LUT,710,catapult_fpga_latency
Throughput,0.1321400033907125,catapult,FF,52,catapult_fpga_latency
Throughput,0.1321400033907125,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1321400033907125,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14180340177852663,catapult,CLB,174,catapult_fpga_latency
Throughput,0.14180340177852663,catapult,LUT,781,catapult_fpga_latency
Throughput,0.14180340177852663,catapult,FF,64,catapult_fpga_latency
Throughput,0.14180340177852663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.14180340177852663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19468384608840242,catapult,CLB,31,catapult_fpga_latency
Throughput,0.19468384608840242,catapult,LUT,176,catapult_fpga_latency
Throughput,0.19468384608840242,catapult,FF,57,catapult_fpga_latency
Throughput,0.19468384608840242,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19468384608840242,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20491341383698317,catapult,CLB,113,catapult_fpga_latency
Throughput,0.20491341383698317,catapult,LUT,309,catapult_fpga_latency
Throughput,0.20491341383698317,catapult,FF,59,catapult_fpga_latency
Throughput,0.20491341383698317,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20491341383698317,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29002244483700595,catapult,CLB,133,catapult_fpga_latency
Throughput,0.29002244483700595,catapult,LUT,561,catapult_fpga_latency
Throughput,0.29002244483700595,catapult,FF,72,catapult_fpga_latency
Throughput,0.29002244483700595,catapult,DSP,1,catapult_fpga_latency
Throughput,0.29002244483700595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0971204939004445,catapult,CLB,129,catapult_fpga_latency
Throughput,0.0971204939004445,catapult,LUT,684,catapult_fpga_latency
Throughput,0.0971204939004445,catapult,FF,48,catapult_fpga_latency
Throughput,0.0971204939004445,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0971204939004445,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1504805974079717,catapult,CLB,152,catapult_fpga_latency
Throughput,0.1504805974079717,catapult,LUT,712,catapult_fpga_latency
Throughput,0.1504805974079717,catapult,FF,50,catapult_fpga_latency
Throughput,0.1504805974079717,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1504805974079717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1343412870540138,catapult,CLB,211,catapult_fpga_latency
Throughput,0.1343412870540138,catapult,LUT,959,catapult_fpga_latency
Throughput,0.1343412870540138,catapult,FF,59,catapult_fpga_latency
Throughput,0.1343412870540138,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1343412870540138,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1023021984435539,catapult,CLB,134,catapult_fpga_latency
Throughput,0.1023021984435539,catapult,LUT,660,catapult_fpga_latency
Throughput,0.1023021984435539,catapult,FF,51,catapult_fpga_latency
Throughput,0.1023021984435539,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1023021984435539,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11240492931584628,catapult,CLB,172,catapult_fpga_latency
Throughput,0.11240492931584628,catapult,LUT,714,catapult_fpga_latency
Throughput,0.11240492931584628,catapult,FF,53,catapult_fpga_latency
Throughput,0.11240492931584628,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11240492931584628,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10786311308045185,catapult,CLB,259,catapult_fpga_latency
Throughput,0.10786311308045185,catapult,LUT,1025,catapult_fpga_latency
Throughput,0.10786311308045185,catapult,FF,60,catapult_fpga_latency
Throughput,0.10786311308045185,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10786311308045185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2126444334152865,catapult,CLB,44,catapult_fpga_latency
Throughput,0.2126444334152865,catapult,LUT,187,catapult_fpga_latency
Throughput,0.2126444334152865,catapult,FF,57,catapult_fpga_latency
Throughput,0.2126444334152865,catapult,DSP,1,catapult_fpga_latency
Throughput,0.2126444334152865,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22763259370950986,catapult,CLB,94,catapult_fpga_latency
Throughput,0.22763259370950986,catapult,LUT,311,catapult_fpga_latency
Throughput,0.22763259370950986,catapult,FF,59,catapult_fpga_latency
Throughput,0.22763259370950986,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22763259370950986,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20296927816411853,catapult,CLB,145,catapult_fpga_latency
Throughput,0.20296927816411853,catapult,LUT,560,catapult_fpga_latency
Throughput,0.20296927816411853,catapult,FF,72,catapult_fpga_latency
Throughput,0.20296927816411853,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20296927816411853,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13078155844013173,catapult,CLB,105,catapult_fpga_latency
Throughput,0.13078155844013173,catapult,LUT,571,catapult_fpga_latency
Throughput,0.13078155844013173,catapult,FF,48,catapult_fpga_latency
Throughput,0.13078155844013173,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13078155844013173,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0957082231452536,catapult,CLB,174,catapult_fpga_latency
Throughput,0.0957082231452536,catapult,LUT,734,catapult_fpga_latency
Throughput,0.0957082231452536,catapult,FF,50,catapult_fpga_latency
Throughput,0.0957082231452536,catapult,DSP,1,catapult_fpga_latency
Throughput,0.0957082231452536,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11720534634531461,catapult,CLB,256,catapult_fpga_latency
Throughput,0.11720534634531461,catapult,LUT,1066,catapult_fpga_latency
Throughput,0.11720534634531461,catapult,FF,58,catapult_fpga_latency
Throughput,0.11720534634531461,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11720534634531461,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1005573289399166,catapult,CLB,141,catapult_fpga_latency
Throughput,0.1005573289399166,catapult,LUT,752,catapult_fpga_latency
Throughput,0.1005573289399166,catapult,FF,51,catapult_fpga_latency
Throughput,0.1005573289399166,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1005573289399166,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10918917537823403,catapult,CLB,182,catapult_fpga_latency
Throughput,0.10918917537823403,catapult,LUT,823,catapult_fpga_latency
Throughput,0.10918917537823403,catapult,FF,54,catapult_fpga_latency
Throughput,0.10918917537823403,catapult,DSP,1,catapult_fpga_latency
Throughput,0.10918917537823403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13380521974162213,catapult,CLB,210,catapult_fpga_latency
Throughput,0.13380521974162213,catapult,LUT,963,catapult_fpga_latency
Throughput,0.13380521974162213,catapult,FF,64,catapult_fpga_latency
Throughput,0.13380521974162213,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13380521974162213,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27538809756119054,catapult,CLB,42,catapult_fpga_latency
Throughput,0.27538809756119054,catapult,LUT,191,catapult_fpga_latency
Throughput,0.27538809756119054,catapult,FF,45,catapult_fpga_latency
Throughput,0.27538809756119054,catapult,DSP,1,catapult_fpga_latency
Throughput,0.27538809756119054,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4563332437399065,catapult,CLB,83,catapult_fpga_latency
Throughput,0.4563332437399065,catapult,LUT,298,catapult_fpga_latency
Throughput,0.4563332437399065,catapult,FF,47,catapult_fpga_latency
Throughput,0.4563332437399065,catapult,DSP,1,catapult_fpga_latency
Throughput,0.4563332437399065,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3655151113084893,catapult,CLB,126,catapult_fpga_latency
Throughput,0.3655151113084893,catapult,LUT,562,catapult_fpga_latency
Throughput,0.3655151113084893,catapult,FF,58,catapult_fpga_latency
Throughput,0.3655151113084893,catapult,DSP,1,catapult_fpga_latency
Throughput,0.3655151113084893,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15796186231980897,catapult,CLB,75,catapult_fpga_latency
Throughput,0.15796186231980897,catapult,LUT,347,catapult_fpga_latency
Throughput,0.15796186231980897,catapult,FF,136,catapult_fpga_latency
Throughput,0.15796186231980897,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15796186231980897,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1858009432742288,catapult,CLB,109,catapult_fpga_latency
Throughput,0.1858009432742288,catapult,LUT,433,catapult_fpga_latency
Throughput,0.1858009432742288,catapult,FF,138,catapult_fpga_latency
Throughput,0.1858009432742288,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1858009432742288,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1831589720971959,catapult,CLB,177,catapult_fpga_latency
Throughput,0.1831589720971959,catapult,LUT,656,catapult_fpga_latency
Throughput,0.1831589720971959,catapult,FF,142,catapult_fpga_latency
Throughput,0.1831589720971959,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1831589720971959,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19678821947002967,catapult,CLB,60,catapult_fpga_latency
Throughput,0.19678821947002967,catapult,LUT,248,catapult_fpga_latency
Throughput,0.19678821947002967,catapult,FF,53,catapult_fpga_latency
Throughput,0.19678821947002967,catapult,DSP,1,catapult_fpga_latency
Throughput,0.19678821947002967,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22452747071151408,catapult,CLB,91,catapult_fpga_latency
Throughput,0.22452747071151408,catapult,LUT,360,catapult_fpga_latency
Throughput,0.22452747071151408,catapult,FF,55,catapult_fpga_latency
Throughput,0.22452747071151408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22452747071151408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17585330176883804,catapult,CLB,232,catapult_fpga_latency
Throughput,0.17585330176883804,catapult,LUT,849,catapult_fpga_latency
Throughput,0.17585330176883804,catapult,FF,63,catapult_fpga_latency
Throughput,0.17585330176883804,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17585330176883804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15885467053382477,catapult,CLB,74,catapult_fpga_latency
Throughput,0.15885467053382477,catapult,LUT,372,catapult_fpga_latency
Throughput,0.15885467053382477,catapult,FF,45,catapult_fpga_latency
Throughput,0.15885467053382477,catapult,DSP,1,catapult_fpga_latency
Throughput,0.15885467053382477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20411749901360218,catapult,CLB,123,catapult_fpga_latency
Throughput,0.20411749901360218,catapult,LUT,481,catapult_fpga_latency
Throughput,0.20411749901360218,catapult,FF,47,catapult_fpga_latency
Throughput,0.20411749901360218,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20411749901360218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20837995834901393,catapult,CLB,172,catapult_fpga_latency
Throughput,0.20837995834901393,catapult,LUT,751,catapult_fpga_latency
Throughput,0.20837995834901393,catapult,FF,55,catapult_fpga_latency
Throughput,0.20837995834901393,catapult,DSP,1,catapult_fpga_latency
Throughput,0.20837995834901393,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18856212330001818,catapult,CLB,63,catapult_fpga_latency
Throughput,0.18856212330001818,catapult,LUT,237,catapult_fpga_latency
Throughput,0.18856212330001818,catapult,FF,54,catapult_fpga_latency
Throughput,0.18856212330001818,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18856212330001818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22480432469567677,catapult,CLB,109,catapult_fpga_latency
Throughput,0.22480432469567677,catapult,LUT,370,catapult_fpga_latency
Throughput,0.22480432469567677,catapult,FF,56,catapult_fpga_latency
Throughput,0.22480432469567677,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22480432469567677,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23682826327440176,catapult,CLB,159,catapult_fpga_latency
Throughput,0.23682826327440176,catapult,LUT,680,catapult_fpga_latency
Throughput,0.23682826327440176,catapult,FF,63,catapult_fpga_latency
Throughput,0.23682826327440176,catapult,DSP,1,catapult_fpga_latency
Throughput,0.23682826327440176,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13816463753474495,catapult,CLB,103,catapult_fpga_latency
Throughput,0.13816463753474495,catapult,LUT,523,catapult_fpga_latency
Throughput,0.13816463753474495,catapult,FF,46,catapult_fpga_latency
Throughput,0.13816463753474495,catapult,DSP,1,catapult_fpga_latency
Throughput,0.13816463753474495,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16434893579955345,catapult,CLB,166,catapult_fpga_latency
Throughput,0.16434893579955345,catapult,LUT,669,catapult_fpga_latency
Throughput,0.16434893579955345,catapult,FF,48,catapult_fpga_latency
Throughput,0.16434893579955345,catapult,DSP,1,catapult_fpga_latency
Throughput,0.16434893579955345,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1628006133675909,catapult,CLB,254,catapult_fpga_latency
Throughput,0.1628006133675909,catapult,LUT,985,catapult_fpga_latency
Throughput,0.1628006133675909,catapult,FF,59,catapult_fpga_latency
Throughput,0.1628006133675909,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1628006133675909,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22192321767360998,catapult,CLB,71,catapult_fpga_latency
Throughput,0.22192321767360998,catapult,LUT,320,catapult_fpga_latency
Throughput,0.22192321767360998,catapult,FF,55,catapult_fpga_latency
Throughput,0.22192321767360998,catapult,DSP,1,catapult_fpga_latency
Throughput,0.22192321767360998,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.221592701977316,catapult,CLB,106,catapult_fpga_latency
Throughput,0.221592701977316,catapult,LUT,447,catapult_fpga_latency
Throughput,0.221592701977316,catapult,FF,57,catapult_fpga_latency
Throughput,0.221592701977316,catapult,DSP,1,catapult_fpga_latency
Throughput,0.221592701977316,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11507495752583319,catapult,CLB,142,catapult_fpga_latency
Throughput,0.11507495752583319,catapult,LUT,737,catapult_fpga_latency
Throughput,0.11507495752583319,catapult,FF,47,catapult_fpga_latency
Throughput,0.11507495752583319,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11507495752583319,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18157777284693247,catapult,CLB,190,catapult_fpga_latency
Throughput,0.18157777284693247,catapult,LUT,831,catapult_fpga_latency
Throughput,0.18157777284693247,catapult,FF,49,catapult_fpga_latency
Throughput,0.18157777284693247,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18157777284693247,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18388697717944225,catapult,CLB,268,catapult_fpga_latency
Throughput,0.18388697717944225,catapult,LUT,1138,catapult_fpga_latency
Throughput,0.18388697717944225,catapult,FF,56,catapult_fpga_latency
Throughput,0.18388697717944225,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18388697717944225,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18866123347469088,catapult,CLB,64,catapult_fpga_latency
Throughput,0.18866123347469088,catapult,LUT,294,catapult_fpga_latency
Throughput,0.18866123347469088,catapult,FF,55,catapult_fpga_latency
Throughput,0.18866123347469088,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18866123347469088,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1978960483721269,catapult,CLB,107,catapult_fpga_latency
Throughput,0.1978960483721269,catapult,LUT,443,catapult_fpga_latency
Throughput,0.1978960483721269,catapult,FF,57,catapult_fpga_latency
Throughput,0.1978960483721269,catapult,DSP,1,catapult_fpga_latency
Throughput,0.1978960483721269,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17532199198743434,catapult,CLB,184,catapult_fpga_latency
Throughput,0.17532199198743434,catapult,LUT,745,catapult_fpga_latency
Throughput,0.17532199198743434,catapult,FF,63,catapult_fpga_latency
Throughput,0.17532199198743434,catapult,DSP,1,catapult_fpga_latency
Throughput,0.17532199198743434,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11526284019395049,catapult,CLB,148,catapult_fpga_latency
Throughput,0.11526284019395049,catapult,LUT,766,catapult_fpga_latency
Throughput,0.11526284019395049,catapult,FF,47,catapult_fpga_latency
Throughput,0.11526284019395049,catapult,DSP,1,catapult_fpga_latency
Throughput,0.11526284019395049,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18709283920867212,catapult,CLB,199,catapult_fpga_latency
Throughput,0.18709283920867212,catapult,LUT,837,catapult_fpga_latency
Throughput,0.18709283920867212,catapult,FF,49,catapult_fpga_latency
Throughput,0.18709283920867212,catapult,DSP,1,catapult_fpga_latency
Throughput,0.18709283920867212,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.175246256038986,catapult,CLB,258,catapult_fpga_latency
Throughput,0.175246256038986,catapult,LUT,1129,catapult_fpga_latency
Throughput,0.175246256038986,catapult,FF,55,catapult_fpga_latency
Throughput,0.175246256038986,catapult,DSP,1,catapult_fpga_latency
Throughput,0.175246256038986,catapult,BRAM,0,catapult_fpga_latency
