{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707050399148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707050399148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  4 12:39:59 2024 " "Processing started: Sun Feb  4 12:39:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707050399148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707050399148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sineWaveGenerator -c sineWaveGenerator " "Command: quartus_map --read_settings_files=on --write_settings_files=off sineWaveGenerator -c sineWaveGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707050399148 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707050399451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707050399451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinewavegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sinewavegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sineWaveGenerator-Behavioral " "Found design unit 1: sineWaveGenerator-Behavioral" {  } { { "sineWaveGenerator.vhd" "" { Text "D:/UoG_file/Year_3/Hardware_System_and_Control/lab/sinewave/sineWaveGenerator.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707050406828 ""} { "Info" "ISGN_ENTITY_NAME" "1 sineWaveGenerator " "Found entity 1: sineWaveGenerator" {  } { { "sineWaveGenerator.vhd" "" { Text "D:/UoG_file/Year_3/Hardware_System_and_Control/lab/sinewave/sineWaveGenerator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707050406828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707050406828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doubledabble.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doubledabble.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 doubleDabble-rtl " "Found design unit 1: doubleDabble-rtl" {  } { { "doubledabble.vhd" "" { Text "D:/UoG_file/Year_3/Hardware_System_and_Control/lab/sinewave/doubledabble.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707050406829 ""} { "Info" "ISGN_ENTITY_NAME" "1 doubleDabble " "Found entity 1: doubleDabble" {  } { { "doubledabble.vhd" "" { Text "D:/UoG_file/Year_3/Hardware_System_and_Control/lab/sinewave/doubledabble.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707050406829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707050406829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssegPackage " "Found design unit 1: ssegPackage" {  } { { "sseg.vhd" "" { Text "D:/UoG_file/Year_3/Hardware_System_and_Control/lab/sinewave/sseg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707050406830 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ssegPackage-body " "Found design unit 2: ssegPackage-body" {  } { { "sseg.vhd" "" { Text "D:/UoG_file/Year_3/Hardware_System_and_Control/lab/sinewave/sseg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707050406830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707050406830 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sineWaveGenerator " "Elaborating entity \"sineWaveGenerator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707050406857 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sine sineWaveGenerator.vhd(43) " "VHDL Signal Declaration warning at sineWaveGenerator.vhd(43): used explicit default value for signal \"sine\" because signal was never assigned a value" {  } { { "sineWaveGenerator.vhd" "" { Text "D:/UoG_file/Year_3/Hardware_System_and_Control/lab/sinewave/sineWaveGenerator.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1707050406859 "|sineWaveGenerator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doubleDabble doubleDabble:threeDigit " "Elaborating entity \"doubleDabble\" for hierarchy \"doubleDabble:threeDigit\"" {  } { { "sineWaveGenerator.vhd" "threeDigit" { Text "D:/UoG_file/Year_3/Hardware_System_and_Control/lab/sinewave/sineWaveGenerator.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707050406860 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "sineWaveGenerator.vhd" "Div0" { Text "D:/UoG_file/Year_3/Hardware_System_and_Control/lab/sinewave/sineWaveGenerator.vhd" 107 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707050407141 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1707050407141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "sineWaveGenerator.vhd" "" { Text "D:/UoG_file/Year_3/Hardware_System_and_Control/lab/sinewave/sineWaveGenerator.vhd" 107 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707050407168 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707050407168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707050407168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707050407168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707050407168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707050407168 ""}  } { { "sineWaveGenerator.vhd" "" { Text "D:/UoG_file/Year_3/Hardware_System_and_Control/lab/sinewave/sineWaveGenerator.vhd" 107 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707050407168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rqo " "Found entity 1: lpm_divide_rqo" {  } { { "db/lpm_divide_rqo.tdf" "" { Text "D:/UoG_file/Year_3/Hardware_System_and_Control/lab/sinewave/db/lpm_divide_rqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707050407203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707050407203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/UoG_file/Year_3/Hardware_System_and_Control/lab/sinewave/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707050407212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707050407212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/UoG_file/Year_3/Hardware_System_and_Control/lab/sinewave/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707050407268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707050407268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "D:/UoG_file/Year_3/Hardware_System_and_Control/lab/sinewave/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707050407290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707050407290 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sseg0\[7\] VCC " "Pin \"sseg0\[7\]\" is stuck at VCC" {  } { { "sineWaveGenerator.vhd" "" { Text "D:/UoG_file/Year_3/Hardware_System_and_Control/lab/sinewave/sineWaveGenerator.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707050408110 "|sineWaveGenerator|sseg0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg1\[7\] VCC " "Pin \"sseg1\[7\]\" is stuck at VCC" {  } { { "sineWaveGenerator.vhd" "" { Text "D:/UoG_file/Year_3/Hardware_System_and_Control/lab/sinewave/sineWaveGenerator.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707050408110 "|sineWaveGenerator|sseg1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg2\[7\] VCC " "Pin \"sseg2\[7\]\" is stuck at VCC" {  } { { "sineWaveGenerator.vhd" "" { Text "D:/UoG_file/Year_3/Hardware_System_and_Control/lab/sinewave/sineWaveGenerator.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707050408110 "|sineWaveGenerator|sseg2[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1707050408110 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707050408206 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707050409087 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707050409087 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1491 " "Implemented 1491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707050409167 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707050409167 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1456 " "Implemented 1456 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707050409167 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707050409167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707050409182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  4 12:40:09 2024 " "Processing ended: Sun Feb  4 12:40:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707050409182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707050409182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707050409182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707050409182 ""}
