$date
	Tue Jan  2 00:59:09 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module dpath $end
$var wire 1 # D_We $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 $ zero $end
$var wire 32 % I_instruction [31:0] $end
$var wire 5 & D_rd [4:0] $end
$var wire 5 ' D_r2 [4:0] $end
$var wire 5 ( D_r1 [4:0] $end
$var wire 32 ) D_instruction [31:0] $end
$var wire 1 * D_Op $end
$var wire 32 + D_Immediate [31:0] $end
$var wire 1 , D_Ie $end
$var wire 7 - DM_static [6:0] $end
$var wire 32 . DM_result [31:0] $end
$var wire 5 / DM_rd [4:0] $end
$var wire 5 0 DM_r2 [4:0] $end
$var wire 5 1 DM_r1 [4:0] $end
$var wire 32 2 DM_operand2 [31:0] $end
$var wire 32 3 DM_operand1 [31:0] $end
$var wire 1 4 DM_We $end
$var wire 32 5 DM_Immediate [31:0] $end
$var wire 1 6 DM_Ie $end
$var wire 6 7 ALU_static [5:0] $end
$var wire 32 8 ALU_result [31:0] $end
$var wire 32 9 ALU_operand2 [31:0] $end
$var wire 32 : ALU_operand1 [31:0] $end
$var wire 1 ; ALU_op $end
$var reg 32 < pc [31:0] $end
$scope module ALU_DM $end
$var wire 38 = in [37:0] $end
$var wire 38 > out [37:0] $end
$var wire 1 " reset $end
$var wire 1 ! write $end
$var reg 38 ? data [37:0] $end
$upscope $end
$scope module DM_ALU $end
$var wire 71 @ in [70:0] $end
$var wire 71 A out [70:0] $end
$var wire 1 " reset $end
$var wire 1 ! write $end
$var reg 71 B data [70:0] $end
$upscope $end
$scope module D_DM $end
$var wire 50 C in [49:0] $end
$var wire 50 D out [49:0] $end
$var wire 1 " reset $end
$var wire 1 ! write $end
$var reg 50 E data [49:0] $end
$upscope $end
$scope module I_D $end
$var wire 32 F out [31:0] $end
$var wire 1 " reset $end
$var wire 1 ! write $end
$var wire 32 G in [31:0] $end
$var reg 32 H data [31:0] $end
$upscope $end
$scope module alu $end
$var wire 32 I operand1 [31:0] $end
$var wire 32 J operand2 [31:0] $end
$var wire 1 ; operation $end
$var wire 1 $ zero $end
$var wire 32 K result [31:0] $end
$upscope $end
$scope module decoder $end
$var wire 32 L instruction [31:0] $end
$var wire 1 # register_write $end
$var wire 1 , use_immediate $end
$var wire 1 * operation $end
$var wire 7 M instruction_type [6:0] $end
$var wire 32 N immediate [31:0] $end
$var wire 5 O addr_rd [4:0] $end
$var wire 5 P addr_r2 [4:0] $end
$var wire 5 Q addr_r1 [4:0] $end
$upscope $end
$scope module dm $end
$var wire 1 6 Ie $end
$var wire 1 4 We $end
$var wire 5 R addr_r1 [4:0] $end
$var wire 5 S addr_r2 [4:0] $end
$var wire 5 T addr_rd [4:0] $end
$var wire 1 ! clk $end
$var wire 32 U immediate [31:0] $end
$var wire 32 V operand1 [31:0] $end
$var wire 32 W rd [31:0] $end
$var wire 1 " reset $end
$var wire 32 X operand2 [31:0] $end
$var wire 32 Y data_out2 [31:0] $end
$var wire 32 Z data_out1 [31:0] $end
$scope module rbank $end
$var wire 5 [ addr_in [4:0] $end
$var wire 5 \ addr_out1 [4:0] $end
$var wire 5 ] addr_out2 [4:0] $end
$var wire 1 ! clk $end
$var wire 32 ^ data_in [31:0] $end
$var wire 32 _ data_out1 [31:0] $end
$var wire 32 ` data_out2 [31:0] $end
$var wire 1 " reset $end
$var wire 1 4 write $end
$scope begin genblk1[0] $end
$scope module register $end
$var wire 32 a in [31:0] $end
$var wire 32 b out [31:0] $end
$var wire 1 " reset $end
$var wire 1 c write $end
$var reg 32 d data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$scope module register $end
$var wire 32 e in [31:0] $end
$var wire 32 f out [31:0] $end
$var wire 1 " reset $end
$var wire 1 g write $end
$var reg 32 h data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$scope module register $end
$var wire 32 i in [31:0] $end
$var wire 32 j out [31:0] $end
$var wire 1 " reset $end
$var wire 1 k write $end
$var reg 32 l data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$scope module register $end
$var wire 32 m in [31:0] $end
$var wire 32 n out [31:0] $end
$var wire 1 " reset $end
$var wire 1 o write $end
$var reg 32 p data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$scope module register $end
$var wire 32 q in [31:0] $end
$var wire 32 r out [31:0] $end
$var wire 1 " reset $end
$var wire 1 s write $end
$var reg 32 t data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[5] $end
$scope module register $end
$var wire 32 u in [31:0] $end
$var wire 32 v out [31:0] $end
$var wire 1 " reset $end
$var wire 1 w write $end
$var reg 32 x data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[6] $end
$scope module register $end
$var wire 32 y in [31:0] $end
$var wire 32 z out [31:0] $end
$var wire 1 " reset $end
$var wire 1 { write $end
$var reg 32 | data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[7] $end
$scope module register $end
$var wire 32 } in [31:0] $end
$var wire 32 ~ out [31:0] $end
$var wire 1 " reset $end
$var wire 1 !" write $end
$var reg 32 "" data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[8] $end
$scope module register $end
$var wire 32 #" in [31:0] $end
$var wire 32 $" out [31:0] $end
$var wire 1 " reset $end
$var wire 1 %" write $end
$var reg 32 &" data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[9] $end
$scope module register $end
$var wire 32 '" in [31:0] $end
$var wire 32 (" out [31:0] $end
$var wire 1 " reset $end
$var wire 1 )" write $end
$var reg 32 *" data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[10] $end
$scope module register $end
$var wire 32 +" in [31:0] $end
$var wire 32 ," out [31:0] $end
$var wire 1 " reset $end
$var wire 1 -" write $end
$var reg 32 ." data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[11] $end
$scope module register $end
$var wire 32 /" in [31:0] $end
$var wire 32 0" out [31:0] $end
$var wire 1 " reset $end
$var wire 1 1" write $end
$var reg 32 2" data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[12] $end
$scope module register $end
$var wire 32 3" in [31:0] $end
$var wire 32 4" out [31:0] $end
$var wire 1 " reset $end
$var wire 1 5" write $end
$var reg 32 6" data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[13] $end
$scope module register $end
$var wire 32 7" in [31:0] $end
$var wire 32 8" out [31:0] $end
$var wire 1 " reset $end
$var wire 1 9" write $end
$var reg 32 :" data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[14] $end
$scope module register $end
$var wire 32 ;" in [31:0] $end
$var wire 32 <" out [31:0] $end
$var wire 1 " reset $end
$var wire 1 =" write $end
$var reg 32 >" data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[15] $end
$scope module register $end
$var wire 32 ?" in [31:0] $end
$var wire 32 @" out [31:0] $end
$var wire 1 " reset $end
$var wire 1 A" write $end
$var reg 32 B" data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[16] $end
$scope module register $end
$var wire 32 C" in [31:0] $end
$var wire 32 D" out [31:0] $end
$var wire 1 " reset $end
$var wire 1 E" write $end
$var reg 32 F" data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[17] $end
$scope module register $end
$var wire 32 G" in [31:0] $end
$var wire 32 H" out [31:0] $end
$var wire 1 " reset $end
$var wire 1 I" write $end
$var reg 32 J" data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[18] $end
$scope module register $end
$var wire 32 K" in [31:0] $end
$var wire 32 L" out [31:0] $end
$var wire 1 " reset $end
$var wire 1 M" write $end
$var reg 32 N" data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[19] $end
$scope module register $end
$var wire 32 O" in [31:0] $end
$var wire 32 P" out [31:0] $end
$var wire 1 " reset $end
$var wire 1 Q" write $end
$var reg 32 R" data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[20] $end
$scope module register $end
$var wire 32 S" in [31:0] $end
$var wire 32 T" out [31:0] $end
$var wire 1 " reset $end
$var wire 1 U" write $end
$var reg 32 V" data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[21] $end
$scope module register $end
$var wire 32 W" in [31:0] $end
$var wire 32 X" out [31:0] $end
$var wire 1 " reset $end
$var wire 1 Y" write $end
$var reg 32 Z" data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[22] $end
$scope module register $end
$var wire 32 [" in [31:0] $end
$var wire 32 \" out [31:0] $end
$var wire 1 " reset $end
$var wire 1 ]" write $end
$var reg 32 ^" data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[23] $end
$scope module register $end
$var wire 32 _" in [31:0] $end
$var wire 32 `" out [31:0] $end
$var wire 1 " reset $end
$var wire 1 a" write $end
$var reg 32 b" data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[24] $end
$scope module register $end
$var wire 32 c" in [31:0] $end
$var wire 32 d" out [31:0] $end
$var wire 1 " reset $end
$var wire 1 e" write $end
$var reg 32 f" data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[25] $end
$scope module register $end
$var wire 32 g" in [31:0] $end
$var wire 32 h" out [31:0] $end
$var wire 1 " reset $end
$var wire 1 i" write $end
$var reg 32 j" data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[26] $end
$scope module register $end
$var wire 32 k" in [31:0] $end
$var wire 32 l" out [31:0] $end
$var wire 1 " reset $end
$var wire 1 m" write $end
$var reg 32 n" data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[27] $end
$scope module register $end
$var wire 32 o" in [31:0] $end
$var wire 32 p" out [31:0] $end
$var wire 1 " reset $end
$var wire 1 q" write $end
$var reg 32 r" data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[28] $end
$scope module register $end
$var wire 32 s" in [31:0] $end
$var wire 32 t" out [31:0] $end
$var wire 1 " reset $end
$var wire 1 u" write $end
$var reg 32 v" data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[29] $end
$scope module register $end
$var wire 32 w" in [31:0] $end
$var wire 32 x" out [31:0] $end
$var wire 1 " reset $end
$var wire 1 y" write $end
$var reg 32 z" data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[30] $end
$scope module register $end
$var wire 32 {" in [31:0] $end
$var wire 32 |" out [31:0] $end
$var wire 1 " reset $end
$var wire 1 }" write $end
$var reg 32 ~" data [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[31] $end
$scope module register $end
$var wire 32 !# in [31:0] $end
$var wire 32 "# out [31:0] $end
$var wire 1 " reset $end
$var wire 1 ## write $end
$var reg 32 $# data [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module imem $end
$var wire 32 %# address [31:0] $end
$var wire 1 " reset $end
$var wire 32 &# instruction [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000000000010010011 &#
b1000000000000 %#
b0 $#
0##
b0 "#
b0 !#
b0 ~"
0}"
b0 |"
b0 {"
b0 z"
0y"
b0 x"
b0 w"
b0 v"
0u"
b0 t"
b0 s"
b0 r"
0q"
b0 p"
b0 o"
b0 n"
0m"
b0 l"
b0 k"
b0 j"
0i"
b0 h"
b0 g"
b0 f"
0e"
b0 d"
b0 c"
b0 b"
0a"
b0 `"
b0 _"
b0 ^"
0]"
b0 \"
b0 ["
b0 Z"
0Y"
b0 X"
b0 W"
b0 V"
0U"
b0 T"
b0 S"
b0 R"
0Q"
b0 P"
b0 O"
b0 N"
0M"
b0 L"
b0 K"
b0 J"
0I"
b0 H"
b0 G"
b0 F"
0E"
b0 D"
b0 C"
b0 B"
0A"
b0 @"
b0 ?"
b0 >"
0="
b0 <"
b0 ;"
b0 :"
09"
b0 8"
b0 7"
b0 6"
05"
b0 4"
b0 3"
b0 2"
01"
b0 0"
b0 /"
b0 ."
0-"
b0 ,"
b0 +"
b0 *"
0)"
b0 ("
b0 '"
b0 &"
0%"
b0 $"
b0 #"
b0 ""
0!"
b0 ~
b0 }
b0 |
0{
b0 z
b0 y
b0 x
0w
b0 v
b0 u
b0 t
0s
b0 r
b0 q
b0 p
0o
b0 n
b0 m
b0 l
0k
b0 j
b0 i
b0 h
0g
b0 f
b0 e
b0 d
0c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b100000000000010010011 G
b0 F
b0 E
b0 D
b100000000000000001 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
b1000000000000 <
0;
b0 :
b0 9
b0 8
b0 7
06
b0 5
04
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
1,
b0 +
0*
b0 )
b0 (
b0 '
b0 &
b100000000000010010011 %
1$
1#
1"
0!
$end
#1
b10011 M
b1 '
b1 P
b1 &
b1 O
b1100001000000000011 C
b1 +
b1 N
b1 @
b1 -
16
b100001000000010110011 %
b100001000000010110011 G
b100001000000010110011 &#
b100000000000010010011 )
b100000000000010010011 F
b100000000000010010011 H
b100000000000010010011 L
b100000000000000001 D
b100000000000000001 E
b1000000000100 <
b1000000000100 %#
1!
0"
#2
0!
#3
b1 2
b1 X
b1000000000100001000000010110011 %
b1000000000100001000000010110011 G
b1000000000100001000000010110011 &#
b1 =
b1 7
b1000000000000000000000000000000000000011 @
b11 -
b1 0
b1 S
b1 ]
b1 5
b1 U
b110011 M
b1 (
b1 Q
b1000001000010000011 C
0,
b1000000001000 <
b1000000001000 %#
b1 A
b1 B
b1100001000000000011 D
b1100001000000000011 E
b100001000000010110011 )
b100001000000010110011 F
b100001000000010110011 H
b100001000000010110011 L
1!
#4
0!
#5
1c
1*
b11 @
b0 2
b0 X
0$
b1 8
b1 K
b10000000001000001000011000011 C
b10000000001 +
b10000000001 N
b1 1
b1 R
b1 \
06
b1000011 =
b11 7
b1 9
b1 J
14
b100001000000010110011 %
b100001000000010110011 G
b100001000000010110011 &#
b1000000000100001000000010110011 )
b1000000000100001000000010110011 F
b1000000000100001000000010110011 H
b1000000000100001000000010110011 L
b1000001000010000011 D
b1000001000010000011 E
b1000000000000000000000000000000000000011 A
b1000000000000000000000000000000000000011 B
b1 >
b1 ?
b1000000001100 <
b1000000001100 %#
1!
#6
0c
0!
#7
b1 2
b1 X
b1 f
b1 3
b1 V
b1 Z
b1 _
b1 Y
b1 `
b1 h
1g
1$
b11 =
b0 8
b0 K
0*
b1 b
b1 d
b1 /
b1 T
b1 [
b1 .
b1 W
b1 ^
b1 a
b1 e
b1 i
b1 m
b1 q
b1 u
b1 y
b1 }
b1 #"
b1 '"
b1 +"
b1 /"
b1 3"
b1 7"
b1 ;"
b1 ?"
b1 C"
b1 G"
b1 K"
b1 O"
b1 S"
b1 W"
b1 ["
b1 _"
b1 c"
b1 g"
b1 k"
b1 o"
b1 s"
b1 w"
b1 {"
b1 !#
b0 9
b0 J
b1000000000000000000000000000000011000011 @
b1000011 -
b10000000001 5
b10000000001 U
b1000001000010000011 C
b1 +
b1 N
0c
b1000000010000 <
b1000000010000 %#
b1000011 >
b1000011 ?
b11 A
b11 B
b10000000001000001000011000011 D
b10000000001000001000011000011 E
b100001000000010110011 )
b100001000000010110011 F
b100001000000010110011 H
b100001000000010110011 L
1!
#8
0g
0!
#9
b0 2
b0 X
b0 f
b0 3
b0 V
b0 Z
b0 _
b0 Y
b0 `
b0 h
b11 @
b11 -
b1 5
b1 U
1;
b1 :
b1 I
b1 9
b1 J
b0 .
b0 W
b0 ^
b0 a
b0 e
b0 i
b0 m
b0 q
b0 u
b0 y
b0 }
b0 #"
b0 '"
b0 +"
b0 /"
b0 3"
b0 7"
b0 ;"
b0 ?"
b0 C"
b0 G"
b0 K"
b0 O"
b0 S"
b0 W"
b0 ["
b0 _"
b0 c"
b0 g"
b0 k"
b0 o"
b0 s"
b0 w"
b0 {"
b0 !#
1g
b1000001000010000011 D
b1000001000010000011 E
b1000000000000000000000000000000011000011 A
b1000000000000000000000000000000011000011 B
b11 >
b11 ?
b1000000010100 <
b1000000010100 %#
1!
#10
0g
0!
#11
0;
b0 :
b0 I
b0 9
b0 J
1g
b1000000011000 <
b1000000011000 %#
b11 A
b11 B
1!
#12
0g
0!
#13
1g
b1000000011100 <
b1000000011100 %#
1!
#14
0g
0!
#15
1g
b1000000100000 <
b1000000100000 %#
1!
#16
0g
0!
#17
1g
b1000000100100 <
b1000000100100 %#
1!
#18
0g
0!
#19
1g
b1000000101000 <
b1000000101000 %#
1!
#20
0g
0!
#21
1g
b1000000101100 <
b1000000101100 %#
1!
#22
0g
0!
#23
b0 %
b0 G
b0 &#
1g
b1000000110000 <
b1000000110000 %#
1!
#24
0g
0!
#25
b0 M
b0 (
b0 Q
b0 '
b0 P
b0 &
b0 O
b0 +
b0 N
b100000000000000001 C
1,
1g
b0 )
b0 F
b0 H
b0 L
b1000000110100 <
b1000000110100 %#
1!
#26
0g
0!
#27
b1 -
b10000001 @
b1 3
b1 V
b1 Z
b1 _
b0 1
b0 R
b0 \
b1 Y
b1 `
b0 0
b0 S
b0 ]
16
b0 5
b0 U
1g
b1000000111000 <
b1000000111000 %#
b100000000000000001 D
b100000000000000001 E
1!
#28
0g
0!
#29
0$
b1 8
b1 K
b1000001 =
b1 7
b1 :
b1 I
1g
b10000001 A
b10000001 B
b1000000111100 <
b1000000111100 %#
1!
#30
0g
0!
#31
1c
b1 f
b1 h
b0 /
b0 T
b0 [
b1 .
b1 W
b1 ^
b1 a
b1 e
b1 i
b1 m
b1 q
b1 u
b1 y
b1 }
b1 #"
b1 '"
b1 +"
b1 /"
b1 3"
b1 7"
b1 ;"
b1 ?"
b1 C"
b1 G"
b1 K"
b1 O"
b1 S"
b1 W"
b1 ["
b1 _"
b1 c"
b1 g"
b1 k"
b1 o"
b1 s"
b1 w"
b1 {"
b1 !#
0g
b1000001000000 <
b1000001000000 %#
b1000001 >
b1000001 ?
1!
#32
0c
0!
#33
1c
b1000001000100 <
b1000001000100 %#
1!
#34
0c
0!
#35
1c
b1000001001000 <
b1000001001000 %#
1!
#36
0c
0!
#37
1c
b1000001001100 <
b1000001001100 %#
1!
#38
0c
0!
#39
1c
b1000001010000 <
b1000001010000 %#
1!
#40
0c
0!
#41
1c
b1000001010100 <
b1000001010100 %#
1!
#42
0c
0!
#43
1c
b1000001011000 <
b1000001011000 %#
1!
#44
0c
0!
#45
1c
b1000001011100 <
b1000001011100 %#
1!
#46
0c
0!
#47
1c
b1000001100000 <
b1000001100000 %#
1!
#48
0c
0!
#49
1c
b1000001100100 <
b1000001100100 %#
1!
#50
0c
0!
#51
1c
b1000001101000 <
b1000001101000 %#
1!
#52
0c
0!
#53
1c
b1000001101100 <
b1000001101100 %#
1!
#54
0c
0!
#55
1c
b1000001110000 <
b1000001110000 %#
1!
#56
0c
0!
#57
1c
b1000001110100 <
b1000001110100 %#
1!
#58
0c
0!
#59
1c
b1000001111000 <
b1000001111000 %#
1!
#60
0c
0!
#61
1c
b1000001111100 <
b1000001111100 %#
1!
#62
0c
0!
#63
1c
b1000010000000 <
b1000010000000 %#
1!
#64
0c
0!
#65
1c
b1000010000100 <
b1000010000100 %#
1!
#66
0c
0!
#67
1c
b1000010001000 <
b1000010001000 %#
1!
#68
0c
0!
#69
1c
b1000010001100 <
b1000010001100 %#
1!
#70
0c
0!
#71
1c
b1000010010000 <
b1000010010000 %#
1!
#72
0c
0!
#73
1c
b1000010010100 <
b1000010010100 %#
1!
#74
0c
0!
#75
1c
b1000010011000 <
b1000010011000 %#
1!
#76
0c
0!
#77
1c
b1000010011100 <
b1000010011100 %#
1!
#78
0c
0!
#79
1c
b1000010100000 <
b1000010100000 %#
1!
#80
0c
0!
#81
1c
b1000010100100 <
b1000010100100 %#
1!
#82
0c
0!
#83
1c
b1000010101000 <
b1000010101000 %#
1!
#84
0c
0!
#85
1c
b1000010101100 <
b1000010101100 %#
1!
#86
0c
0!
#87
1c
b1000010110000 <
b1000010110000 %#
1!
#88
0c
0!
#89
1c
b1000010110100 <
b1000010110100 %#
1!
#90
0c
0!
#91
1c
b1000010111000 <
b1000010111000 %#
1!
#92
0c
0!
#93
1c
b1000010111100 <
b1000010111100 %#
1!
#94
0c
0!
#95
1c
b1000011000000 <
b1000011000000 %#
1!
#96
0c
0!
#97
1c
b1000011000100 <
b1000011000100 %#
1!
#98
0c
0!
#99
1c
b1000011001000 <
b1000011001000 %#
1!
#100
0c
0!
#101
1c
b1000011001100 <
b1000011001100 %#
1!
#102
0c
0!
#103
1c
b1000011010000 <
b1000011010000 %#
1!
#104
0c
0!
#105
1c
b1000011010100 <
b1000011010100 %#
1!
#106
0c
0!
#107
1c
b1000011011000 <
b1000011011000 %#
1!
#108
0c
0!
#109
1c
b1000011011100 <
b1000011011100 %#
1!
#110
0c
0!
#111
1c
b1000011100000 <
b1000011100000 %#
1!
#112
0c
0!
#113
1c
b1000011100100 <
b1000011100100 %#
1!
#114
0c
0!
#115
1c
b1000011101000 <
b1000011101000 %#
1!
#116
0c
0!
#117
1c
b1000011101100 <
b1000011101100 %#
1!
#118
0c
0!
#119
1c
b1000011110000 <
b1000011110000 %#
1!
#120
0c
0!
#121
1c
b1000011110100 <
b1000011110100 %#
1!
#122
0c
0!
#123
1c
b1000011111000 <
b1000011111000 %#
1!
#124
0c
0!
#125
1c
b1000011111100 <
b1000011111100 %#
1!
#126
0c
0!
#127
1c
b1000100000000 <
b1000100000000 %#
1!
#128
0c
0!
#129
1c
b1000100000100 <
b1000100000100 %#
1!
#130
0c
0!
#131
1c
b1000100001000 <
b1000100001000 %#
1!
#132
0c
0!
#133
1c
b1000100001100 <
b1000100001100 %#
1!
#134
0c
0!
#135
1c
b1000100010000 <
b1000100010000 %#
1!
#136
0c
0!
#137
1c
b1000100010100 <
b1000100010100 %#
1!
#138
0c
0!
#139
1c
b1000100011000 <
b1000100011000 %#
1!
#140
0c
0!
#141
1c
b1000100011100 <
b1000100011100 %#
1!
#142
0c
0!
#143
1c
b1000100100000 <
b1000100100000 %#
1!
#144
0c
0!
#145
1c
b1000100100100 <
b1000100100100 %#
1!
#146
0c
0!
#147
1c
b1000100101000 <
b1000100101000 %#
1!
#148
0c
0!
#149
1c
b1000100101100 <
b1000100101100 %#
1!
#150
0c
0!
#151
1c
b1000100110000 <
b1000100110000 %#
1!
#152
0c
0!
#153
1c
b1000100110100 <
b1000100110100 %#
1!
#154
0c
0!
#155
1c
b1000100111000 <
b1000100111000 %#
1!
#156
0c
0!
#157
1c
b1000100111100 <
b1000100111100 %#
1!
#158
0c
0!
#159
1c
b1000101000000 <
b1000101000000 %#
1!
#160
0c
0!
#161
1c
b1000101000100 <
b1000101000100 %#
1!
#162
0c
0!
#163
1c
b1000101001000 <
b1000101001000 %#
1!
#164
0c
0!
#165
1c
b1000101001100 <
b1000101001100 %#
1!
#166
0c
0!
#167
1c
b1000101010000 <
b1000101010000 %#
1!
#168
0c
0!
#169
1c
b1000101010100 <
b1000101010100 %#
1!
#170
0c
0!
#171
1c
b1000101011000 <
b1000101011000 %#
1!
#172
0c
0!
#173
1c
b1000101011100 <
b1000101011100 %#
1!
#174
0c
0!
#175
1c
b1000101100000 <
b1000101100000 %#
1!
#176
0c
0!
#177
1c
b1000101100100 <
b1000101100100 %#
1!
#178
0c
0!
#179
1c
b1000101101000 <
b1000101101000 %#
1!
#180
0c
0!
#181
1c
b1000101101100 <
b1000101101100 %#
1!
#182
0c
0!
#183
1c
b1000101110000 <
b1000101110000 %#
1!
#184
0c
0!
#185
1c
b1000101110100 <
b1000101110100 %#
1!
#186
0c
0!
#187
1c
b1000101111000 <
b1000101111000 %#
1!
#188
0c
0!
#189
1c
b1000101111100 <
b1000101111100 %#
1!
#190
0c
0!
#191
1c
b1000110000000 <
b1000110000000 %#
1!
#192
0c
0!
#193
1c
b1000110000100 <
b1000110000100 %#
1!
#194
0c
0!
#195
1c
b1000110001000 <
b1000110001000 %#
1!
#196
0c
0!
#197
1c
b1000110001100 <
b1000110001100 %#
1!
#198
0c
0!
#199
1c
b1000110010000 <
b1000110010000 %#
1!
#200
0c
0!
#201
1c
b1000110010100 <
b1000110010100 %#
1!
#202
0c
0!
#203
1c
b1000110011000 <
b1000110011000 %#
1!
#204
0c
0!
#205
1c
b1000110011100 <
b1000110011100 %#
1!
#206
0c
0!
#207
1c
b1000110100000 <
b1000110100000 %#
1!
#208
0c
0!
#209
1c
b1000110100100 <
b1000110100100 %#
1!
#210
0c
0!
#211
1c
b1000110101000 <
b1000110101000 %#
1!
#212
0c
0!
#213
1c
b1000110101100 <
b1000110101100 %#
1!
#214
0c
0!
#215
1c
b1000110110000 <
b1000110110000 %#
1!
#216
0c
0!
#217
1c
b1000110110100 <
b1000110110100 %#
1!
#218
0c
0!
#219
1c
b1000110111000 <
b1000110111000 %#
1!
#220
0c
0!
#221
1c
b1000110111100 <
b1000110111100 %#
1!
#222
0c
0!
#223
1c
b1000111000000 <
b1000111000000 %#
1!
#224
0c
0!
#225
1c
b1000111000100 <
b1000111000100 %#
1!
#226
0c
0!
#227
1c
b1000111001000 <
b1000111001000 %#
1!
#228
0c
0!
#229
1c
b1000111001100 <
b1000111001100 %#
1!
#230
0c
0!
#231
1c
b1000111010000 <
b1000111010000 %#
1!
#232
0c
0!
#233
1c
b1000111010100 <
b1000111010100 %#
1!
#234
0c
0!
#235
1c
b1000111011000 <
b1000111011000 %#
1!
#236
0c
0!
#237
1c
b1000111011100 <
b1000111011100 %#
1!
#238
0c
0!
#239
1c
b1000111100000 <
b1000111100000 %#
1!
#240
0c
0!
#241
1c
b1000111100100 <
b1000111100100 %#
1!
#242
0c
0!
#243
1c
b1000111101000 <
b1000111101000 %#
1!
#244
0c
0!
#245
1c
b1000111101100 <
b1000111101100 %#
1!
#246
0c
0!
#247
1c
b1000111110000 <
b1000111110000 %#
1!
#248
0c
0!
#249
1c
b1000111110100 <
b1000111110100 %#
1!
#250
0c
0!
#251
1c
b1000111111000 <
b1000111111000 %#
1!
#252
0c
0!
#253
1c
b1000111111100 <
b1000111111100 %#
1!
#254
0c
0!
#255
1c
b1001000000000 <
b1001000000000 %#
1!
#256
0c
0!
#257
1c
b1001000000100 <
b1001000000100 %#
1!
#258
0c
0!
#259
1c
b1001000001000 <
b1001000001000 %#
1!
#260
0c
0!
#261
1c
b1001000001100 <
b1001000001100 %#
1!
#262
0c
0!
#263
1c
b1001000010000 <
b1001000010000 %#
1!
#264
0c
0!
#265
1c
b1001000010100 <
b1001000010100 %#
1!
#266
0c
0!
#267
1c
b1001000011000 <
b1001000011000 %#
1!
#268
0c
0!
#269
1c
b1001000011100 <
b1001000011100 %#
1!
#270
0c
0!
#271
1c
b1001000100000 <
b1001000100000 %#
1!
#272
0c
0!
#273
1c
b1001000100100 <
b1001000100100 %#
1!
#274
0c
0!
#275
1c
b1001000101000 <
b1001000101000 %#
1!
#276
0c
0!
#277
1c
b1001000101100 <
b1001000101100 %#
1!
#278
0c
0!
#279
1c
b1001000110000 <
b1001000110000 %#
1!
#280
0c
0!
#281
1c
b1001000110100 <
b1001000110100 %#
1!
#282
0c
0!
#283
1c
b1001000111000 <
b1001000111000 %#
1!
#284
0c
0!
#285
1c
b1001000111100 <
b1001000111100 %#
1!
#286
0c
0!
#287
1c
b1001001000000 <
b1001001000000 %#
1!
#288
0c
0!
#289
1c
b1001001000100 <
b1001001000100 %#
1!
#290
0c
0!
#291
1c
b1001001001000 <
b1001001001000 %#
1!
#292
0c
0!
#293
1c
b1001001001100 <
b1001001001100 %#
1!
#294
0c
0!
#295
1c
b1001001010000 <
b1001001010000 %#
1!
#296
0c
0!
#297
1c
b1001001010100 <
b1001001010100 %#
1!
#298
0c
0!
#299
1c
b1001001011000 <
b1001001011000 %#
1!
#300
0c
0!
#301
1c
b1001001011100 <
b1001001011100 %#
1!
#302
0c
0!
#303
1c
b1001001100000 <
b1001001100000 %#
1!
#304
0c
0!
#305
1c
b1001001100100 <
b1001001100100 %#
1!
#306
0c
0!
#307
1c
b1001001101000 <
b1001001101000 %#
1!
#308
0c
0!
#309
1c
b1001001101100 <
b1001001101100 %#
1!
#310
0c
0!
#311
1c
b1001001110000 <
b1001001110000 %#
1!
#312
0c
0!
#313
1c
b1001001110100 <
b1001001110100 %#
1!
#314
0c
0!
#315
1c
b1001001111000 <
b1001001111000 %#
1!
#316
0c
0!
#317
1c
b1001001111100 <
b1001001111100 %#
1!
#318
0c
0!
#319
1c
b1001010000000 <
b1001010000000 %#
1!
#320
0c
0!
#321
1c
b1001010000100 <
b1001010000100 %#
1!
#322
0c
0!
#323
1c
b1001010001000 <
b1001010001000 %#
1!
#324
0c
0!
#325
1c
b1001010001100 <
b1001010001100 %#
1!
#326
0c
0!
#327
1c
b1001010010000 <
b1001010010000 %#
1!
#328
0c
0!
#329
1c
b1001010010100 <
b1001010010100 %#
1!
#330
0c
0!
#331
1c
b1001010011000 <
b1001010011000 %#
1!
#332
0c
0!
#333
1c
b1001010011100 <
b1001010011100 %#
1!
#334
0c
0!
#335
1c
b1001010100000 <
b1001010100000 %#
1!
#336
0c
0!
#337
1c
b1001010100100 <
b1001010100100 %#
1!
#338
0c
0!
#339
1c
b1001010101000 <
b1001010101000 %#
1!
#340
0c
0!
#341
1c
b1001010101100 <
b1001010101100 %#
1!
#342
0c
0!
#343
1c
b1001010110000 <
b1001010110000 %#
1!
#344
0c
0!
#345
1c
b1001010110100 <
b1001010110100 %#
1!
#346
0c
0!
#347
1c
b1001010111000 <
b1001010111000 %#
1!
#348
0c
0!
#349
1c
b1001010111100 <
b1001010111100 %#
1!
#350
0c
0!
#351
1c
b1001011000000 <
b1001011000000 %#
1!
#352
0c
0!
#353
1c
b1001011000100 <
b1001011000100 %#
1!
#354
0c
0!
#355
1c
b1001011001000 <
b1001011001000 %#
1!
#356
0c
0!
#357
1c
b1001011001100 <
b1001011001100 %#
1!
#358
0c
0!
#359
1c
b1001011010000 <
b1001011010000 %#
1!
#360
0c
0!
#361
1c
b1001011010100 <
b1001011010100 %#
1!
#362
0c
0!
#363
1c
b1001011011000 <
b1001011011000 %#
1!
#364
0c
0!
#365
1c
b1001011011100 <
b1001011011100 %#
1!
#366
0c
0!
#367
1c
b1001011100000 <
b1001011100000 %#
1!
#368
0c
0!
#369
1c
b1001011100100 <
b1001011100100 %#
1!
#370
0c
0!
#371
1c
b1001011101000 <
b1001011101000 %#
1!
#372
0c
0!
#373
1c
b1001011101100 <
b1001011101100 %#
1!
#374
0c
0!
#375
1c
b1001011110000 <
b1001011110000 %#
1!
#376
0c
0!
#377
1c
b1001011110100 <
b1001011110100 %#
1!
#378
0c
0!
#379
1c
b1001011111000 <
b1001011111000 %#
1!
#380
0c
0!
#381
1c
b1001011111100 <
b1001011111100 %#
1!
#382
0c
0!
#383
1c
b1001100000000 <
b1001100000000 %#
1!
#384
0c
0!
#385
1c
b1001100000100 <
b1001100000100 %#
1!
#386
0c
0!
#387
1c
b1001100001000 <
b1001100001000 %#
1!
#388
0c
0!
#389
1c
b1001100001100 <
b1001100001100 %#
1!
#390
0c
0!
#391
1c
b1001100010000 <
b1001100010000 %#
1!
#392
0c
0!
#393
1c
b1001100010100 <
b1001100010100 %#
1!
#394
0c
0!
#395
1c
b1001100011000 <
b1001100011000 %#
1!
#396
0c
0!
#397
1c
b1001100011100 <
b1001100011100 %#
1!
#398
0c
0!
#399
1c
b1001100100000 <
b1001100100000 %#
1!
#400
0c
0!
#401
1c
b1001100100100 <
b1001100100100 %#
1!
