{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733926299799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733926299801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 11:11:39 2024 " "Processing started: Wed Dec 11 11:11:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733926299801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733926299801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios -c nios " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios -c nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733926299801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1733926300159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-Y " "Found design unit 1: top-Y" {  } { { "top.vhd" "" { Text "C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/lab6/nios/top.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733926300648 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/lab6/nios/top.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733926300648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733926300648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-Behavior " "Found design unit 1: reg32-Behavior" {  } { { "reg32.vhd" "" { Text "C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/lab6/nios/reg32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733926300650 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.vhd" "" { Text "C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/lab6/nios/reg32.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733926300650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733926300650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32_sc/reg32_sc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32_sc/reg32_sc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32_sc-Behavior " "Found design unit 1: reg32_sc-Behavior" {  } { { "reg32_sc/reg32_sc.vhd" "" { Text "C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/lab6/nios/reg32_sc/reg32_sc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733926300650 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32_sc " "Found entity 1: reg32_sc" {  } { { "reg32_sc/reg32_sc.vhd" "" { Text "C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/lab6/nios/reg32_sc/reg32_sc.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733926300650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733926300650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733926300688 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LOAD top.vhd(44) " "Verilog HDL or VHDL warning at top.vhd(44): object \"LOAD\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/lab6/nios/top.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733926300696 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 reg32:r32_0 " "Elaborating entity \"reg32\" for hierarchy \"reg32:r32_0\"" {  } { { "top.vhd" "r32_0" { Text "C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/lab6/nios/top.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733926300696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32_sc reg32_sc:r32_2 " "Elaborating entity \"reg32_sc\" for hierarchy \"reg32_sc:r32_2\"" {  } { { "top.vhd" "r32_2" { Text "C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/lab6/nios/top.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733926300704 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733926301392 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733926301392 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "236 " "Implemented 236 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733926301461 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733926301461 ""} { "Info" "ICUT_CUT_TM_LCELLS" "165 " "Implemented 165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733926301461 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733926301461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733926301502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 11:11:41 2024 " "Processing ended: Wed Dec 11 11:11:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733926301502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733926301502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733926301502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733926301502 ""}
