Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Sep 23 02:24:04 2024
| Host         : inspiron-7472 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.660        0.000                      0                  163        0.248        0.000                      0                  163        3.500        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.660        0.000                      0                  150        0.248        0.000                      0                  150        3.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.503        0.000                      0                   13        0.521        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 watch1/counter1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/counter1/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.890ns (23.687%)  route 2.867ns (76.313%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.742     5.376    watch1/counter1/CLK
    SLICE_X38Y20         FDRE                                         r  watch1/counter1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518     5.894 r  watch1/counter1/count_reg[12]/Q
                         net (fo=2, routed)           0.831     6.726    watch1/counter1/count_reg[12]
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.850 r  watch1/counter1/count[0]_i_6/O
                         net (fo=1, routed)           0.421     7.271    watch1/counter1/count[0]_i_6_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.395 f  watch1/counter1/count[0]_i_4/O
                         net (fo=1, routed)           0.574     7.969    watch1/counter1/count[0]_i_4_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.093 r  watch1/counter1/count[0]_i_1/O
                         net (fo=28, routed)          1.040     9.134    watch1/counter1/count[0]_i_1_n_0
    SLICE_X38Y19         FDRE                                         r  watch1/counter1/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567    14.925    watch1/counter1/CLK
    SLICE_X38Y19         FDRE                                         r  watch1/counter1/count_reg[10]/C
                         clock pessimism              0.428    15.353    
                         clock uncertainty           -0.035    15.318    
    SLICE_X38Y19         FDRE (Setup_fdre_C_R)       -0.524    14.794    watch1/counter1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 watch1/counter1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/counter1/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.890ns (23.687%)  route 2.867ns (76.313%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.742     5.376    watch1/counter1/CLK
    SLICE_X38Y20         FDRE                                         r  watch1/counter1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518     5.894 r  watch1/counter1/count_reg[12]/Q
                         net (fo=2, routed)           0.831     6.726    watch1/counter1/count_reg[12]
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.850 r  watch1/counter1/count[0]_i_6/O
                         net (fo=1, routed)           0.421     7.271    watch1/counter1/count[0]_i_6_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.395 f  watch1/counter1/count[0]_i_4/O
                         net (fo=1, routed)           0.574     7.969    watch1/counter1/count[0]_i_4_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.093 r  watch1/counter1/count[0]_i_1/O
                         net (fo=28, routed)          1.040     9.134    watch1/counter1/count[0]_i_1_n_0
    SLICE_X38Y19         FDRE                                         r  watch1/counter1/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567    14.925    watch1/counter1/CLK
    SLICE_X38Y19         FDRE                                         r  watch1/counter1/count_reg[11]/C
                         clock pessimism              0.428    15.353    
                         clock uncertainty           -0.035    15.318    
    SLICE_X38Y19         FDRE (Setup_fdre_C_R)       -0.524    14.794    watch1/counter1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 watch1/counter1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/counter1/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.890ns (23.687%)  route 2.867ns (76.313%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.742     5.376    watch1/counter1/CLK
    SLICE_X38Y20         FDRE                                         r  watch1/counter1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518     5.894 r  watch1/counter1/count_reg[12]/Q
                         net (fo=2, routed)           0.831     6.726    watch1/counter1/count_reg[12]
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.850 r  watch1/counter1/count[0]_i_6/O
                         net (fo=1, routed)           0.421     7.271    watch1/counter1/count[0]_i_6_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.395 f  watch1/counter1/count[0]_i_4/O
                         net (fo=1, routed)           0.574     7.969    watch1/counter1/count[0]_i_4_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.093 r  watch1/counter1/count[0]_i_1/O
                         net (fo=28, routed)          1.040     9.134    watch1/counter1/count[0]_i_1_n_0
    SLICE_X38Y19         FDRE                                         r  watch1/counter1/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567    14.925    watch1/counter1/CLK
    SLICE_X38Y19         FDRE                                         r  watch1/counter1/count_reg[8]/C
                         clock pessimism              0.428    15.353    
                         clock uncertainty           -0.035    15.318    
    SLICE_X38Y19         FDRE (Setup_fdre_C_R)       -0.524    14.794    watch1/counter1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 watch1/counter1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/counter1/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.890ns (23.687%)  route 2.867ns (76.313%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.742     5.376    watch1/counter1/CLK
    SLICE_X38Y20         FDRE                                         r  watch1/counter1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518     5.894 r  watch1/counter1/count_reg[12]/Q
                         net (fo=2, routed)           0.831     6.726    watch1/counter1/count_reg[12]
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.850 r  watch1/counter1/count[0]_i_6/O
                         net (fo=1, routed)           0.421     7.271    watch1/counter1/count[0]_i_6_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.395 f  watch1/counter1/count[0]_i_4/O
                         net (fo=1, routed)           0.574     7.969    watch1/counter1/count[0]_i_4_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.093 r  watch1/counter1/count[0]_i_1/O
                         net (fo=28, routed)          1.040     9.134    watch1/counter1/count[0]_i_1_n_0
    SLICE_X38Y19         FDRE                                         r  watch1/counter1/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567    14.925    watch1/counter1/CLK
    SLICE_X38Y19         FDRE                                         r  watch1/counter1/count_reg[9]/C
                         clock pessimism              0.428    15.353    
                         clock uncertainty           -0.035    15.318    
    SLICE_X38Y19         FDRE (Setup_fdre_C_R)       -0.524    14.794    watch1/counter1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 watch1/counter1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/counter1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.890ns (24.593%)  route 2.729ns (75.407%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.742     5.376    watch1/counter1/CLK
    SLICE_X38Y20         FDRE                                         r  watch1/counter1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518     5.894 r  watch1/counter1/count_reg[12]/Q
                         net (fo=2, routed)           0.831     6.726    watch1/counter1/count_reg[12]
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.850 r  watch1/counter1/count[0]_i_6/O
                         net (fo=1, routed)           0.421     7.271    watch1/counter1/count[0]_i_6_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.395 f  watch1/counter1/count[0]_i_4/O
                         net (fo=1, routed)           0.574     7.969    watch1/counter1/count[0]_i_4_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.093 r  watch1/counter1/count[0]_i_1/O
                         net (fo=28, routed)          0.902     8.995    watch1/counter1/count[0]_i_1_n_0
    SLICE_X38Y18         FDRE                                         r  watch1/counter1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.568    14.926    watch1/counter1/CLK
    SLICE_X38Y18         FDRE                                         r  watch1/counter1/count_reg[4]/C
                         clock pessimism              0.428    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X38Y18         FDRE (Setup_fdre_C_R)       -0.524    14.795    watch1/counter1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 watch1/counter1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/counter1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.890ns (24.593%)  route 2.729ns (75.407%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.742     5.376    watch1/counter1/CLK
    SLICE_X38Y20         FDRE                                         r  watch1/counter1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518     5.894 r  watch1/counter1/count_reg[12]/Q
                         net (fo=2, routed)           0.831     6.726    watch1/counter1/count_reg[12]
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.850 r  watch1/counter1/count[0]_i_6/O
                         net (fo=1, routed)           0.421     7.271    watch1/counter1/count[0]_i_6_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.395 f  watch1/counter1/count[0]_i_4/O
                         net (fo=1, routed)           0.574     7.969    watch1/counter1/count[0]_i_4_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.093 r  watch1/counter1/count[0]_i_1/O
                         net (fo=28, routed)          0.902     8.995    watch1/counter1/count[0]_i_1_n_0
    SLICE_X38Y18         FDRE                                         r  watch1/counter1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.568    14.926    watch1/counter1/CLK
    SLICE_X38Y18         FDRE                                         r  watch1/counter1/count_reg[5]/C
                         clock pessimism              0.428    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X38Y18         FDRE (Setup_fdre_C_R)       -0.524    14.795    watch1/counter1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 watch1/counter1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/counter1/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.890ns (24.593%)  route 2.729ns (75.407%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.742     5.376    watch1/counter1/CLK
    SLICE_X38Y20         FDRE                                         r  watch1/counter1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518     5.894 r  watch1/counter1/count_reg[12]/Q
                         net (fo=2, routed)           0.831     6.726    watch1/counter1/count_reg[12]
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.850 r  watch1/counter1/count[0]_i_6/O
                         net (fo=1, routed)           0.421     7.271    watch1/counter1/count[0]_i_6_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.395 f  watch1/counter1/count[0]_i_4/O
                         net (fo=1, routed)           0.574     7.969    watch1/counter1/count[0]_i_4_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.093 r  watch1/counter1/count[0]_i_1/O
                         net (fo=28, routed)          0.902     8.995    watch1/counter1/count[0]_i_1_n_0
    SLICE_X38Y18         FDRE                                         r  watch1/counter1/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.568    14.926    watch1/counter1/CLK
    SLICE_X38Y18         FDRE                                         r  watch1/counter1/count_reg[6]/C
                         clock pessimism              0.428    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X38Y18         FDRE (Setup_fdre_C_R)       -0.524    14.795    watch1/counter1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 watch1/counter1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/counter1/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.890ns (24.593%)  route 2.729ns (75.407%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.742     5.376    watch1/counter1/CLK
    SLICE_X38Y20         FDRE                                         r  watch1/counter1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518     5.894 r  watch1/counter1/count_reg[12]/Q
                         net (fo=2, routed)           0.831     6.726    watch1/counter1/count_reg[12]
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.850 r  watch1/counter1/count[0]_i_6/O
                         net (fo=1, routed)           0.421     7.271    watch1/counter1/count[0]_i_6_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.395 f  watch1/counter1/count[0]_i_4/O
                         net (fo=1, routed)           0.574     7.969    watch1/counter1/count[0]_i_4_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.093 r  watch1/counter1/count[0]_i_1/O
                         net (fo=28, routed)          0.902     8.995    watch1/counter1/count[0]_i_1_n_0
    SLICE_X38Y18         FDRE                                         r  watch1/counter1/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.568    14.926    watch1/counter1/CLK
    SLICE_X38Y18         FDRE                                         r  watch1/counter1/count_reg[7]/C
                         clock pessimism              0.428    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X38Y18         FDRE (Setup_fdre_C_R)       -0.524    14.795    watch1/counter1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 watch1/counter1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/counter1/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.890ns (25.438%)  route 2.609ns (74.562%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.743     5.377    watch1/counter1/CLK
    SLICE_X38Y19         FDRE                                         r  watch1/counter1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.518     5.895 r  watch1/counter1/count_reg[10]/Q
                         net (fo=2, routed)           0.813     6.708    watch1/counter1/count_reg[10]
    SLICE_X40Y19         LUT5 (Prop_lut5_I1_O)        0.124     6.832 r  watch1/counter1/count[0]_i_6/O
                         net (fo=1, routed)           0.421     7.253    watch1/counter1/count[0]_i_6_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.377 f  watch1/counter1/count[0]_i_4/O
                         net (fo=1, routed)           0.574     7.952    watch1/counter1/count[0]_i_4_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.076 r  watch1/counter1/count[0]_i_1/O
                         net (fo=28, routed)          0.800     8.876    watch1/counter1/count[0]_i_1_n_0
    SLICE_X38Y20         FDRE                                         r  watch1/counter1/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567    14.925    watch1/counter1/CLK
    SLICE_X38Y20         FDRE                                         r  watch1/counter1/count_reg[12]/C
                         clock pessimism              0.428    15.353    
                         clock uncertainty           -0.035    15.318    
    SLICE_X38Y20         FDRE (Setup_fdre_C_R)       -0.524    14.794    watch1/counter1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 watch1/counter1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/counter1/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.890ns (25.438%)  route 2.609ns (74.562%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.743     5.377    watch1/counter1/CLK
    SLICE_X38Y19         FDRE                                         r  watch1/counter1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.518     5.895 r  watch1/counter1/count_reg[10]/Q
                         net (fo=2, routed)           0.813     6.708    watch1/counter1/count_reg[10]
    SLICE_X40Y19         LUT5 (Prop_lut5_I1_O)        0.124     6.832 r  watch1/counter1/count[0]_i_6/O
                         net (fo=1, routed)           0.421     7.253    watch1/counter1/count[0]_i_6_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.377 f  watch1/counter1/count[0]_i_4/O
                         net (fo=1, routed)           0.574     7.952    watch1/counter1/count[0]_i_4_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.076 r  watch1/counter1/count[0]_i_1/O
                         net (fo=28, routed)          0.800     8.876    watch1/counter1/count[0]_i_1_n_0
    SLICE_X38Y20         FDRE                                         r  watch1/counter1/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567    14.925    watch1/counter1/CLK
    SLICE_X38Y20         FDRE                                         r  watch1/counter1/count_reg[13]/C
                         clock pessimism              0.428    15.353    
                         clock uncertainty           -0.035    15.318    
    SLICE_X38Y20         FDRE (Setup_fdre_C_R)       -0.524    14.794    watch1/counter1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  5.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 watch1/min_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/min_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.584     1.462    watch1/CLK
    SLICE_X42Y22         FDCE                                         r  watch1/min_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDCE (Prop_fdce_C_Q)         0.164     1.626 r  watch1/min_count_reg[1]/Q
                         net (fo=16, routed)          0.160     1.786    watch1/min_count_reg[1]
    SLICE_X42Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.831 r  watch1/min_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.831    watch1/p_0_in[1]
    SLICE_X42Y22         FDCE                                         r  watch1/min_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.850     1.975    watch1/CLK
    SLICE_X42Y22         FDCE                                         r  watch1/min_count_reg[1]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X42Y22         FDCE (Hold_fdce_C_D)         0.121     1.583    watch1/min_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 watch1/sec_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/sec_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.111%)  route 0.201ns (51.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.584     1.462    watch1/CLK
    SLICE_X43Y22         FDCE                                         r  watch1/sec_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.141     1.603 f  watch1/sec_count_reg[3]/Q
                         net (fo=20, routed)          0.201     1.804    watch1/sec_count[3]
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.849 r  watch1/sec_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.849    watch1/sec_count_0[2]
    SLICE_X42Y21         FDCE                                         r  watch1/sec_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.851     1.976    watch1/CLK
    SLICE_X42Y21         FDCE                                         r  watch1/sec_count_reg[2]/C
                         clock pessimism             -0.500     1.476    
    SLICE_X42Y21         FDCE (Hold_fdce_C_D)         0.121     1.597    watch1/sec_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/counter2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/counter2/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.463    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  display/counter2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  display/counter2/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.712    display/counter2/count_reg_n_0_[3]
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.820 r  display/counter2/count_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.820    display/counter2/count_reg[0]_i_2__0_n_4
    SLICE_X39Y18         FDRE                                         r  display/counter2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.852     1.977    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  display/counter2/count_reg[3]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X39Y18         FDRE (Hold_fdre_C_D)         0.105     1.568    display/counter2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 watch1/counter1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/counter1/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.463    watch1/counter1/CLK
    SLICE_X38Y18         FDRE                                         r  watch1/counter1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  watch1/counter1/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.741    watch1/counter1/count_reg_n_0_[6]
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.851 r  watch1/counter1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    watch1/counter1/count_reg[4]_i_1_n_5
    SLICE_X38Y18         FDRE                                         r  watch1/counter1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.852     1.977    watch1/counter1/CLK
    SLICE_X38Y18         FDRE                                         r  watch1/counter1/count_reg[6]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.134     1.597    watch1/counter1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/counter2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/counter2/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.584     1.462    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  display/counter2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  display/counter2/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.708    display/counter2/count_reg_n_0_[4]
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.823 r  display/counter2/count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.823    display/counter2/count_reg[4]_i_1__0_n_7
    SLICE_X39Y19         FDRE                                         r  display/counter2/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.851     1.976    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  display/counter2/count_reg[4]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X39Y19         FDRE (Hold_fdre_C_D)         0.105     1.567    display/counter2/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/counter2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/counter2/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.463    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  display/counter2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  display/counter2/count_reg[2]/Q
                         net (fo=1, routed)           0.109     1.713    display/counter2/count_reg_n_0_[2]
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.824 r  display/counter2/count_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.824    display/counter2/count_reg[0]_i_2__0_n_5
    SLICE_X39Y18         FDRE                                         r  display/counter2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.852     1.977    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  display/counter2/count_reg[2]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X39Y18         FDRE (Hold_fdre_C_D)         0.105     1.568    display/counter2/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 watch1/led_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/led_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.584     1.462    watch1/CLK
    SLICE_X43Y21         FDCE                                         r  watch1/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.141     1.603 f  watch1/led_reg/Q
                         net (fo=2, routed)           0.168     1.771    watch1/LED_OBUF[0]
    SLICE_X43Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.816 r  watch1/led_i_1/O
                         net (fo=1, routed)           0.000     1.816    watch1/led_i_1_n_0
    SLICE_X43Y21         FDCE                                         r  watch1/led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.851     1.976    watch1/CLK
    SLICE_X43Y21         FDCE                                         r  watch1/led_reg/C
                         clock pessimism             -0.514     1.462    
    SLICE_X43Y21         FDCE (Hold_fdce_C_D)         0.091     1.553    watch1/led_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 watch1/sec_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/sec_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.331%)  route 0.169ns (47.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.584     1.462    watch1/CLK
    SLICE_X43Y22         FDCE                                         r  watch1/sec_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  watch1/sec_count_reg[3]/Q
                         net (fo=20, routed)          0.169     1.772    watch1/sec_count[3]
    SLICE_X43Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.817 r  watch1/sec_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.817    watch1/sec_count_0[4]
    SLICE_X43Y22         FDCE                                         r  watch1/sec_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.850     1.975    watch1/CLK
    SLICE_X43Y22         FDCE                                         r  watch1/sec_count_reg[4]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X43Y22         FDCE (Hold_fdce_C_D)         0.092     1.554    watch1/sec_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display/counter2/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/counter2/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.580     1.458    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  display/counter2/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  display/counter2/count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.719    display/counter2/count_reg[23]
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  display/counter2/count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.827    display/counter2/count_reg[20]_i_1__0_n_4
    SLICE_X39Y23         FDRE                                         r  display/counter2/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.846     1.971    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  display/counter2/count_reg[23]/C
                         clock pessimism             -0.513     1.458    
    SLICE_X39Y23         FDRE (Hold_fdre_C_D)         0.105     1.563    display/counter2/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display/counter2/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/counter2/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.583     1.461    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  display/counter2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  display/counter2/count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.722    display/counter2/count_reg[11]
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  display/counter2/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.830    display/counter2/count_reg[8]_i_1__0_n_4
    SLICE_X39Y20         FDRE                                         r  display/counter2/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.850     1.975    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  display/counter2/count_reg[11]/C
                         clock pessimism             -0.514     1.461    
    SLICE_X39Y20         FDRE (Hold_fdre_C_D)         0.105     1.566    display/counter2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y27    pre_reset_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y25    reset_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y25    display/anode_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y25    display/anode_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y25    display/anode_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y24    display/anode_out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y21    display/cathode_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y21    display/cathode_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y23    display/cathode_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y27    pre_reset_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y27    pre_reset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y25    reset_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y25    reset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y25    display/anode_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y25    display/anode_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y25    display/anode_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y25    display/anode_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y25    display/anode_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y25    display/anode_out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y27    pre_reset_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y27    pre_reset_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y25    reset_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y25    reset_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y25    display/anode_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y25    display/anode_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y25    display/anode_out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y25    display/anode_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y25    display/anode_out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y25    display/anode_out_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.521ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.503ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/sec_count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.478ns (26.221%)  route 1.345ns (73.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.737     5.371    CLK100_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     5.849 f  reset_reg/Q
                         net (fo=13, routed)          1.345     7.194    watch1/AR[0]
    SLICE_X40Y22         FDCE                                         f  watch1/sec_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.565    14.923    watch1/CLK
    SLICE_X40Y22         FDCE                                         r  watch1/sec_count_reg[5]/C
                         clock pessimism              0.391    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X40Y22         FDCE (Recov_fdce_C_CLR)     -0.582    14.697    watch1/sec_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  7.503    

Slack (MET) :             7.507ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/min_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.478ns (26.284%)  route 1.341ns (73.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.737     5.371    CLK100_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     5.849 f  reset_reg/Q
                         net (fo=13, routed)          1.341     7.190    watch1/AR[0]
    SLICE_X41Y22         FDCE                                         f  watch1/min_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.565    14.923    watch1/CLK
    SLICE_X41Y22         FDCE                                         r  watch1/min_count_reg[0]/C
                         clock pessimism              0.391    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X41Y22         FDCE (Recov_fdce_C_CLR)     -0.582    14.697    watch1/min_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -7.190    
  -------------------------------------------------------------------
                         slack                                  7.507    

Slack (MET) :             7.866ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/led_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.478ns (32.707%)  route 0.983ns (67.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.737     5.371    CLK100_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     5.849 f  reset_reg/Q
                         net (fo=13, routed)          0.983     6.833    watch1/AR[0]
    SLICE_X43Y21         FDCE                                         f  watch1/led_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567    14.925    watch1/CLK
    SLICE_X43Y21         FDCE                                         r  watch1/led_reg/C
                         clock pessimism              0.391    15.316    
                         clock uncertainty           -0.035    15.281    
    SLICE_X43Y21         FDCE (Recov_fdce_C_CLR)     -0.582    14.699    watch1/led_reg
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  7.866    

Slack (MET) :             7.910ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/sec_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.478ns (32.707%)  route 0.983ns (67.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.737     5.371    CLK100_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     5.849 f  reset_reg/Q
                         net (fo=13, routed)          0.983     6.833    watch1/AR[0]
    SLICE_X42Y21         FDCE                                         f  watch1/sec_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567    14.925    watch1/CLK
    SLICE_X42Y21         FDCE                                         r  watch1/sec_count_reg[1]/C
                         clock pessimism              0.391    15.316    
                         clock uncertainty           -0.035    15.281    
    SLICE_X42Y21         FDCE (Recov_fdce_C_CLR)     -0.538    14.743    watch1/sec_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  7.910    

Slack (MET) :             7.952ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/sec_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.478ns (32.707%)  route 0.983ns (67.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.737     5.371    CLK100_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     5.849 f  reset_reg/Q
                         net (fo=13, routed)          0.983     6.833    watch1/AR[0]
    SLICE_X42Y21         FDCE                                         f  watch1/sec_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567    14.925    watch1/CLK
    SLICE_X42Y21         FDCE                                         r  watch1/sec_count_reg[0]/C
                         clock pessimism              0.391    15.316    
                         clock uncertainty           -0.035    15.281    
    SLICE_X42Y21         FDCE (Recov_fdce_C_CLR)     -0.496    14.785    watch1/sec_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  7.952    

Slack (MET) :             7.952ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/sec_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.478ns (32.707%)  route 0.983ns (67.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.737     5.371    CLK100_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     5.849 f  reset_reg/Q
                         net (fo=13, routed)          0.983     6.833    watch1/AR[0]
    SLICE_X42Y21         FDCE                                         f  watch1/sec_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567    14.925    watch1/CLK
    SLICE_X42Y21         FDCE                                         r  watch1/sec_count_reg[2]/C
                         clock pessimism              0.391    15.316    
                         clock uncertainty           -0.035    15.281    
    SLICE_X42Y21         FDCE (Recov_fdce_C_CLR)     -0.496    14.785    watch1/sec_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  7.952    

Slack (MET) :             8.015ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/sec_count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.478ns (36.469%)  route 0.833ns (63.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.737     5.371    CLK100_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     5.849 f  reset_reg/Q
                         net (fo=13, routed)          0.833     6.682    watch1/AR[0]
    SLICE_X43Y22         FDCE                                         f  watch1/sec_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.565    14.923    watch1/CLK
    SLICE_X43Y22         FDCE                                         r  watch1/sec_count_reg[3]/C
                         clock pessimism              0.391    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X43Y22         FDCE (Recov_fdce_C_CLR)     -0.582    14.697    watch1/sec_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  8.015    

Slack (MET) :             8.015ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/sec_count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.478ns (36.469%)  route 0.833ns (63.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.737     5.371    CLK100_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     5.849 f  reset_reg/Q
                         net (fo=13, routed)          0.833     6.682    watch1/AR[0]
    SLICE_X43Y22         FDCE                                         f  watch1/sec_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.565    14.923    watch1/CLK
    SLICE_X43Y22         FDCE                                         r  watch1/sec_count_reg[4]/C
                         clock pessimism              0.391    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X43Y22         FDCE (Recov_fdce_C_CLR)     -0.582    14.697    watch1/sec_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  8.015    

Slack (MET) :             8.101ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/min_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.478ns (36.469%)  route 0.833ns (63.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.737     5.371    CLK100_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     5.849 f  reset_reg/Q
                         net (fo=13, routed)          0.833     6.682    watch1/AR[0]
    SLICE_X42Y22         FDCE                                         f  watch1/min_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.565    14.923    watch1/CLK
    SLICE_X42Y22         FDCE                                         r  watch1/min_count_reg[1]/C
                         clock pessimism              0.391    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X42Y22         FDCE (Recov_fdce_C_CLR)     -0.496    14.783    watch1/min_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  8.101    

Slack (MET) :             8.101ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/min_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.478ns (36.469%)  route 0.833ns (63.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.737     5.371    CLK100_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     5.849 f  reset_reg/Q
                         net (fo=13, routed)          0.833     6.682    watch1/AR[0]
    SLICE_X42Y22         FDCE                                         f  watch1/min_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.565    14.923    watch1/CLK
    SLICE_X42Y22         FDCE                                         r  watch1/min_count_reg[2]/C
                         clock pessimism              0.391    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X42Y22         FDCE (Recov_fdce_C_CLR)     -0.496    14.783    watch1/min_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  8.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/min_count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.315%)  route 0.260ns (63.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.581     1.459    CLK100_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.148     1.607 f  reset_reg/Q
                         net (fo=13, routed)          0.260     1.867    watch1/AR[0]
    SLICE_X41Y24         FDCE                                         f  watch1/min_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.847     1.972    watch1/CLK
    SLICE_X41Y24         FDCE                                         r  watch1/min_count_reg[3]/C
                         clock pessimism             -0.480     1.492    
    SLICE_X41Y24         FDCE (Remov_fdce_C_CLR)     -0.146     1.346    watch1/min_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/min_count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.315%)  route 0.260ns (63.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.581     1.459    CLK100_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.148     1.607 f  reset_reg/Q
                         net (fo=13, routed)          0.260     1.867    watch1/AR[0]
    SLICE_X41Y24         FDCE                                         f  watch1/min_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.847     1.972    watch1/CLK
    SLICE_X41Y24         FDCE                                         r  watch1/min_count_reg[4]/C
                         clock pessimism             -0.480     1.492    
    SLICE_X41Y24         FDCE (Remov_fdce_C_CLR)     -0.146     1.346    watch1/min_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/min_count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.315%)  route 0.260ns (63.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.581     1.459    CLK100_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.148     1.607 f  reset_reg/Q
                         net (fo=13, routed)          0.260     1.867    watch1/AR[0]
    SLICE_X41Y24         FDCE                                         f  watch1/min_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.847     1.972    watch1/CLK
    SLICE_X41Y24         FDCE                                         r  watch1/min_count_reg[5]/C
                         clock pessimism             -0.480     1.492    
    SLICE_X41Y24         FDCE (Remov_fdce_C_CLR)     -0.146     1.346    watch1/min_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/min_count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.148ns (30.222%)  route 0.342ns (69.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.581     1.459    CLK100_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.148     1.607 f  reset_reg/Q
                         net (fo=13, routed)          0.342     1.949    watch1/AR[0]
    SLICE_X42Y22         FDCE                                         f  watch1/min_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.850     1.975    watch1/CLK
    SLICE_X42Y22         FDCE                                         r  watch1/min_count_reg[1]/C
                         clock pessimism             -0.480     1.495    
    SLICE_X42Y22         FDCE (Remov_fdce_C_CLR)     -0.121     1.374    watch1/min_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/min_count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.148ns (30.222%)  route 0.342ns (69.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.581     1.459    CLK100_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.148     1.607 f  reset_reg/Q
                         net (fo=13, routed)          0.342     1.949    watch1/AR[0]
    SLICE_X42Y22         FDCE                                         f  watch1/min_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.850     1.975    watch1/CLK
    SLICE_X42Y22         FDCE                                         r  watch1/min_count_reg[2]/C
                         clock pessimism             -0.480     1.495    
    SLICE_X42Y22         FDCE (Remov_fdce_C_CLR)     -0.121     1.374    watch1/min_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/sec_count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.148ns (30.222%)  route 0.342ns (69.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.581     1.459    CLK100_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.148     1.607 f  reset_reg/Q
                         net (fo=13, routed)          0.342     1.949    watch1/AR[0]
    SLICE_X43Y22         FDCE                                         f  watch1/sec_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.850     1.975    watch1/CLK
    SLICE_X43Y22         FDCE                                         r  watch1/sec_count_reg[3]/C
                         clock pessimism             -0.480     1.495    
    SLICE_X43Y22         FDCE (Remov_fdce_C_CLR)     -0.146     1.349    watch1/sec_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/sec_count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.148ns (30.222%)  route 0.342ns (69.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.581     1.459    CLK100_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.148     1.607 f  reset_reg/Q
                         net (fo=13, routed)          0.342     1.949    watch1/AR[0]
    SLICE_X43Y22         FDCE                                         f  watch1/sec_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.850     1.975    watch1/CLK
    SLICE_X43Y22         FDCE                                         r  watch1/sec_count_reg[4]/C
                         clock pessimism             -0.480     1.495    
    SLICE_X43Y22         FDCE (Remov_fdce_C_CLR)     -0.146     1.349    watch1/sec_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/sec_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.148ns (26.740%)  route 0.405ns (73.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.581     1.459    CLK100_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.148     1.607 f  reset_reg/Q
                         net (fo=13, routed)          0.405     2.012    watch1/AR[0]
    SLICE_X42Y21         FDCE                                         f  watch1/sec_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.851     1.976    watch1/CLK
    SLICE_X42Y21         FDCE                                         r  watch1/sec_count_reg[0]/C
                         clock pessimism             -0.480     1.496    
    SLICE_X42Y21         FDCE (Remov_fdce_C_CLR)     -0.121     1.375    watch1/sec_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/sec_count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.148ns (26.740%)  route 0.405ns (73.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.581     1.459    CLK100_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.148     1.607 f  reset_reg/Q
                         net (fo=13, routed)          0.405     2.012    watch1/AR[0]
    SLICE_X42Y21         FDCE                                         f  watch1/sec_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.851     1.976    watch1/CLK
    SLICE_X42Y21         FDCE                                         r  watch1/sec_count_reg[1]/C
                         clock pessimism             -0.480     1.496    
    SLICE_X42Y21         FDCE (Remov_fdce_C_CLR)     -0.121     1.375    watch1/sec_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/sec_count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.148ns (26.740%)  route 0.405ns (73.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.581     1.459    CLK100_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.148     1.607 f  reset_reg/Q
                         net (fo=13, routed)          0.405     2.012    watch1/AR[0]
    SLICE_X42Y21         FDCE                                         f  watch1/sec_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.851     1.976    watch1/CLK
    SLICE_X42Y21         FDCE                                         r  watch1/sec_count_reg[2]/C
                         clock pessimism             -0.480     1.496    
    SLICE_X42Y21         FDCE (Remov_fdce_C_CLR)     -0.121     1.375    watch1/sec_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.637    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/anode_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.794ns  (logic 4.238ns (54.379%)  route 3.556ns (45.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.737     5.371    display/CLK100_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  display/anode_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     5.849 r  display/anode_out_reg[2]/Q
                         net (fo=1, routed)           3.556     9.405    SS_ANODE_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         3.760    13.165 r  SS_ANODE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.165    SS_ANODE[2]
    M18                                                               r  SS_ANODE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/anode_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.522ns  (logic 4.061ns (53.985%)  route 3.461ns (46.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.737     5.371    display/CLK100_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  display/anode_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     5.889 r  display/anode_out_reg[0]/Q
                         net (fo=1, routed)           3.461     9.351    SS_ANODE_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.543    12.893 r  SS_ANODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.893    SS_ANODE[0]
    K19                                                               r  SS_ANODE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.488ns  (logic 4.114ns (54.938%)  route 3.374ns (45.062%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.739     5.373    display/CLK100_IBUF_BUFG
    SLICE_X42Y23         FDRE                                         r  display/cathode_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.518     5.891 r  display/cathode_out_reg[4]/Q
                         net (fo=1, routed)           3.374     9.265    SS_CATHODE_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596    12.861 r  SS_CATHODE_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.861    SS_CATHODE[4]
    M17                                                               r  SS_CATHODE[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.279ns  (logic 3.986ns (54.764%)  route 3.293ns (45.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.739     5.373    display/CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  display/cathode_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456     5.829 r  display/cathode_out_reg[6]/Q
                         net (fo=1, routed)           3.293     9.122    SS_CATHODE_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.530    12.652 r  SS_CATHODE_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.652    SS_CATHODE[6]
    H18                                                               r  SS_CATHODE[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/anode_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.095ns  (logic 4.064ns (57.281%)  route 3.031ns (42.719%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.737     5.371    display/CLK100_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  display/anode_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.518     5.889 r  display/anode_out_reg[3]/Q
                         net (fo=1, routed)           3.031     8.920    SS_ANODE_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.546    12.466 r  SS_ANODE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.466    SS_ANODE[3]
    L16                                                               r  SS_ANODE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.926ns  (logic 3.990ns (57.602%)  route 2.937ns (42.398%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.739     5.373    display/CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  display/cathode_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456     5.829 r  display/cathode_out_reg[2]/Q
                         net (fo=1, routed)           2.937     8.766    SS_CATHODE_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.534    12.299 r  SS_CATHODE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.299    SS_CATHODE[2]
    J18                                                               r  SS_CATHODE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.899ns  (logic 3.972ns (57.563%)  route 2.928ns (42.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.743     5.377    display/CLK100_IBUF_BUFG
    SLICE_X41Y21         FDRE                                         r  display/cathode_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.456     5.833 r  display/cathode_out_reg[1]/Q
                         net (fo=1, routed)           2.928     8.761    SS_CATHODE_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516    12.277 r  SS_CATHODE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.277    SS_CATHODE[1]
    H15                                                               r  SS_CATHODE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.856ns  (logic 4.017ns (58.586%)  route 2.840ns (41.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.743     5.377    display/CLK100_IBUF_BUFG
    SLICE_X41Y21         FDRE                                         r  display/cathode_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.456     5.833 r  display/cathode_out_reg[0]/Q
                         net (fo=1, routed)           2.840     8.673    SS_CATHODE_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.561    12.234 r  SS_CATHODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.234    SS_CATHODE[0]
    K14                                                               r  SS_CATHODE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/anode_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.804ns  (logic 4.031ns (59.254%)  route 2.772ns (40.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.737     5.371    display/CLK100_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  display/anode_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     5.889 r  display/anode_out_reg[1]/Q
                         net (fo=1, routed)           2.772     8.661    SS_ANODE_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.513    12.175 r  SS_ANODE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.175    SS_ANODE[1]
    H17                                                               r  SS_ANODE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.719ns  (logic 4.039ns (60.113%)  route 2.680ns (39.887%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.739     5.373    display/CLK100_IBUF_BUFG
    SLICE_X42Y23         FDRE                                         r  display/cathode_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.518     5.891 r  display/cathode_out_reg[5]/Q
                         net (fo=1, routed)           2.680     8.571    SS_CATHODE_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.521    12.093 r  SS_CATHODE_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.093    SS_CATHODE[5]
    J16                                                               r  SS_CATHODE[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 watch1/led_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.391ns (80.197%)  route 0.343ns (19.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.584     1.462    watch1/CLK
    SLICE_X43Y21         FDCE                                         r  watch1/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  watch1/led_reg/Q
                         net (fo=2, routed)           0.343     1.946    LED_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         1.250     3.196 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.196    LED[1]
    P20                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/anode_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.136ns  (logic 1.378ns (64.544%)  route 0.757ns (35.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.581     1.459    display/CLK100_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  display/anode_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.164     1.623 r  display/anode_out_reg[1]/Q
                         net (fo=1, routed)           0.757     2.380    SS_ANODE_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.214     3.595 r  SS_ANODE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.595    SS_ANODE[1]
    H17                                                               r  SS_ANODE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 1.355ns (63.103%)  route 0.792ns (36.897%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.584     1.462    display/CLK100_IBUF_BUFG
    SLICE_X40Y21         FDRE                                         r  display/cathode_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  display/cathode_out_reg[3]/Q
                         net (fo=1, routed)           0.792     2.395    SS_CATHODE_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         1.214     3.610 r  SS_CATHODE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.610    SS_CATHODE[3]
    J15                                                               r  SS_CATHODE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.153ns  (logic 1.386ns (64.375%)  route 0.767ns (35.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.582     1.460    display/CLK100_IBUF_BUFG
    SLICE_X42Y23         FDRE                                         r  display/cathode_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  display/cathode_out_reg[5]/Q
                         net (fo=1, routed)           0.767     2.391    SS_CATHODE_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         1.222     3.613 r  SS_CATHODE_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.613    SS_CATHODE[5]
    J16                                                               r  SS_CATHODE[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.214ns  (logic 1.375ns (62.124%)  route 0.839ns (37.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.582     1.460    display/CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  display/cathode_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  display/cathode_out_reg[2]/Q
                         net (fo=1, routed)           0.839     2.440    SS_CATHODE_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.234     3.674 r  SS_CATHODE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.674    SS_CATHODE[2]
    J18                                                               r  SS_CATHODE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.403ns (62.864%)  route 0.829ns (37.136%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.584     1.462    display/CLK100_IBUF_BUFG
    SLICE_X41Y21         FDRE                                         r  display/cathode_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  display/cathode_out_reg[0]/Q
                         net (fo=1, routed)           0.829     2.432    SS_CATHODE_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         1.262     3.693 r  SS_CATHODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.693    SS_CATHODE[0]
    K14                                                               r  SS_CATHODE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.358ns (60.701%)  route 0.879ns (39.299%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.584     1.462    display/CLK100_IBUF_BUFG
    SLICE_X41Y21         FDRE                                         r  display/cathode_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  display/cathode_out_reg[1]/Q
                         net (fo=1, routed)           0.879     2.482    SS_CATHODE_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         1.217     3.698 r  SS_CATHODE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.698    SS_CATHODE[1]
    H15                                                               r  SS_CATHODE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/anode_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.311ns  (logic 1.411ns (61.055%)  route 0.900ns (38.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.581     1.459    display/CLK100_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  display/anode_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.164     1.623 r  display/anode_out_reg[3]/Q
                         net (fo=1, routed)           0.900     2.523    SS_ANODE_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         1.247     3.770 r  SS_ANODE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.770    SS_ANODE[3]
    L16                                                               r  SS_ANODE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.408ns  (logic 1.372ns (56.988%)  route 1.036ns (43.012%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.582     1.460    display/CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  display/cathode_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  display/cathode_out_reg[6]/Q
                         net (fo=1, routed)           1.036     2.637    SS_CATHODE_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         1.231     3.867 r  SS_CATHODE_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.867    SS_CATHODE[6]
    H18                                                               r  SS_CATHODE[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.504ns  (logic 1.460ns (58.300%)  route 1.044ns (41.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.582     1.460    display/CLK100_IBUF_BUFG
    SLICE_X42Y23         FDRE                                         r  display/cathode_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  display/cathode_out_reg[4]/Q
                         net (fo=1, routed)           1.044     2.668    SS_CATHODE_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         1.296     3.964 r  SS_CATHODE_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.964    SS_CATHODE[4]
    M17                                                               r  SS_CATHODE[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PB[0]
                            (input port)
  Destination:            pre_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.686ns  (logic 1.583ns (58.930%)  route 1.103ns (41.070%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  PB[0] (IN)
                         net (fo=0)                   0.000     0.000    PB[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  PB_IBUF[0]_inst/O
                         net (fo=1, routed)           1.103     2.686    PB_IBUF[0]
    SLICE_X42Y27         FDRE                                         r  pre_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.565     4.923    CLK100_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  pre_reset_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PB[0]
                            (input port)
  Destination:            pre_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.350ns (44.553%)  route 0.435ns (55.447%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  PB[0] (IN)
                         net (fo=0)                   0.000     0.000    PB[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  PB_IBUF[0]_inst/O
                         net (fo=1, routed)           0.435     0.785    PB_IBUF[0]
    SLICE_X42Y27         FDRE                                         r  pre_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.850     1.975    CLK100_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  pre_reset_reg/C





