{
  "Top": "foc_frontend",
  "RtlTop": "foc_frontend",
  "RtlPrefix": "",
  "RtlSubPrefix": "foc_frontend_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<80>, 0, 0, 0>, 0>&",
      "srcSize": "256",
      "hwRefs": [{
          "type": "interface",
          "interface": "A",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "B": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_int<64>, 0, 0, 0>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "B",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "C": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_int<64>, 0, 0, 0>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "C",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "control": {
      "index": "3",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control_r",
          "name": "control",
          "usage": "data",
          "direction": "in"
        }]
    },
    "logger": {
      "index": "4",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control_r",
          "name": "logger",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/mklab\/workspace\/foc\/foc-rewrite",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=10"
    ],
    "DirectiveTcl": ["set_directive_top foc_frontend -name foc_frontend"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "foc_frontend"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "5 ~ 270",
    "Latency": "4"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "foc_frontend",
    "Version": "1.0",
    "DisplayName": "Foc_frontend",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_foc_frontend_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/apc\/src\/FOC\/foc.cpp",
      "..\/apc\/src\/front\/frontend.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/foc.vhd",
      "impl\/vhdl\/foc_buffer_velocity_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/foc_clarke_direct_float_s.vhd",
      "impl\/vhdl\/foc_clarke_inverse_float_s.vhd",
      "impl\/vhdl\/foc_control_r_s_axi.vhd",
      "impl\/vhdl\/foc_cosine_d_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/foc_cosine_d_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/foc_cosine_i_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/foc_dmul_64ns_64ns_64_5_max_dsp_1.vhd",
      "impl\/vhdl\/foc_exp_core_32_32_66_s.vhd",
      "impl\/vhdl\/foc_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/foc_faddfsub_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/foc_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/foc_fdiv_32ns_32ns_32_9_no_dsp_1.vhd",
      "impl\/vhdl\/foc_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/foc_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/foc_foc_Pipeline_VITIS_LOOP_13_1.vhd",
      "impl\/vhdl\/foc_foc_Pipeline_VITIS_LOOP_25_1.vhd",
      "impl\/vhdl\/foc_foc_Pipeline_VITIS_LOOP_26_1.vhd",
      "impl\/vhdl\/foc_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/foc_fptrunc_64ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/foc_frontend_buffer_velocity_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/foc_frontend_buffer_velocity_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/foc_frontend_calibration.vhd",
      "impl\/vhdl\/foc_frontend_clarke_direct_ap_fixed_32_18_5_3_0_s.vhd",
      "impl\/vhdl\/foc_frontend_clarke_direct_ap_fixed_48_24_5_3_0_s.vhd",
      "impl\/vhdl\/foc_frontend_clarke_direct_float_s.vhd",
      "impl\/vhdl\/foc_frontend_clarke_inverse_ap_fixed_32_18_5_3_0_s.vhd",
      "impl\/vhdl\/foc_frontend_clarke_inverse_ap_fixed_48_24_5_3_0_s.vhd",
      "impl\/vhdl\/foc_frontend_clarke_inverse_float_s.vhd",
      "impl\/vhdl\/foc_frontend_control_r_s_axi.vhd",
      "impl\/vhdl\/foc_frontend_decoupling_float_s.vhd",
      "impl\/vhdl\/foc_frontend_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/foc_frontend_faddfsub_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/foc_frontend_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/foc_frontend_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/foc_frontend_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/foc_frontend_foc.vhd",
      "impl\/vhdl\/foc_frontend_fsqrt_32ns_32ns_32_8_no_dsp_1.vhd",
      "impl\/vhdl\/foc_frontend_fsub_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/foc_frontend_low_pass_filter_ap_fixed_32_18_5_3_0_Pipeline_VITIS_LOOP_29_1.vhd",
      "impl\/vhdl\/foc_frontend_low_pass_filter_ap_fixed_32_18_5_3_0_s.vhd",
      "impl\/vhdl\/foc_frontend_low_pass_filter_ap_fixed_48_24_5_3_0_Pipeline_VITIS_LOOP_29_1.vhd",
      "impl\/vhdl\/foc_frontend_low_pass_filter_ap_fixed_48_24_5_3_0_s.vhd",
      "impl\/vhdl\/foc_frontend_low_pass_filter_float_Pipeline_VITIS_LOOP_29_1.vhd",
      "impl\/vhdl\/foc_frontend_low_pass_filter_float_s.vhd",
      "impl\/vhdl\/foc_frontend_manual_control.vhd",
      "impl\/vhdl\/foc_frontend_mul_19s_32s_51_1_1.vhd",
      "impl\/vhdl\/foc_frontend_mul_28s_32s_59_1_1.vhd",
      "impl\/vhdl\/foc_frontend_mul_29s_48s_76_1_1.vhd",
      "impl\/vhdl\/foc_frontend_mul_30s_13ns_43_1_1.vhd",
      "impl\/vhdl\/foc_frontend_mul_32s_13ns_45_1_1.vhd",
      "impl\/vhdl\/foc_frontend_mul_32s_14ns_46_1_1.vhd",
      "impl\/vhdl\/foc_frontend_mul_32s_15ns_46_1_1.vhd",
      "impl\/vhdl\/foc_frontend_mul_32s_15s_46_1_1.vhd",
      "impl\/vhdl\/foc_frontend_mul_32s_16ns_46_1_1.vhd",
      "impl\/vhdl\/foc_frontend_mul_38s_48s_85_1_1.vhd",
      "impl\/vhdl\/foc_frontend_mul_40s_23ns_63_1_1.vhd",
      "impl\/vhdl\/foc_frontend_mul_48s_23ns_71_1_1.vhd",
      "impl\/vhdl\/foc_frontend_mul_48s_24ns_72_1_1.vhd",
      "impl\/vhdl\/foc_frontend_mul_48s_25ns_72_1_1.vhd",
      "impl\/vhdl\/foc_frontend_mul_48s_25s_72_1_1.vhd",
      "impl\/vhdl\/foc_frontend_mul_48s_26ns_72_1_1.vhd",
      "impl\/vhdl\/foc_frontend_park_direct_ap_fixed_32_18_5_3_0_s.vhd",
      "impl\/vhdl\/foc_frontend_park_direct_ap_fixed_32_18_5_3_0_s_cosine_d_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/foc_frontend_park_direct_ap_fixed_32_18_5_3_0_s_sine_d_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/foc_frontend_park_direct_ap_fixed_48_24_5_3_0_s.vhd",
      "impl\/vhdl\/foc_frontend_park_direct_ap_fixed_48_24_5_3_0_s_cosine_d_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/foc_frontend_park_direct_ap_fixed_48_24_5_3_0_s_sine_d_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/foc_frontend_park_direct_float_s.vhd",
      "impl\/vhdl\/foc_frontend_park_direct_float_s_cosine_d_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/foc_frontend_park_direct_float_s_sine_d_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/foc_frontend_park_inverse_ap_fixed_32_18_5_3_0_s.vhd",
      "impl\/vhdl\/foc_frontend_park_inverse_ap_fixed_48_24_5_3_0_s.vhd",
      "impl\/vhdl\/foc_frontend_park_inverse_float_s.vhd",
      "impl\/vhdl\/foc_frontend_park_inverse_float_s_cosine_i_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/foc_frontend_park_inverse_float_s_sine_i_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/foc_frontend_PI_control_ap_fixed_32_18_5_3_0_s.vhd",
      "impl\/vhdl\/foc_frontend_PI_control_ap_fixed_48_24_5_3_0_s.vhd",
      "impl\/vhdl\/foc_frontend_PI_control_float_s.vhd",
      "impl\/vhdl\/foc_frontend_regslice_both.vhd",
      "impl\/vhdl\/foc_frontend_sitofp_32s_32_4_no_dsp_1.vhd",
      "impl\/vhdl\/foc_frontend_SVPWM_ap_fixed_32_18_5_3_0_s.vhd",
      "impl\/vhdl\/foc_frontend_SVPWM_ap_fixed_48_24_5_3_0_s.vhd",
      "impl\/vhdl\/foc_frontend_SVPWM_float_s.vhd",
      "impl\/vhdl\/foc_frontend_torque_foc.vhd",
      "impl\/vhdl\/foc_fsub_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/foc_low_pass_filter_ap_fixed_32_16_5_3_0_Pipeline_VITIS_LOOP_24_1.vhd",
      "impl\/vhdl\/foc_low_pass_filter_ap_fixed_32_16_5_3_0_Pipeline_VITIS_LOOP_25_1.vhd",
      "impl\/vhdl\/foc_low_pass_filter_ap_fixed_32_16_5_3_0_s.vhd",
      "impl\/vhdl\/foc_low_pass_filter_ap_fixed_32_16_5_3_0_s_buffer_velocity_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/foc_low_pass_filter_float_Pipeline_VITIS_LOOP_25_1.vhd",
      "impl\/vhdl\/foc_low_pass_filter_float_Pipeline_VITIS_LOOP_28_1.vhd",
      "impl\/vhdl\/foc_low_pass_filter_float_Pipeline_VITIS_LOOP_29_1.vhd",
      "impl\/vhdl\/foc_low_pass_filter_float_s.vhd",
      "impl\/vhdl\/foc_low_pass_filter_float_s_buffer_velocity_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/foc_mul_16ns_33ns_34_1_1.vhd",
      "impl\/vhdl\/foc_mul_23s_22ns_45_1_1.vhd",
      "impl\/vhdl\/foc_mul_30s_29ns_58_1_1.vhd",
      "impl\/vhdl\/foc_mul_32ns_50ns_81_1_1.vhd",
      "impl\/vhdl\/foc_mul_32s_13ns_45_1_1.vhd",
      "impl\/vhdl\/foc_mul_32s_14ns_46_1_1.vhd",
      "impl\/vhdl\/foc_mul_32s_16ns_48_1_1.vhd",
      "impl\/vhdl\/foc_mul_32s_17ns_48_1_1.vhd",
      "impl\/vhdl\/foc_mul_32s_17s_48_1_1.vhd",
      "impl\/vhdl\/foc_mul_32s_18ns_50_1_1.vhd",
      "impl\/vhdl\/foc_mul_32s_18s_48_1_1.vhd",
      "impl\/vhdl\/foc_mul_49s_19ns_64_1_1.vhd",
      "impl\/vhdl\/foc_mul_80s_24ns_80_1_1.vhd",
      "impl\/vhdl\/foc_mul_mul_15ns_15ns_30_4_1.vhd",
      "impl\/vhdl\/foc_mul_mul_15ns_15s_30_4_1.vhd",
      "impl\/vhdl\/foc_mul_mul_16s_17ns_34_4_1.vhd",
      "impl\/vhdl\/foc_mux_83_1_1_1.vhd",
      "impl\/vhdl\/foc_mux_164_1_1_1.vhd",
      "impl\/vhdl\/foc_p_hls_fptosi_float_i16.vhd",
      "impl\/vhdl\/foc_park_direct_ap_fixed_32_16_5_3_0_Pipeline_VITIS_LOOP_87_1.vhd",
      "impl\/vhdl\/foc_park_direct_ap_fixed_32_16_5_3_0_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circbkb.vhd",
      "impl\/vhdl\/foc_park_direct_ap_fixed_32_16_5_3_0_s.vhd",
      "impl\/vhdl\/foc_park_direct_float_s.vhd",
      "impl\/vhdl\/foc_park_inverse_ap_fixed_32_16_5_3_0_Pipeline_VITIS_LOOP_87_1.vhd",
      "impl\/vhdl\/foc_park_inverse_ap_fixed_32_16_5_3_0_s.vhd",
      "impl\/vhdl\/foc_park_inverse_float_s.vhd",
      "impl\/vhdl\/foc_park_inverse_float_s_cosine_i_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/foc_park_inverse_float_s_sine_i_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/foc_PI_control_float_s.vhd",
      "impl\/vhdl\/foc_regslice_both.vhd",
      "impl\/vhdl\/foc_sdiv_32ns_32ns_32_36_seq_1.vhd",
      "impl\/vhdl\/foc_sin_or_cos_float_Pipeline_1.vhd",
      "impl\/vhdl\/foc_sin_or_cos_float_Pipeline_2.vhd",
      "impl\/vhdl\/foc_sin_or_cos_float_s.vhd",
      "impl\/vhdl\/foc_sin_or_cos_float_s_ref_4oPi_table_100_V_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/foc_sin_or_cos_float_s_second_order_float_sin_cos_K0_V_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/foc_sin_or_cos_float_s_second_order_float_sin_cos_K1_V_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/foc_sin_or_cos_float_s_second_order_float_sin_cos_K2_V_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/foc_sine_d_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/foc_sine_d_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/foc_sine_i_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/foc_sitofp_32s_32_4_no_dsp_1.vhd",
      "impl\/vhdl\/foc_sitofp_64ns_32_4_no_dsp_1.vhd",
      "impl\/vhdl\/foc_sitofp_64s_32_4_no_dsp_1.vhd",
      "impl\/vhdl\/foc_srem_11ns_11ns_11_15_seq_1.vhd",
      "impl\/vhdl\/foc_srem_16s_11ns_10_20_seq_1.vhd",
      "impl\/vhdl\/foc_SVPWM_float_s.vhd",
      "impl\/vhdl\/foc_frontend.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/foc.v",
      "impl\/verilog\/foc_buffer_velocity_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/foc_buffer_velocity_RAM_AUTO_1R1W.v",
      "impl\/verilog\/foc_clarke_direct_float_s.v",
      "impl\/verilog\/foc_clarke_inverse_float_s.v",
      "impl\/verilog\/foc_control_r_s_axi.v",
      "impl\/verilog\/foc_cosine_d_ROM_AUTO_1R.dat",
      "impl\/verilog\/foc_cosine_d_ROM_AUTO_1R.v",
      "impl\/verilog\/foc_cosine_d_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/foc_cosine_d_V_ROM_AUTO_1R.v",
      "impl\/verilog\/foc_cosine_i_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/foc_cosine_i_V_ROM_AUTO_1R.v",
      "impl\/verilog\/foc_dmul_64ns_64ns_64_5_max_dsp_1.v",
      "impl\/verilog\/foc_exp_core_32_32_66_s.v",
      "impl\/verilog\/foc_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/foc_faddfsub_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/foc_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/foc_fdiv_32ns_32ns_32_9_no_dsp_1.v",
      "impl\/verilog\/foc_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/foc_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/foc_foc_Pipeline_VITIS_LOOP_13_1.v",
      "impl\/verilog\/foc_foc_Pipeline_VITIS_LOOP_25_1.v",
      "impl\/verilog\/foc_foc_Pipeline_VITIS_LOOP_26_1.v",
      "impl\/verilog\/foc_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/foc_fptrunc_64ns_32_2_no_dsp_1.v",
      "impl\/verilog\/foc_frontend_buffer_velocity_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/foc_frontend_buffer_velocity_RAM_AUTO_1R1W.v",
      "impl\/verilog\/foc_frontend_buffer_velocity_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/foc_frontend_buffer_velocity_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/foc_frontend_calibration.v",
      "impl\/verilog\/foc_frontend_clarke_direct_ap_fixed_32_18_5_3_0_s.v",
      "impl\/verilog\/foc_frontend_clarke_direct_ap_fixed_48_24_5_3_0_s.v",
      "impl\/verilog\/foc_frontend_clarke_direct_float_s.v",
      "impl\/verilog\/foc_frontend_clarke_inverse_ap_fixed_32_18_5_3_0_s.v",
      "impl\/verilog\/foc_frontend_clarke_inverse_ap_fixed_48_24_5_3_0_s.v",
      "impl\/verilog\/foc_frontend_clarke_inverse_float_s.v",
      "impl\/verilog\/foc_frontend_control_r_s_axi.v",
      "impl\/verilog\/foc_frontend_decoupling_float_s.v",
      "impl\/verilog\/foc_frontend_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/foc_frontend_faddfsub_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/foc_frontend_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/foc_frontend_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/foc_frontend_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/foc_frontend_foc.v",
      "impl\/verilog\/foc_frontend_fsqrt_32ns_32ns_32_8_no_dsp_1.v",
      "impl\/verilog\/foc_frontend_fsub_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/foc_frontend_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/foc_frontend_hls_deadlock_idx2_monitor.v",
      "impl\/verilog\/foc_frontend_hls_deadlock_idx3_monitor.v",
      "impl\/verilog\/foc_frontend_hls_deadlock_idx4_monitor.v",
      "impl\/verilog\/foc_frontend_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/foc_frontend_low_pass_filter_ap_fixed_32_18_5_3_0_Pipeline_VITIS_LOOP_29_1.v",
      "impl\/verilog\/foc_frontend_low_pass_filter_ap_fixed_32_18_5_3_0_s.v",
      "impl\/verilog\/foc_frontend_low_pass_filter_ap_fixed_48_24_5_3_0_Pipeline_VITIS_LOOP_29_1.v",
      "impl\/verilog\/foc_frontend_low_pass_filter_ap_fixed_48_24_5_3_0_s.v",
      "impl\/verilog\/foc_frontend_low_pass_filter_float_Pipeline_VITIS_LOOP_29_1.v",
      "impl\/verilog\/foc_frontend_low_pass_filter_float_s.v",
      "impl\/verilog\/foc_frontend_manual_control.v",
      "impl\/verilog\/foc_frontend_mul_19s_32s_51_1_1.v",
      "impl\/verilog\/foc_frontend_mul_28s_32s_59_1_1.v",
      "impl\/verilog\/foc_frontend_mul_29s_48s_76_1_1.v",
      "impl\/verilog\/foc_frontend_mul_30s_13ns_43_1_1.v",
      "impl\/verilog\/foc_frontend_mul_32s_13ns_45_1_1.v",
      "impl\/verilog\/foc_frontend_mul_32s_14ns_46_1_1.v",
      "impl\/verilog\/foc_frontend_mul_32s_15ns_46_1_1.v",
      "impl\/verilog\/foc_frontend_mul_32s_15s_46_1_1.v",
      "impl\/verilog\/foc_frontend_mul_32s_16ns_46_1_1.v",
      "impl\/verilog\/foc_frontend_mul_38s_48s_85_1_1.v",
      "impl\/verilog\/foc_frontend_mul_40s_23ns_63_1_1.v",
      "impl\/verilog\/foc_frontend_mul_48s_23ns_71_1_1.v",
      "impl\/verilog\/foc_frontend_mul_48s_24ns_72_1_1.v",
      "impl\/verilog\/foc_frontend_mul_48s_25ns_72_1_1.v",
      "impl\/verilog\/foc_frontend_mul_48s_25s_72_1_1.v",
      "impl\/verilog\/foc_frontend_mul_48s_26ns_72_1_1.v",
      "impl\/verilog\/foc_frontend_park_direct_ap_fixed_32_18_5_3_0_s.v",
      "impl\/verilog\/foc_frontend_park_direct_ap_fixed_32_18_5_3_0_s_cosine_d_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/foc_frontend_park_direct_ap_fixed_32_18_5_3_0_s_cosine_d_V_ROM_AUTO_1R.v",
      "impl\/verilog\/foc_frontend_park_direct_ap_fixed_32_18_5_3_0_s_sine_d_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/foc_frontend_park_direct_ap_fixed_32_18_5_3_0_s_sine_d_V_ROM_AUTO_1R.v",
      "impl\/verilog\/foc_frontend_park_direct_ap_fixed_48_24_5_3_0_s.v",
      "impl\/verilog\/foc_frontend_park_direct_ap_fixed_48_24_5_3_0_s_cosine_d_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/foc_frontend_park_direct_ap_fixed_48_24_5_3_0_s_cosine_d_V_ROM_AUTO_1R.v",
      "impl\/verilog\/foc_frontend_park_direct_ap_fixed_48_24_5_3_0_s_sine_d_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/foc_frontend_park_direct_ap_fixed_48_24_5_3_0_s_sine_d_V_ROM_AUTO_1R.v",
      "impl\/verilog\/foc_frontend_park_direct_float_s.v",
      "impl\/verilog\/foc_frontend_park_direct_float_s_cosine_d_ROM_AUTO_1R.dat",
      "impl\/verilog\/foc_frontend_park_direct_float_s_cosine_d_ROM_AUTO_1R.v",
      "impl\/verilog\/foc_frontend_park_direct_float_s_sine_d_ROM_AUTO_1R.dat",
      "impl\/verilog\/foc_frontend_park_direct_float_s_sine_d_ROM_AUTO_1R.v",
      "impl\/verilog\/foc_frontend_park_inverse_ap_fixed_32_18_5_3_0_s.v",
      "impl\/verilog\/foc_frontend_park_inverse_ap_fixed_48_24_5_3_0_s.v",
      "impl\/verilog\/foc_frontend_park_inverse_float_s.v",
      "impl\/verilog\/foc_frontend_park_inverse_float_s_cosine_i_ROM_AUTO_1R.dat",
      "impl\/verilog\/foc_frontend_park_inverse_float_s_cosine_i_ROM_AUTO_1R.v",
      "impl\/verilog\/foc_frontend_park_inverse_float_s_sine_i_ROM_AUTO_1R.dat",
      "impl\/verilog\/foc_frontend_park_inverse_float_s_sine_i_ROM_AUTO_1R.v",
      "impl\/verilog\/foc_frontend_PI_control_ap_fixed_32_18_5_3_0_s.v",
      "impl\/verilog\/foc_frontend_PI_control_ap_fixed_48_24_5_3_0_s.v",
      "impl\/verilog\/foc_frontend_PI_control_float_s.v",
      "impl\/verilog\/foc_frontend_regslice_both.v",
      "impl\/verilog\/foc_frontend_sitofp_32s_32_4_no_dsp_1.v",
      "impl\/verilog\/foc_frontend_SVPWM_ap_fixed_32_18_5_3_0_s.v",
      "impl\/verilog\/foc_frontend_SVPWM_ap_fixed_48_24_5_3_0_s.v",
      "impl\/verilog\/foc_frontend_SVPWM_float_s.v",
      "impl\/verilog\/foc_frontend_torque_foc.v",
      "impl\/verilog\/foc_fsub_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/foc_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/foc_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/foc_low_pass_filter_ap_fixed_32_16_5_3_0_Pipeline_VITIS_LOOP_24_1.v",
      "impl\/verilog\/foc_low_pass_filter_ap_fixed_32_16_5_3_0_Pipeline_VITIS_LOOP_25_1.v",
      "impl\/verilog\/foc_low_pass_filter_ap_fixed_32_16_5_3_0_s.v",
      "impl\/verilog\/foc_low_pass_filter_ap_fixed_32_16_5_3_0_s_buffer_velocity_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/foc_low_pass_filter_ap_fixed_32_16_5_3_0_s_buffer_velocity_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/foc_low_pass_filter_float_Pipeline_VITIS_LOOP_25_1.v",
      "impl\/verilog\/foc_low_pass_filter_float_Pipeline_VITIS_LOOP_28_1.v",
      "impl\/verilog\/foc_low_pass_filter_float_Pipeline_VITIS_LOOP_29_1.v",
      "impl\/verilog\/foc_low_pass_filter_float_s.v",
      "impl\/verilog\/foc_low_pass_filter_float_s_buffer_velocity_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/foc_low_pass_filter_float_s_buffer_velocity_RAM_AUTO_1R1W.v",
      "impl\/verilog\/foc_mul_16ns_33ns_34_1_1.v",
      "impl\/verilog\/foc_mul_23s_22ns_45_1_1.v",
      "impl\/verilog\/foc_mul_30s_29ns_58_1_1.v",
      "impl\/verilog\/foc_mul_32ns_50ns_81_1_1.v",
      "impl\/verilog\/foc_mul_32s_13ns_45_1_1.v",
      "impl\/verilog\/foc_mul_32s_14ns_46_1_1.v",
      "impl\/verilog\/foc_mul_32s_16ns_48_1_1.v",
      "impl\/verilog\/foc_mul_32s_17ns_48_1_1.v",
      "impl\/verilog\/foc_mul_32s_17s_48_1_1.v",
      "impl\/verilog\/foc_mul_32s_18ns_50_1_1.v",
      "impl\/verilog\/foc_mul_32s_18s_48_1_1.v",
      "impl\/verilog\/foc_mul_49s_19ns_64_1_1.v",
      "impl\/verilog\/foc_mul_80s_24ns_80_1_1.v",
      "impl\/verilog\/foc_mul_mul_15ns_15ns_30_4_1.v",
      "impl\/verilog\/foc_mul_mul_15ns_15s_30_4_1.v",
      "impl\/verilog\/foc_mul_mul_16s_17ns_34_4_1.v",
      "impl\/verilog\/foc_mux_83_1_1_1.v",
      "impl\/verilog\/foc_mux_164_1_1_1.v",
      "impl\/verilog\/foc_p_hls_fptosi_float_i16.v",
      "impl\/verilog\/foc_park_direct_ap_fixed_32_16_5_3_0_Pipeline_VITIS_LOOP_87_1.v",
      "impl\/verilog\/foc_park_direct_ap_fixed_32_16_5_3_0_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circbkb.dat",
      "impl\/verilog\/foc_park_direct_ap_fixed_32_16_5_3_0_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circbkb.v",
      "impl\/verilog\/foc_park_direct_ap_fixed_32_16_5_3_0_s.v",
      "impl\/verilog\/foc_park_direct_float_s.v",
      "impl\/verilog\/foc_park_inverse_ap_fixed_32_16_5_3_0_Pipeline_VITIS_LOOP_87_1.v",
      "impl\/verilog\/foc_park_inverse_ap_fixed_32_16_5_3_0_s.v",
      "impl\/verilog\/foc_park_inverse_float_s.v",
      "impl\/verilog\/foc_park_inverse_float_s_cosine_i_ROM_AUTO_1R.dat",
      "impl\/verilog\/foc_park_inverse_float_s_cosine_i_ROM_AUTO_1R.v",
      "impl\/verilog\/foc_park_inverse_float_s_sine_i_ROM_AUTO_1R.dat",
      "impl\/verilog\/foc_park_inverse_float_s_sine_i_ROM_AUTO_1R.v",
      "impl\/verilog\/foc_PI_control_float_s.v",
      "impl\/verilog\/foc_regslice_both.v",
      "impl\/verilog\/foc_sdiv_32ns_32ns_32_36_seq_1.v",
      "impl\/verilog\/foc_sin_or_cos_float_Pipeline_1.v",
      "impl\/verilog\/foc_sin_or_cos_float_Pipeline_2.v",
      "impl\/verilog\/foc_sin_or_cos_float_s.v",
      "impl\/verilog\/foc_sin_or_cos_float_s_ref_4oPi_table_100_V_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/foc_sin_or_cos_float_s_ref_4oPi_table_100_V_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/foc_sin_or_cos_float_s_second_order_float_sin_cos_K0_V_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/foc_sin_or_cos_float_s_second_order_float_sin_cos_K0_V_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/foc_sin_or_cos_float_s_second_order_float_sin_cos_K1_V_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/foc_sin_or_cos_float_s_second_order_float_sin_cos_K1_V_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/foc_sin_or_cos_float_s_second_order_float_sin_cos_K2_V_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/foc_sin_or_cos_float_s_second_order_float_sin_cos_K2_V_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/foc_sine_d_ROM_AUTO_1R.dat",
      "impl\/verilog\/foc_sine_d_ROM_AUTO_1R.v",
      "impl\/verilog\/foc_sine_d_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/foc_sine_d_V_ROM_AUTO_1R.v",
      "impl\/verilog\/foc_sine_i_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/foc_sine_i_V_ROM_AUTO_1R.v",
      "impl\/verilog\/foc_sitofp_32s_32_4_no_dsp_1.v",
      "impl\/verilog\/foc_sitofp_64ns_32_4_no_dsp_1.v",
      "impl\/verilog\/foc_sitofp_64s_32_4_no_dsp_1.v",
      "impl\/verilog\/foc_srem_11ns_11ns_11_15_seq_1.v",
      "impl\/verilog\/foc_srem_16s_11ns_10_20_seq_1.v",
      "impl\/verilog\/foc_SVPWM_float_s.v",
      "impl\/verilog\/foc_frontend.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/foc_frontend_v1_0\/data\/foc_frontend.mdd",
      "impl\/misc\/drivers\/foc_frontend_v1_0\/data\/foc_frontend.tcl",
      "impl\/misc\/drivers\/foc_frontend_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/foc_frontend_v1_0\/src\/xfoc_frontend.c",
      "impl\/misc\/drivers\/foc_frontend_v1_0\/src\/xfoc_frontend.h",
      "impl\/misc\/drivers\/foc_frontend_v1_0\/src\/xfoc_frontend_hw.h",
      "impl\/misc\/drivers\/foc_frontend_v1_0\/src\/xfoc_frontend_linux.c",
      "impl\/misc\/drivers\/foc_frontend_v1_0\/src\/xfoc_frontend_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/foc_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl",
      "impl\/misc\/foc_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/foc_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/foc_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/foc_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl",
      "impl\/misc\/foc_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl",
      "impl\/misc\/foc_fpext_32ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/foc_fptrunc_64ns_32_2_no_dsp_1_ip.tcl",
      "impl\/misc\/foc_frontend_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/foc_frontend_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/foc_frontend_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/foc_frontend_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl",
      "impl\/misc\/foc_frontend_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl",
      "impl\/misc\/foc_frontend_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/foc_frontend_sitofp_32s_32_4_no_dsp_1_ip.tcl",
      "impl\/misc\/foc_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/foc_sitofp_32s_32_4_no_dsp_1_ip.tcl",
      "impl\/misc\/foc_sitofp_64ns_32_4_no_dsp_1_ip.tcl",
      "impl\/misc\/foc_sitofp_64s_32_4_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/foc_frontend.protoinst",
      ".debug\/foc.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "foc_dmul_64ns_64ns_64_5_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name foc_dmul_64ns_64ns_64_5_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "foc_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name foc_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "foc_faddfsub_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name foc_faddfsub_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "foc_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name foc_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "foc_fdiv_32ns_32ns_32_9_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 7 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name foc_fdiv_32ns_32ns_32_9_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "foc_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name foc_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "foc_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name foc_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "foc_fptrunc_64ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name foc_fptrunc_64ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "foc_frontend_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name foc_frontend_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "foc_frontend_faddfsub_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name foc_frontend_faddfsub_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "foc_frontend_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name foc_frontend_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "foc_frontend_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name foc_frontend_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "foc_frontend_fsqrt_32ns_32ns_32_8_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name foc_frontend_fsqrt_32ns_32ns_32_8_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "foc_frontend_fsub_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name foc_frontend_fsub_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "foc_frontend_sitofp_32s_32_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name foc_frontend_sitofp_32s_32_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "foc_fsub_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name foc_fsub_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "foc_sitofp_32s_32_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name foc_sitofp_32s_32_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "foc_sitofp_64ns_32_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name foc_sitofp_64ns_32_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "foc_sitofp_64s_32_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name foc_sitofp_64s_32_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control_r": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "8",
      "portPrefix": "s_axi_control_r_",
      "paramPrefix": "C_S_AXI_CONTROL_R_",
      "ports": [
        "s_axi_control_r_ARADDR",
        "s_axi_control_r_ARREADY",
        "s_axi_control_r_ARVALID",
        "s_axi_control_r_AWADDR",
        "s_axi_control_r_AWREADY",
        "s_axi_control_r_AWVALID",
        "s_axi_control_r_BREADY",
        "s_axi_control_r_BRESP",
        "s_axi_control_r_BVALID",
        "s_axi_control_r_RDATA",
        "s_axi_control_r_RREADY",
        "s_axi_control_r_RRESP",
        "s_axi_control_r_RVALID",
        "s_axi_control_r_WDATA",
        "s_axi_control_r_WREADY",
        "s_axi_control_r_WSTRB",
        "s_axi_control_r_WVALID"
      ],
      "memories": {
        "control": {
          "offset": "64",
          "range": "32"
        },
        "logger": {
          "offset": "128",
          "range": "128"
        }
      },
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "control"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "128",
          "argName": "logger"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control_r:A:B:C",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "A": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "80",
      "portPrefix": "A_",
      "ports": [
        "A_TDATA",
        "A_TKEEP",
        "A_TLAST",
        "A_TREADY",
        "A_TSTRB",
        "A_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "A"
        }]
    },
    "B": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "B_",
      "ports": [
        "B_TDATA",
        "B_TKEEP",
        "B_TLAST",
        "B_TREADY",
        "B_TSTRB",
        "B_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "B"
        }]
    },
    "C": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "C_",
      "ports": [
        "C_TDATA",
        "C_TKEEP",
        "C_TLAST",
        "C_TREADY",
        "C_TSTRB",
        "C_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "C"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_r_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_AWADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_control_r_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_r_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_r_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_ARADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_control_r_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_r_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "A_TDATA": {
      "dir": "in",
      "width": "80"
    },
    "A_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "A_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "A_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "A_TKEEP": {
      "dir": "in",
      "width": "10"
    },
    "A_TSTRB": {
      "dir": "in",
      "width": "10"
    },
    "B_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "B_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "B_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "B_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "B_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "B_TSTRB": {
      "dir": "out",
      "width": "8"
    },
    "C_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "C_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "C_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "C_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "C_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "C_TSTRB": {
      "dir": "out",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "foc_frontend",
      "Instances": [
        {
          "ModuleName": "calibration",
          "InstanceName": "grp_calibration_fu_180"
        },
        {
          "ModuleName": "torque_foc",
          "InstanceName": "grp_torque_foc_fu_192",
          "Instances": [
            {
              "ModuleName": "low_pass_filter_float_s",
              "InstanceName": "grp_low_pass_filter_float_s_fu_429",
              "Instances": [{
                  "ModuleName": "low_pass_filter_float_Pipeline_VITIS_LOOP_29_1",
                  "InstanceName": "grp_low_pass_filter_float_Pipeline_VITIS_LOOP_29_1_fu_60"
                }]
            },
            {
              "ModuleName": "clarke_direct_float_s",
              "InstanceName": "grp_clarke_direct_float_s_fu_448"
            },
            {
              "ModuleName": "park_direct_float_s",
              "InstanceName": "grp_park_direct_float_s_fu_454"
            },
            {
              "ModuleName": "PI_control_float_s",
              "InstanceName": "grp_PI_control_float_s_fu_465"
            },
            {
              "ModuleName": "PI_control_float_s",
              "InstanceName": "grp_PI_control_float_s_fu_476"
            },
            {
              "ModuleName": "decoupling_float_s",
              "InstanceName": "grp_decoupling_float_s_fu_488"
            },
            {
              "ModuleName": "park_inverse_float_s",
              "InstanceName": "grp_park_inverse_float_s_fu_497"
            },
            {
              "ModuleName": "clarke_inverse_float_s",
              "InstanceName": "grp_clarke_inverse_float_s_fu_508"
            },
            {
              "ModuleName": "SVPWM_float_s",
              "InstanceName": "grp_SVPWM_float_s_fu_514"
            }
          ]
        },
        {
          "ModuleName": "manual_control",
          "InstanceName": "grp_manual_control_fu_248",
          "Instances": [
            {
              "ModuleName": "park_inverse_float_s",
              "InstanceName": "grp_park_inverse_float_s_fu_302"
            },
            {
              "ModuleName": "clarke_inverse_float_s",
              "InstanceName": "grp_clarke_inverse_float_s_fu_313"
            },
            {
              "ModuleName": "SVPWM_float_s",
              "InstanceName": "grp_SVPWM_float_s_fu_319"
            }
          ]
        },
        {
          "ModuleName": "foc",
          "InstanceName": "grp_foc_fu_276",
          "Instances": [
            {
              "ModuleName": "low_pass_filter_float_s",
              "InstanceName": "grp_low_pass_filter_float_s_fu_466",
              "Instances": [{
                  "ModuleName": "low_pass_filter_float_Pipeline_VITIS_LOOP_29_1",
                  "InstanceName": "grp_low_pass_filter_float_Pipeline_VITIS_LOOP_29_1_fu_60"
                }]
            },
            {
              "ModuleName": "clarke_direct_float_s",
              "InstanceName": "grp_clarke_direct_float_s_fu_485"
            },
            {
              "ModuleName": "PI_control_float_s",
              "InstanceName": "grp_PI_control_float_s_fu_491"
            },
            {
              "ModuleName": "park_direct_float_s",
              "InstanceName": "grp_park_direct_float_s_fu_506"
            },
            {
              "ModuleName": "decoupling_float_s",
              "InstanceName": "grp_decoupling_float_s_fu_517"
            },
            {
              "ModuleName": "park_inverse_float_s",
              "InstanceName": "grp_park_inverse_float_s_fu_526"
            },
            {
              "ModuleName": "clarke_inverse_float_s",
              "InstanceName": "grp_clarke_inverse_float_s_fu_537"
            },
            {
              "ModuleName": "SVPWM_float_s",
              "InstanceName": "grp_SVPWM_float_s_fu_543"
            }
          ]
        }
      ]
    },
    "Info": {
      "low_pass_filter_float_Pipeline_VITIS_LOOP_29_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "low_pass_filter_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "clarke_direct_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "park_direct_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "PI_control_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "decoupling_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "park_inverse_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "clarke_inverse_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "SVPWM_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "torque_foc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "manual_control": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "foc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "calibration": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "foc_frontend": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "low_pass_filter_float_Pipeline_VITIS_LOOP_29_1": {
        "Latency": {
          "LatencyBest": "64",
          "LatencyAvg": "64",
          "LatencyWorst": "64",
          "PipelineII": "64",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.474"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_29_1",
            "TripCount": "31",
            "Latency": "62",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "76",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "low_pass_filter_float_s": {
        "Latency": {
          "LatencyBest": "77",
          "LatencyAvg": "77",
          "LatencyWorst": "77",
          "PipelineII": "77",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Area": {
          "DSP": "18",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "1573",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1615",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "clarke_direct_float_s": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "15",
          "LatencyWorst": "15",
          "PipelineII": "15",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "507",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "746",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "park_direct_float_s": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "DSP": "16",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1309",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1321",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "PI_control_float_s": {
        "Latency": {
          "LatencyBest": "20",
          "LatencyAvg": "20",
          "LatencyWorst": "20",
          "PipelineII": "20",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "668",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "786",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "decoupling_float_s": {
        "Latency": {
          "LatencyBest": "13",
          "LatencyAvg": "13",
          "LatencyWorst": "13",
          "PipelineII": "13",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Area": {
          "DSP": "10",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "884",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "829",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "park_inverse_float_s": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "DSP": "16",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1309",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1321",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "clarke_inverse_float_s": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "15",
          "LatencyWorst": "15",
          "PipelineII": "15",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Area": {
          "DSP": "10",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "994",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1291",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "SVPWM_float_s": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Area": {
          "DSP": "9",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1012",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2399",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "torque_foc": {
        "Latency": {
          "LatencyBest": "200",
          "LatencyAvg": "200",
          "LatencyWorst": "200",
          "PipelineII": "200",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "1",
          "DSP": "102",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "5",
          "FF": "10041",
          "AVAIL_FF": "460800",
          "UTIL_FF": "2",
          "LUT": "13631",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "manual_control": {
        "Latency": {
          "LatencyBest": "51",
          "LatencyAvg": "51",
          "LatencyWorst": "51",
          "PipelineII": "51",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "DSP": "37",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "4000",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "6437",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "foc": {
        "Latency": {
          "LatencyBest": "255",
          "LatencyAvg": "260",
          "LatencyWorst": "265",
          "PipelineIIMin": "255",
          "PipelineIIMax": "265",
          "PipelineII": "255 ~ 265",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "1",
          "DSP": "100",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "5",
          "FF": "10058",
          "AVAIL_FF": "460800",
          "UTIL_FF": "2",
          "LUT": "13764",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "calibration": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "25",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "foc_frontend": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "92",
          "LatencyWorst": "269",
          "PipelineIIMin": "5",
          "PipelineIIMax": "270",
          "PipelineII": "5 ~ 270",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "21",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "3",
          "DSP": "239",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "13",
          "FF": "24501",
          "AVAIL_FF": "460800",
          "UTIL_FF": "5",
          "LUT": "35185",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "15",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-10-17 13:30:50 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
