Timing Analyzer report for riscv_single_cycle_processor
Sat Dec 02 04:03:34 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; riscv_single_cycle_processor                        ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.06        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  48.4%      ;
;     Processor 3            ;  36.1%      ;
;     Processor 4            ;  21.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary             ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 31.0 MHz ; 31.0 MHz        ; clk        ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clk   ; -31.262 ; -74379.241        ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.408 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -3315.853                        ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                             ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                   ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -31.262 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[44][0][2] ; clk          ; clk         ; 1.000        ; -0.508     ; 31.752     ;
; -31.262 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[44][0][3] ; clk          ; clk         ; 1.000        ; -0.508     ; 31.752     ;
; -31.130 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[54][0][6] ; clk          ; clk         ; 1.000        ; -0.059     ; 32.069     ;
; -30.918 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[39][3][3] ; clk          ; clk         ; 1.000        ; -0.499     ; 31.417     ;
; -30.809 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[61][0][1] ; clk          ; clk         ; 1.000        ; -0.446     ; 31.361     ;
; -30.795 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[30][0][3] ; clk          ; clk         ; 1.000        ; -0.453     ; 31.340     ;
; -30.795 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[30][0][7] ; clk          ; clk         ; 1.000        ; -0.453     ; 31.340     ;
; -30.755 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[58][0][3] ; clk          ; clk         ; 1.000        ; -0.458     ; 31.295     ;
; -30.754 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[2][18]     ; clk          ; clk         ; 1.000        ; -0.446     ; 31.306     ;
; -30.751 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[14][18]    ; clk          ; clk         ; 1.000        ; -0.446     ; 31.303     ;
; -30.670 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[11][1][0] ; clk          ; clk         ; 1.000        ; -0.445     ; 31.223     ;
; -30.662 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[2][1][3]  ; clk          ; clk         ; 1.000        ; -0.449     ; 31.211     ;
; -30.645 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[40][2][3] ; clk          ; clk         ; 1.000        ; -0.438     ; 31.205     ;
; -30.641 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[8][1][3]  ; clk          ; clk         ; 1.000        ; -0.417     ; 31.222     ;
; -30.600 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[26][2][3] ; clk          ; clk         ; 1.000        ; -0.446     ; 31.152     ;
; -30.543 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[27][1][3] ; clk          ; clk         ; 1.000        ; -0.437     ; 31.104     ;
; -30.543 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[27][1][7] ; clk          ; clk         ; 1.000        ; -0.437     ; 31.104     ;
; -30.499 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[28][1][3] ; clk          ; clk         ; 1.000        ; -0.459     ; 31.038     ;
; -30.497 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[39][3][2] ; clk          ; clk         ; 1.000        ; -0.090     ; 31.405     ;
; -30.497 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[39][3][4] ; clk          ; clk         ; 1.000        ; -0.090     ; 31.405     ;
; -30.497 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[39][3][6] ; clk          ; clk         ; 1.000        ; -0.090     ; 31.405     ;
; -30.497 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[39][3][0] ; clk          ; clk         ; 1.000        ; -0.090     ; 31.405     ;
; -30.497 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[39][3][7] ; clk          ; clk         ; 1.000        ; -0.090     ; 31.405     ;
; -30.497 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[39][3][5] ; clk          ; clk         ; 1.000        ; -0.090     ; 31.405     ;
; -30.495 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[8][18]     ; clk          ; clk         ; 1.000        ; -0.457     ; 31.036     ;
; -30.494 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[4][18]     ; clk          ; clk         ; 1.000        ; -0.457     ; 31.035     ;
; -30.487 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[12][2][2] ; clk          ; clk         ; 1.000        ; -0.448     ; 31.037     ;
; -30.456 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[36][0][1] ; clk          ; clk         ; 1.000        ; -0.060     ; 31.394     ;
; -30.456 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[36][0][2] ; clk          ; clk         ; 1.000        ; -0.060     ; 31.394     ;
; -30.456 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[36][0][4] ; clk          ; clk         ; 1.000        ; -0.060     ; 31.394     ;
; -30.456 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[36][0][6] ; clk          ; clk         ; 1.000        ; -0.060     ; 31.394     ;
; -30.456 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[36][0][0] ; clk          ; clk         ; 1.000        ; -0.060     ; 31.394     ;
; -30.456 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[36][0][3] ; clk          ; clk         ; 1.000        ; -0.060     ; 31.394     ;
; -30.456 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[36][0][7] ; clk          ; clk         ; 1.000        ; -0.060     ; 31.394     ;
; -30.456 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[36][0][5] ; clk          ; clk         ; 1.000        ; -0.060     ; 31.394     ;
; -30.447 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[49][0][3] ; clk          ; clk         ; 1.000        ; -0.447     ; 30.998     ;
; -30.435 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[51][2][5] ; clk          ; clk         ; 1.000        ; -0.477     ; 30.956     ;
; -30.431 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[19][1][0] ; clk          ; clk         ; 1.000        ; -0.475     ; 30.954     ;
; -30.431 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[19][1][3] ; clk          ; clk         ; 1.000        ; -0.475     ; 30.954     ;
; -30.419 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[48][2][2] ; clk          ; clk         ; 1.000        ; -0.467     ; 30.950     ;
; -30.414 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[7][18]     ; clk          ; clk         ; 1.000        ; -0.476     ; 30.936     ;
; -30.397 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[45][0][1] ; clk          ; clk         ; 1.000        ; -0.451     ; 30.944     ;
; -30.397 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[45][0][5] ; clk          ; clk         ; 1.000        ; -0.451     ; 30.944     ;
; -30.388 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[2][3][5]  ; clk          ; clk         ; 1.000        ; -0.484     ; 30.902     ;
; -30.369 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[11][3][3] ; clk          ; clk         ; 1.000        ; -0.467     ; 30.900     ;
; -30.360 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[34][2][1] ; clk          ; clk         ; 1.000        ; -0.505     ; 30.853     ;
; -30.357 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[25][1][3] ; clk          ; clk         ; 1.000        ; -0.437     ; 30.918     ;
; -30.357 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[25][1][7] ; clk          ; clk         ; 1.000        ; -0.437     ; 30.918     ;
; -30.336 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[47][1][1] ; clk          ; clk         ; 1.000        ; -0.475     ; 30.859     ;
; -30.336 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[47][1][3] ; clk          ; clk         ; 1.000        ; -0.475     ; 30.859     ;
; -30.282 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[45][0][7] ; clk          ; clk         ; 1.000        ; -0.024     ; 31.256     ;
; -30.279 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[7][16]     ; clk          ; clk         ; 1.000        ; -0.449     ; 30.828     ;
; -30.277 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[3][16]     ; clk          ; clk         ; 1.000        ; -0.449     ; 30.826     ;
; -30.275 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[11][18]    ; clk          ; clk         ; 1.000        ; -0.474     ; 30.799     ;
; -30.273 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[45][2][3] ; clk          ; clk         ; 1.000        ; -0.499     ; 30.772     ;
; -30.273 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[45][2][7] ; clk          ; clk         ; 1.000        ; -0.499     ; 30.772     ;
; -30.272 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[3][18]     ; clk          ; clk         ; 1.000        ; -0.474     ; 30.796     ;
; -30.259 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[33][1][3] ; clk          ; clk         ; 1.000        ; -0.455     ; 30.802     ;
; -30.247 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[23][3][3] ; clk          ; clk         ; 1.000        ; -0.459     ; 30.786     ;
; -30.246 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[16][0][2] ; clk          ; clk         ; 1.000        ; -0.476     ; 30.768     ;
; -30.246 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[16][0][3] ; clk          ; clk         ; 1.000        ; -0.476     ; 30.768     ;
; -30.240 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[18][2][3] ; clk          ; clk         ; 1.000        ; -0.465     ; 30.773     ;
; -30.206 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[4][16]     ; clk          ; clk         ; 1.000        ; -0.446     ; 30.758     ;
; -30.205 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[8][16]     ; clk          ; clk         ; 1.000        ; -0.446     ; 30.757     ;
; -30.190 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[60][2][6] ; clk          ; clk         ; 1.000        ; -0.469     ; 30.719     ;
; -30.190 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[60][2][0] ; clk          ; clk         ; 1.000        ; -0.469     ; 30.719     ;
; -30.187 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[47][2][5] ; clk          ; clk         ; 1.000        ; -0.499     ; 30.686     ;
; -30.186 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[45][0][2] ; clk          ; clk         ; 1.000        ; -0.459     ; 30.725     ;
; -30.183 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[47][2][7] ; clk          ; clk         ; 1.000        ; -0.499     ; 30.682     ;
; -30.181 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[47][2][3] ; clk          ; clk         ; 1.000        ; -0.499     ; 30.680     ;
; -30.177 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[47][2][4] ; clk          ; clk         ; 1.000        ; -0.499     ; 30.676     ;
; -30.177 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[47][2][6] ; clk          ; clk         ; 1.000        ; -0.499     ; 30.676     ;
; -30.175 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[2][0][2]  ; clk          ; clk         ; 1.000        ; -0.476     ; 30.697     ;
; -30.173 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[10][23]    ; clk          ; clk         ; 1.000        ; -0.483     ; 30.688     ;
; -30.169 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[6][23]     ; clk          ; clk         ; 1.000        ; -0.483     ; 30.684     ;
; -30.150 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[5][1][1]  ; clk          ; clk         ; 1.000        ; -0.470     ; 30.678     ;
; -30.149 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[1][18]     ; clk          ; clk         ; 1.000        ; -0.477     ; 30.670     ;
; -30.147 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[13][18]    ; clk          ; clk         ; 1.000        ; -0.477     ; 30.668     ;
; -30.141 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[48][2][1] ; clk          ; clk         ; 1.000        ; -0.487     ; 30.652     ;
; -30.132 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[53][3][3] ; clk          ; clk         ; 1.000        ; -0.458     ; 30.672     ;
; -30.132 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[53][3][5] ; clk          ; clk         ; 1.000        ; -0.458     ; 30.672     ;
; -30.132 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[60][0][2] ; clk          ; clk         ; 1.000        ; -0.459     ; 30.671     ;
; -30.130 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[12][18]    ; clk          ; clk         ; 1.000        ; -0.470     ; 30.658     ;
; -30.117 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[12][16]    ; clk          ; clk         ; 1.000        ; -0.458     ; 30.657     ;
; -30.115 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[5][16]     ; clk          ; clk         ; 1.000        ; -0.458     ; 30.655     ;
; -30.111 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[2][16]     ; clk          ; clk         ; 1.000        ; -0.454     ; 30.655     ;
; -30.111 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[14][16]    ; clk          ; clk         ; 1.000        ; -0.454     ; 30.655     ;
; -30.109 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[15][1][2] ; clk          ; clk         ; 1.000        ; -0.473     ; 30.634     ;
; -30.109 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[15][1][4] ; clk          ; clk         ; 1.000        ; -0.473     ; 30.634     ;
; -30.109 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[15][1][3] ; clk          ; clk         ; 1.000        ; -0.473     ; 30.634     ;
; -30.109 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[15][1][7] ; clk          ; clk         ; 1.000        ; -0.473     ; 30.634     ;
; -30.104 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[40][3][1] ; clk          ; clk         ; 1.000        ; -0.475     ; 30.627     ;
; -30.104 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[40][3][3] ; clk          ; clk         ; 1.000        ; -0.475     ; 30.627     ;
; -30.103 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[51][0][3] ; clk          ; clk         ; 1.000        ; -0.468     ; 30.633     ;
; -30.103 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[51][0][7] ; clk          ; clk         ; 1.000        ; -0.468     ; 30.633     ;
; -30.098 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[53][1][1] ; clk          ; clk         ; 1.000        ; -0.451     ; 30.645     ;
; -30.087 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[7][0][0]  ; clk          ; clk         ; 1.000        ; -0.467     ; 30.618     ;
; -30.087 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[7][0][3]  ; clk          ; clk         ; 1.000        ; -0.467     ; 30.618     ;
; -30.071 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[48][0][1] ; clk          ; clk         ; 1.000        ; -0.487     ; 30.582     ;
; -30.071 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[48][0][2] ; clk          ; clk         ; 1.000        ; -0.487     ; 30.582     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.408 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[2]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[2]                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.674      ;
; 0.960 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[6]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[6]                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.226      ;
; 1.048 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.314      ;
; 1.049 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[3]                                                                          ; clk          ; clk         ; 0.000        ; 0.087      ; 1.322      ;
; 1.097 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[7]~11                                                                       ; clk          ; clk         ; 0.000        ; 0.087      ; 1.370      ;
; 1.255 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[6]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[2]                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.521      ;
; 1.300 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[2]                            ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.566      ;
; 1.403 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[6]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[4]                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.669      ;
; 1.688 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.954      ;
; 1.705 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[6]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]                                                             ; clk          ; clk         ; 0.000        ; 0.078      ; 1.969      ;
; 1.850 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[2]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]                                                             ; clk          ; clk         ; 0.000        ; 0.078      ; 2.114      ;
; 1.898 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]                                                           ; clk          ; clk         ; 0.000        ; 0.096      ; 2.180      ;
; 1.969 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[4]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]                                                             ; clk          ; clk         ; 0.000        ; 0.078      ; 2.233      ;
; 1.978 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]                                                           ; clk          ; clk         ; 0.000        ; 0.096      ; 2.260      ;
; 1.996 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[3]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]                                                             ; clk          ; clk         ; 0.000        ; 0.078      ; 2.260      ;
; 2.034 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]                                                           ; clk          ; clk         ; 0.000        ; 0.096      ; 2.316      ;
; 2.044 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.096      ; 2.326      ;
; 2.047 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[19]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[19]                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 2.313      ;
; 2.074 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[6]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[0]                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 2.340      ;
; 2.074 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[6]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[1]                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 2.340      ;
; 2.081 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[8]              ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.038      ; 2.341      ;
; 2.098 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[1]~6                          ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 2.356      ;
; 2.170 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[23]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]                                                           ; clk          ; clk         ; 0.000        ; 0.476      ; 2.832      ;
; 2.200 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[31]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[31]                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 2.466      ;
; 2.235 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[6]                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 2.503      ;
; 2.250 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[23]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.476      ; 2.912      ;
; 2.260 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]                                                           ; clk          ; clk         ; 0.000        ; 0.096      ; 2.542      ;
; 2.276 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[2]                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 2.544      ;
; 2.284 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[23]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[23]                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 2.550      ;
; 2.297 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[3]                            ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.074      ; 2.557      ;
; 2.310 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[21]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[21]                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 2.576      ;
; 2.311 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[29]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[30]                                                           ; clk          ; clk         ; 0.000        ; 0.451      ; 2.948      ;
; 2.313 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[7]~8                          ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[0]~2                                                                        ; clk          ; clk         ; 0.000        ; 0.046      ; 2.545      ;
; 2.314 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[29]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[29]                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 2.580      ;
; 2.320 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.096      ; 2.602      ;
; 2.332 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[2]                            ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[1]~6                                                                        ; clk          ; clk         ; 0.000        ; 0.089      ; 2.607      ;
; 2.339 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[7]~10                         ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[0]~2                                                                        ; clk          ; clk         ; 0.000        ; 0.046      ; 2.571      ;
; 2.359 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[3]                            ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[0]~2                                                                        ; clk          ; clk         ; 0.000        ; 0.046      ; 2.591      ;
; 2.365 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[14][28] ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[40][0][4]                                            ; clk          ; clk         ; 0.000        ; 0.105      ; 2.656      ;
; 2.380 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[21]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]                                                           ; clk          ; clk         ; 0.000        ; 0.476      ; 3.042      ;
; 2.386 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[0]                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 2.641      ;
; 2.390 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[20]                                                           ; clk          ; clk         ; 0.000        ; 0.451      ; 3.027      ;
; 2.397 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[3]              ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.074      ; 2.693      ;
; 2.400 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[22]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]                                                           ; clk          ; clk         ; 0.000        ; 0.476      ; 3.062      ;
; 2.416 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[16]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]                                                           ; clk          ; clk         ; 0.000        ; 0.120      ; 2.722      ;
; 2.424 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[4]                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 2.692      ;
; 2.428 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[7]              ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.038      ; 2.688      ;
; 2.430 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[19]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]                                                           ; clk          ; clk         ; 0.000        ; 0.476      ; 3.092      ;
; 2.451 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[6]              ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.038      ; 2.711      ;
; 2.460 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[21]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.476      ; 3.122      ;
; 2.464 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[16]                                                           ; clk          ; clk         ; 0.000        ; 0.451      ; 3.101      ;
; 2.465 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[19]                                                           ; clk          ; clk         ; 0.000        ; -0.300     ; 2.351      ;
; 2.466 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[14]                                                           ; clk          ; clk         ; 0.000        ; 0.451      ; 3.103      ;
; 2.466 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[4]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[4]                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 2.732      ;
; 2.467 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[15]                                                           ; clk          ; clk         ; 0.000        ; 0.451      ; 3.104      ;
; 2.467 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[30]                                                           ; clk          ; clk         ; 0.000        ; 0.451      ; 3.104      ;
; 2.475 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[22]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[22]                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 2.741      ;
; 2.480 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[22]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.476      ; 3.142      ;
; 2.487 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[2][28]  ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[40][0][4]                                            ; clk          ; clk         ; 0.000        ; 0.105      ; 2.778      ;
; 2.510 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[19]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.476      ; 3.172      ;
; 2.524 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[15]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]                                                           ; clk          ; clk         ; 0.000        ; 0.120      ; 2.830      ;
; 2.526 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[0]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]                                                             ; clk          ; clk         ; 0.000        ; 0.078      ; 2.790      ;
; 2.546 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[2]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[4]                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 2.812      ;
; 2.550 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[10]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]                                                           ; clk          ; clk         ; 0.000        ; 0.476      ; 3.212      ;
; 2.562 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[2]              ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.074      ; 2.858      ;
; 2.563 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[4]              ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.074      ; 2.859      ;
; 2.589 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]                                                           ; clk          ; clk         ; 0.000        ; 0.096      ; 2.871      ;
; 2.591 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[1]~6                          ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[0]~2                                                                        ; clk          ; clk         ; 0.000        ; 0.044      ; 2.821      ;
; 2.595 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[5]              ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.074      ; 2.891      ;
; 2.603 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[7]~8                          ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.074      ; 2.863      ;
; 2.617 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[14]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]                                                           ; clk          ; clk         ; 0.000        ; 0.120      ; 2.923      ;
; 2.620 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[10]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]                                                           ; clk          ; clk         ; 0.000        ; 0.476      ; 3.282      ;
; 2.631 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[25]                                                           ; clk          ; clk         ; 0.000        ; 0.451      ; 3.268      ;
; 2.631 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[23]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[25]                                                           ; clk          ; clk         ; 0.000        ; 0.451      ; 3.268      ;
; 2.636 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[7]~11                         ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[0]~2                                                                        ; clk          ; clk         ; 0.000        ; 0.046      ; 2.868      ;
; 2.639 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[11]                                                           ; clk          ; clk         ; 0.000        ; 0.451      ; 3.276      ;
; 2.651 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[16]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]                                                           ; clk          ; clk         ; 0.000        ; 0.120      ; 2.957      ;
; 2.658 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[21]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[22]                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 2.924      ;
; 2.664 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[29]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[31]                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 2.930      ;
; 2.665 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]                                                           ; clk          ; clk         ; 0.000        ; 0.096      ; 2.947      ;
; 2.668 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[16]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[16]                                                           ; clk          ; clk         ; 0.000        ; 0.095      ; 2.949      ;
; 2.669 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.096      ; 2.951      ;
; 2.678 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[1]~6                          ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[39][3][1]                                            ; clk          ; clk         ; 0.000        ; 0.532      ; 3.396      ;
; 2.680 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[3]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[4]                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 2.946      ;
; 2.693 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[2]                            ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[0]~2                                                                        ; clk          ; clk         ; 0.000        ; 0.052      ; 2.931      ;
; 2.704 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[14][28] ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[20][0][4]                                            ; clk          ; clk         ; 0.000        ; 0.102      ; 2.992      ;
; 2.719 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[19]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[21]                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 2.985      ;
; 2.729 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[15]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]                                                           ; clk          ; clk         ; 0.000        ; 0.120      ; 3.035      ;
; 2.731 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[25]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.120      ; 3.037      ;
; 2.734 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[14][13] ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[40][3][5]                                            ; clk          ; clk         ; 0.000        ; 0.532      ; 3.452      ;
; 2.738 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[21]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[23]                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 3.004      ;
; 2.745 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.096      ; 3.027      ;
; 2.756 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[25]                                                           ; clk          ; clk         ; 0.000        ; 0.071      ; 3.013      ;
; 2.769 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[20]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]                                                           ; clk          ; clk         ; 0.000        ; 0.120      ; 3.075      ;
; 2.774 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[3]                            ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[3]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 3.041      ;
; 2.776 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[15]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[15]                                                           ; clk          ; clk         ; 0.000        ; 0.095      ; 3.057      ;
; 2.777 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[19]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[22]                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 3.043      ;
; 2.779 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[9][24]  ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[51][1][0]                                            ; clk          ; clk         ; 0.000        ; 0.121      ; 3.086      ;
; 2.794 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[14]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]                                                           ; clk          ; clk         ; 0.000        ; 0.120      ; 3.100      ;
; 2.800 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[22]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[23]                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 3.066      ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 33.97 MHz ; 33.97 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; clk   ; -28.441 ; -67669.772       ;
+-------+---------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.366 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -3315.809                       ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                              ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                   ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -28.441 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[44][0][2] ; clk          ; clk         ; 1.000        ; -0.456     ; 28.984     ;
; -28.441 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[44][0][3] ; clk          ; clk         ; 1.000        ; -0.456     ; 28.984     ;
; -28.397 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[54][0][6] ; clk          ; clk         ; 1.000        ; -0.039     ; 29.357     ;
; -28.205 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[39][3][3] ; clk          ; clk         ; 1.000        ; -0.445     ; 28.759     ;
; -28.172 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[2][18]     ; clk          ; clk         ; 1.000        ; -0.394     ; 28.777     ;
; -28.170 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[14][18]    ; clk          ; clk         ; 1.000        ; -0.394     ; 28.775     ;
; -28.038 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[61][0][1] ; clk          ; clk         ; 1.000        ; -0.393     ; 28.644     ;
; -28.014 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[30][0][3] ; clk          ; clk         ; 1.000        ; -0.401     ; 28.612     ;
; -28.014 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[30][0][7] ; clk          ; clk         ; 1.000        ; -0.401     ; 28.612     ;
; -27.979 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[8][1][3]  ; clk          ; clk         ; 1.000        ; -0.370     ; 28.608     ;
; -27.960 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[58][0][3] ; clk          ; clk         ; 1.000        ; -0.404     ; 28.555     ;
; -27.954 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[11][1][0] ; clk          ; clk         ; 1.000        ; -0.392     ; 28.561     ;
; -27.951 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[2][1][3]  ; clk          ; clk         ; 1.000        ; -0.397     ; 28.553     ;
; -27.938 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[8][18]     ; clk          ; clk         ; 1.000        ; -0.407     ; 28.530     ;
; -27.937 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[4][18]     ; clk          ; clk         ; 1.000        ; -0.407     ; 28.529     ;
; -27.889 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[26][2][3] ; clk          ; clk         ; 1.000        ; -0.393     ; 28.495     ;
; -27.873 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[7][18]     ; clk          ; clk         ; 1.000        ; -0.426     ; 28.446     ;
; -27.862 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[40][2][3] ; clk          ; clk         ; 1.000        ; -0.385     ; 28.476     ;
; -27.820 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[39][3][2] ; clk          ; clk         ; 1.000        ; -0.069     ; 28.750     ;
; -27.820 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[39][3][4] ; clk          ; clk         ; 1.000        ; -0.069     ; 28.750     ;
; -27.820 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[39][3][6] ; clk          ; clk         ; 1.000        ; -0.069     ; 28.750     ;
; -27.820 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[39][3][0] ; clk          ; clk         ; 1.000        ; -0.069     ; 28.750     ;
; -27.820 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[39][3][7] ; clk          ; clk         ; 1.000        ; -0.069     ; 28.750     ;
; -27.820 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[39][3][5] ; clk          ; clk         ; 1.000        ; -0.069     ; 28.750     ;
; -27.793 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[27][1][3] ; clk          ; clk         ; 1.000        ; -0.385     ; 28.407     ;
; -27.793 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[27][1][7] ; clk          ; clk         ; 1.000        ; -0.385     ; 28.407     ;
; -27.775 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[36][0][1] ; clk          ; clk         ; 1.000        ; -0.039     ; 28.735     ;
; -27.775 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[36][0][2] ; clk          ; clk         ; 1.000        ; -0.039     ; 28.735     ;
; -27.775 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[36][0][4] ; clk          ; clk         ; 1.000        ; -0.039     ; 28.735     ;
; -27.775 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[36][0][6] ; clk          ; clk         ; 1.000        ; -0.039     ; 28.735     ;
; -27.775 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[36][0][0] ; clk          ; clk         ; 1.000        ; -0.039     ; 28.735     ;
; -27.775 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[36][0][3] ; clk          ; clk         ; 1.000        ; -0.039     ; 28.735     ;
; -27.775 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[36][0][7] ; clk          ; clk         ; 1.000        ; -0.039     ; 28.735     ;
; -27.775 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[36][0][5] ; clk          ; clk         ; 1.000        ; -0.039     ; 28.735     ;
; -27.761 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[48][2][2] ; clk          ; clk         ; 1.000        ; -0.416     ; 28.344     ;
; -27.753 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[7][16]     ; clk          ; clk         ; 1.000        ; -0.403     ; 28.349     ;
; -27.751 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[3][16]     ; clk          ; clk         ; 1.000        ; -0.403     ; 28.347     ;
; -27.736 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[11][18]    ; clk          ; clk         ; 1.000        ; -0.424     ; 28.311     ;
; -27.733 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[3][18]     ; clk          ; clk         ; 1.000        ; -0.424     ; 28.308     ;
; -27.731 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[12][2][2] ; clk          ; clk         ; 1.000        ; -0.395     ; 28.335     ;
; -27.726 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[28][1][3] ; clk          ; clk         ; 1.000        ; -0.405     ; 28.320     ;
; -27.706 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[51][2][5] ; clk          ; clk         ; 1.000        ; -0.426     ; 28.279     ;
; -27.704 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[2][3][5]  ; clk          ; clk         ; 1.000        ; -0.432     ; 28.271     ;
; -27.673 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[34][2][1] ; clk          ; clk         ; 1.000        ; -0.453     ; 28.219     ;
; -27.663 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[4][16]     ; clk          ; clk         ; 1.000        ; -0.400     ; 28.262     ;
; -27.663 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[8][16]     ; clk          ; clk         ; 1.000        ; -0.400     ; 28.262     ;
; -27.657 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[19][1][0] ; clk          ; clk         ; 1.000        ; -0.422     ; 28.234     ;
; -27.657 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[19][1][3] ; clk          ; clk         ; 1.000        ; -0.422     ; 28.234     ;
; -27.638 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[10][23]    ; clk          ; clk         ; 1.000        ; -0.432     ; 28.205     ;
; -27.637 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[45][0][1] ; clk          ; clk         ; 1.000        ; -0.398     ; 28.238     ;
; -27.637 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[45][0][5] ; clk          ; clk         ; 1.000        ; -0.398     ; 28.238     ;
; -27.634 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[6][23]     ; clk          ; clk         ; 1.000        ; -0.432     ; 28.201     ;
; -27.622 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[49][0][3] ; clk          ; clk         ; 1.000        ; -0.394     ; 28.227     ;
; -27.615 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[1][18]     ; clk          ; clk         ; 1.000        ; -0.426     ; 28.188     ;
; -27.614 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[13][18]    ; clk          ; clk         ; 1.000        ; -0.426     ; 28.187     ;
; -27.610 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[12][18]    ; clk          ; clk         ; 1.000        ; -0.419     ; 28.190     ;
; -27.606 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[11][3][3] ; clk          ; clk         ; 1.000        ; -0.412     ; 28.193     ;
; -27.601 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[25][1][3] ; clk          ; clk         ; 1.000        ; -0.385     ; 28.215     ;
; -27.601 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[25][1][7] ; clk          ; clk         ; 1.000        ; -0.385     ; 28.215     ;
; -27.594 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[12][16]    ; clk          ; clk         ; 1.000        ; -0.412     ; 28.181     ;
; -27.591 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[5][16]     ; clk          ; clk         ; 1.000        ; -0.412     ; 28.178     ;
; -27.590 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[47][1][1] ; clk          ; clk         ; 1.000        ; -0.424     ; 28.165     ;
; -27.590 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[47][1][3] ; clk          ; clk         ; 1.000        ; -0.424     ; 28.165     ;
; -27.577 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[2][16]     ; clk          ; clk         ; 1.000        ; -0.402     ; 28.174     ;
; -27.577 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[14][16]    ; clk          ; clk         ; 1.000        ; -0.402     ; 28.174     ;
; -27.547 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[23][3][3] ; clk          ; clk         ; 1.000        ; -0.406     ; 28.140     ;
; -27.538 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[5][18]     ; clk          ; clk         ; 1.000        ; -0.426     ; 28.111     ;
; -27.538 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[45][0][7] ; clk          ; clk         ; 1.000        ; -0.003     ; 28.534     ;
; -27.532 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[45][2][3] ; clk          ; clk         ; 1.000        ; -0.447     ; 28.084     ;
; -27.532 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[45][2][7] ; clk          ; clk         ; 1.000        ; -0.447     ; 28.084     ;
; -27.518 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[16][0][2] ; clk          ; clk         ; 1.000        ; -0.422     ; 28.095     ;
; -27.518 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[16][0][3] ; clk          ; clk         ; 1.000        ; -0.422     ; 28.095     ;
; -27.506 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[48][2][1] ; clk          ; clk         ; 1.000        ; -0.436     ; 28.069     ;
; -27.506 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[33][1][3] ; clk          ; clk         ; 1.000        ; -0.401     ; 28.104     ;
; -27.490 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[45][0][2] ; clk          ; clk         ; 1.000        ; -0.405     ; 28.084     ;
; -27.473 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[18][2][3] ; clk          ; clk         ; 1.000        ; -0.411     ; 28.061     ;
; -27.454 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[60][2][6] ; clk          ; clk         ; 1.000        ; -0.416     ; 28.037     ;
; -27.454 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[60][2][0] ; clk          ; clk         ; 1.000        ; -0.416     ; 28.037     ;
; -27.443 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[9][16]     ; clk          ; clk         ; 1.000        ; -0.421     ; 28.021     ;
; -27.434 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[47][2][4] ; clk          ; clk         ; 1.000        ; -0.447     ; 27.986     ;
; -27.434 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[47][2][6] ; clk          ; clk         ; 1.000        ; -0.447     ; 27.986     ;
; -27.434 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[47][2][3] ; clk          ; clk         ; 1.000        ; -0.447     ; 27.986     ;
; -27.434 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[47][2][7] ; clk          ; clk         ; 1.000        ; -0.447     ; 27.986     ;
; -27.434 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[47][2][5] ; clk          ; clk         ; 1.000        ; -0.447     ; 27.986     ;
; -27.432 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[11][16]    ; clk          ; clk         ; 1.000        ; -0.417     ; 28.014     ;
; -27.432 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[15][1][2] ; clk          ; clk         ; 1.000        ; -0.421     ; 28.010     ;
; -27.432 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[15][1][4] ; clk          ; clk         ; 1.000        ; -0.421     ; 28.010     ;
; -27.432 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[15][1][3] ; clk          ; clk         ; 1.000        ; -0.421     ; 28.010     ;
; -27.432 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[15][1][7] ; clk          ; clk         ; 1.000        ; -0.421     ; 28.010     ;
; -27.430 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[2][0][2]  ; clk          ; clk         ; 1.000        ; -0.422     ; 28.007     ;
; -27.426 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[9][18]     ; clk          ; clk         ; 1.000        ; -0.421     ; 28.004     ;
; -27.425 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[48][0][1] ; clk          ; clk         ; 1.000        ; -0.436     ; 27.988     ;
; -27.425 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[48][0][2] ; clk          ; clk         ; 1.000        ; -0.436     ; 27.988     ;
; -27.425 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[48][0][4] ; clk          ; clk         ; 1.000        ; -0.436     ; 27.988     ;
; -27.425 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[48][0][6] ; clk          ; clk         ; 1.000        ; -0.436     ; 27.988     ;
; -27.425 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[48][0][0] ; clk          ; clk         ; 1.000        ; -0.436     ; 27.988     ;
; -27.425 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[48][0][7] ; clk          ; clk         ; 1.000        ; -0.436     ; 27.988     ;
; -27.425 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[48][0][5] ; clk          ; clk         ; 1.000        ; -0.436     ; 27.988     ;
; -27.422 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[14][24]    ; clk          ; clk         ; 1.000        ; -0.419     ; 28.002     ;
; -27.421 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[12][24]    ; clk          ; clk         ; 1.000        ; -0.419     ; 28.001     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.366 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[2]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[2]                                                             ; clk          ; clk         ; 0.000        ; 0.071      ; 0.608      ;
; 0.884 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[6]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[6]                                                             ; clk          ; clk         ; 0.000        ; 0.071      ; 1.126      ;
; 0.958 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]                                                             ; clk          ; clk         ; 0.000        ; 0.071      ; 1.200      ;
; 0.966 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[3]                                                                          ; clk          ; clk         ; 0.000        ; 0.078      ; 1.215      ;
; 1.012 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[7]~11                                                                       ; clk          ; clk         ; 0.000        ; 0.078      ; 1.261      ;
; 1.152 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[6]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[2]                                                             ; clk          ; clk         ; 0.000        ; 0.071      ; 1.394      ;
; 1.189 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[2]                            ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.432      ;
; 1.270 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[6]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[4]                                                             ; clk          ; clk         ; 0.000        ; 0.071      ; 1.512      ;
; 1.525 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[6]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]                                                             ; clk          ; clk         ; 0.000        ; 0.068      ; 1.764      ;
; 1.545 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.788      ;
; 1.675 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[2]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]                                                             ; clk          ; clk         ; 0.000        ; 0.068      ; 1.914      ;
; 1.727 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]                                                           ; clk          ; clk         ; 0.000        ; 0.086      ; 1.984      ;
; 1.775 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]                                                           ; clk          ; clk         ; 0.000        ; 0.086      ; 2.032      ;
; 1.797 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[4]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]                                                             ; clk          ; clk         ; 0.000        ; 0.068      ; 2.036      ;
; 1.816 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[19]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[19]                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 2.059      ;
; 1.818 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[3]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]                                                             ; clk          ; clk         ; 0.000        ; 0.068      ; 2.057      ;
; 1.850 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]                                                           ; clk          ; clk         ; 0.000        ; 0.086      ; 2.107      ;
; 1.855 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.086      ; 2.112      ;
; 1.891 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[6]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[0]                                                             ; clk          ; clk         ; 0.000        ; 0.071      ; 2.133      ;
; 1.891 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[6]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[1]                                                             ; clk          ; clk         ; 0.000        ; 0.071      ; 2.133      ;
; 1.892 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[1]~6                          ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.064      ; 2.127      ;
; 1.907 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[8]              ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.026      ; 2.134      ;
; 1.968 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[23]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]                                                           ; clk          ; clk         ; 0.000        ; 0.433      ; 2.572      ;
; 1.979 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[31]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[31]                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 2.222      ;
; 2.015 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[6]                                                             ; clk          ; clk         ; 0.000        ; 0.074      ; 2.260      ;
; 2.027 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[23]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[23]                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 2.270      ;
; 2.048 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[23]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.433      ; 2.652      ;
; 2.054 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[21]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[21]                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 2.297      ;
; 2.069 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[3]                            ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.066      ; 2.306      ;
; 2.069 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]                                                           ; clk          ; clk         ; 0.000        ; 0.086      ; 2.326      ;
; 2.075 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[29]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[29]                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 2.318      ;
; 2.089 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[2]                                                             ; clk          ; clk         ; 0.000        ; 0.074      ; 2.334      ;
; 2.090 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[7]~8                          ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[0]~2                                                                        ; clk          ; clk         ; 0.000        ; 0.041      ; 2.302      ;
; 2.094 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[29]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[30]                                                           ; clk          ; clk         ; 0.000        ; 0.411      ; 2.676      ;
; 2.096 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[7]~10                         ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[0]~2                                                                        ; clk          ; clk         ; 0.000        ; 0.041      ; 2.308      ;
; 2.109 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[2]                            ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[1]~6                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 2.360      ;
; 2.109 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[3]                            ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[0]~2                                                                        ; clk          ; clk         ; 0.000        ; 0.041      ; 2.321      ;
; 2.135 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.086      ; 2.392      ;
; 2.155 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[14][28] ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[40][0][4]                                            ; clk          ; clk         ; 0.000        ; 0.097      ; 2.423      ;
; 2.156 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[21]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]                                                           ; clk          ; clk         ; 0.000        ; 0.433      ; 2.760      ;
; 2.170 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[0]                                                            ; clk          ; clk         ; 0.000        ; 0.064      ; 2.405      ;
; 2.175 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[22]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]                                                           ; clk          ; clk         ; 0.000        ; 0.433      ; 2.779      ;
; 2.177 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[20]                                                           ; clk          ; clk         ; 0.000        ; 0.411      ; 2.759      ;
; 2.178 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[16]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]                                                           ; clk          ; clk         ; 0.000        ; 0.107      ; 2.456      ;
; 2.187 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[4]                                                             ; clk          ; clk         ; 0.000        ; 0.074      ; 2.432      ;
; 2.192 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[3]              ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.061      ; 2.454      ;
; 2.196 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[22]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[22]                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 2.439      ;
; 2.203 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[4]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[4]                                                             ; clk          ; clk         ; 0.000        ; 0.071      ; 2.445      ;
; 2.208 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[19]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]                                                           ; clk          ; clk         ; 0.000        ; 0.433      ; 2.812      ;
; 2.212 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[19]                                                           ; clk          ; clk         ; 0.000        ; -0.275     ; 2.108      ;
; 2.222 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[2][28]  ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[40][0][4]                                            ; clk          ; clk         ; 0.000        ; 0.097      ; 2.490      ;
; 2.236 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[21]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.433      ; 2.840      ;
; 2.238 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[7]              ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.026      ; 2.465      ;
; 2.243 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[15]                                                           ; clk          ; clk         ; 0.000        ; 0.411      ; 2.825      ;
; 2.243 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[16]                                                           ; clk          ; clk         ; 0.000        ; 0.411      ; 2.825      ;
; 2.245 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[14]                                                           ; clk          ; clk         ; 0.000        ; 0.411      ; 2.827      ;
; 2.246 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[30]                                                           ; clk          ; clk         ; 0.000        ; 0.411      ; 2.828      ;
; 2.255 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[22]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.433      ; 2.859      ;
; 2.260 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[6]              ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.026      ; 2.487      ;
; 2.261 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[0]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]                                                             ; clk          ; clk         ; 0.000        ; 0.068      ; 2.500      ;
; 2.263 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[15]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]                                                           ; clk          ; clk         ; 0.000        ; 0.107      ; 2.541      ;
; 2.277 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[10]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]                                                           ; clk          ; clk         ; 0.000        ; 0.433      ; 2.881      ;
; 2.288 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[19]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.433      ; 2.892      ;
; 2.304 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[2]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[4]                                                             ; clk          ; clk         ; 0.000        ; 0.071      ; 2.546      ;
; 2.325 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[23]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[25]                                                           ; clk          ; clk         ; 0.000        ; 0.411      ; 2.907      ;
; 2.328 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[1]~6                          ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[0]~2                                                                        ; clk          ; clk         ; 0.000        ; 0.039      ; 2.538      ;
; 2.331 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[2]              ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.061      ; 2.593      ;
; 2.333 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[4]              ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.061      ; 2.595      ;
; 2.341 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[14]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]                                                           ; clk          ; clk         ; 0.000        ; 0.107      ; 2.619      ;
; 2.343 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[7]~8                          ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.066      ; 2.580      ;
; 2.363 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]                                                           ; clk          ; clk         ; 0.000        ; 0.086      ; 2.620      ;
; 2.375 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[7]~11                         ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[0]~2                                                                        ; clk          ; clk         ; 0.000        ; 0.041      ; 2.587      ;
; 2.377 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[5]              ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.061      ; 2.639      ;
; 2.388 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[16]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[16]                                                           ; clk          ; clk         ; 0.000        ; 0.085      ; 2.644      ;
; 2.389 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[29]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[31]                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 2.632      ;
; 2.394 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[10]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]                                                           ; clk          ; clk         ; 0.000        ; 0.433      ; 2.998      ;
; 2.404 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[25]                                                           ; clk          ; clk         ; 0.000        ; 0.411      ; 2.986      ;
; 2.404 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[21]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[22]                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 2.647      ;
; 2.408 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[11]                                                           ; clk          ; clk         ; 0.000        ; 0.411      ; 2.990      ;
; 2.411 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[19]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[21]                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 2.654      ;
; 2.417 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[3]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[4]                                                             ; clk          ; clk         ; 0.000        ; 0.071      ; 2.659      ;
; 2.423 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]                                                           ; clk          ; clk         ; 0.000        ; 0.086      ; 2.680      ;
; 2.432 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[21]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[23]                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 2.675      ;
; 2.433 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[1]~6                          ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[39][3][1]                                            ; clk          ; clk         ; 0.000        ; 0.490      ; 3.094      ;
; 2.438 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[16]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]                                                           ; clk          ; clk         ; 0.000        ; 0.107      ; 2.716      ;
; 2.440 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[14][28] ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[20][0][4]                                            ; clk          ; clk         ; 0.000        ; 0.096      ; 2.707      ;
; 2.443 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.086      ; 2.700      ;
; 2.461 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[2]                            ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[0]~2                                                                        ; clk          ; clk         ; 0.000        ; 0.047      ; 2.679      ;
; 2.472 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[3]                            ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[3]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 2.715      ;
; 2.478 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[25]                                                           ; clk          ; clk         ; 0.000        ; 0.064      ; 2.713      ;
; 2.483 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[14][13] ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[40][3][5]                                            ; clk          ; clk         ; 0.000        ; 0.489      ; 3.143      ;
; 2.483 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[9][24]  ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[51][1][0]                                            ; clk          ; clk         ; 0.000        ; 0.107      ; 2.761      ;
; 2.484 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[22]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[23]                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 2.727      ;
; 2.489 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[21]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[25]                                                           ; clk          ; clk         ; 0.000        ; 0.411      ; 3.071      ;
; 2.497 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[15]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[15]                                                           ; clk          ; clk         ; 0.000        ; 0.085      ; 2.753      ;
; 2.502 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[15]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]                                                           ; clk          ; clk         ; 0.000        ; 0.107      ; 2.780      ;
; 2.503 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.086      ; 2.760      ;
; 2.507 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[2][28]  ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[20][0][4]                                            ; clk          ; clk         ; 0.000        ; 0.096      ; 2.774      ;
; 2.509 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[19]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[22]                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 2.752      ;
; 2.518 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[25]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.107      ; 2.796      ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; clk   ; -14.877 ; -34823.542       ;
+-------+---------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.189 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -3379.435                       ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                              ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                   ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.877 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[2][18]     ; clk          ; clk         ; 1.000        ; -0.224     ; 15.640     ;
; -14.874 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[14][18]    ; clk          ; clk         ; 1.000        ; -0.224     ; 15.637     ;
; -14.872 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[44][0][2] ; clk          ; clk         ; 1.000        ; -0.282     ; 15.577     ;
; -14.872 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[44][0][3] ; clk          ; clk         ; 1.000        ; -0.282     ; 15.577     ;
; -14.756 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[8][18]     ; clk          ; clk         ; 1.000        ; -0.233     ; 15.510     ;
; -14.755 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[4][18]     ; clk          ; clk         ; 1.000        ; -0.233     ; 15.509     ;
; -14.703 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[7][18]     ; clk          ; clk         ; 1.000        ; -0.252     ; 15.438     ;
; -14.689 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[54][0][6] ; clk          ; clk         ; 1.000        ; -0.046     ; 15.630     ;
; -14.655 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[7][16]     ; clk          ; clk         ; 1.000        ; -0.237     ; 15.405     ;
; -14.653 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[3][16]     ; clk          ; clk         ; 1.000        ; -0.237     ; 15.403     ;
; -14.648 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[11][18]    ; clk          ; clk         ; 1.000        ; -0.250     ; 15.385     ;
; -14.644 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[3][18]     ; clk          ; clk         ; 1.000        ; -0.250     ; 15.381     ;
; -14.586 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[39][3][3] ; clk          ; clk         ; 1.000        ; -0.267     ; 15.306     ;
; -14.582 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[4][16]     ; clk          ; clk         ; 1.000        ; -0.233     ; 15.336     ;
; -14.581 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[8][16]     ; clk          ; clk         ; 1.000        ; -0.233     ; 15.335     ;
; -14.553 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[10][23]    ; clk          ; clk         ; 1.000        ; -0.259     ; 15.281     ;
; -14.551 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[5][18]     ; clk          ; clk         ; 1.000        ; -0.252     ; 15.286     ;
; -14.547 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[6][23]     ; clk          ; clk         ; 1.000        ; -0.259     ; 15.275     ;
; -14.546 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[1][18]     ; clk          ; clk         ; 1.000        ; -0.252     ; 15.281     ;
; -14.545 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[13][18]    ; clk          ; clk         ; 1.000        ; -0.252     ; 15.280     ;
; -14.537 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[12][16]    ; clk          ; clk         ; 1.000        ; -0.245     ; 15.279     ;
; -14.535 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[12][18]    ; clk          ; clk         ; 1.000        ; -0.249     ; 15.273     ;
; -14.534 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[5][16]     ; clk          ; clk         ; 1.000        ; -0.245     ; 15.276     ;
; -14.530 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[30][0][3] ; clk          ; clk         ; 1.000        ; -0.229     ; 15.288     ;
; -14.530 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[30][0][7] ; clk          ; clk         ; 1.000        ; -0.229     ; 15.288     ;
; -14.517 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[61][0][1] ; clk          ; clk         ; 1.000        ; -0.222     ; 15.282     ;
; -14.505 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[58][0][3] ; clk          ; clk         ; 1.000        ; -0.230     ; 15.262     ;
; -14.494 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[14][16]    ; clk          ; clk         ; 1.000        ; -0.228     ; 15.253     ;
; -14.493 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[2][16]     ; clk          ; clk         ; 1.000        ; -0.228     ; 15.252     ;
; -14.466 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[40][2][3] ; clk          ; clk         ; 1.000        ; -0.215     ; 15.238     ;
; -14.464 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[9][16]     ; clk          ; clk         ; 1.000        ; -0.251     ; 15.200     ;
; -14.457 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[11][16]    ; clk          ; clk         ; 1.000        ; -0.247     ; 15.197     ;
; -14.455 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[9][18]     ; clk          ; clk         ; 1.000        ; -0.251     ; 15.191     ;
; -14.447 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[9][23]     ; clk          ; clk         ; 1.000        ; -0.242     ; 15.192     ;
; -14.445 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[5][23]     ; clk          ; clk         ; 1.000        ; -0.242     ; 15.190     ;
; -14.441 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[6][18]     ; clk          ; clk         ; 1.000        ; -0.259     ; 15.169     ;
; -14.440 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[10][18]    ; clk          ; clk         ; 1.000        ; -0.259     ; 15.168     ;
; -14.437 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[1][23]     ; clk          ; clk         ; 1.000        ; -0.252     ; 15.172     ;
; -14.436 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[13][23]    ; clk          ; clk         ; 1.000        ; -0.252     ; 15.171     ;
; -14.430 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[12][23]    ; clk          ; clk         ; 1.000        ; -0.239     ; 15.178     ;
; -14.418 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[1][16]     ; clk          ; clk         ; 1.000        ; -0.252     ; 15.153     ;
; -14.413 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[13][16]    ; clk          ; clk         ; 1.000        ; -0.252     ; 15.148     ;
; -14.388 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[39][3][2] ; clk          ; clk         ; 1.000        ; -0.078     ; 15.297     ;
; -14.388 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[39][3][4] ; clk          ; clk         ; 1.000        ; -0.078     ; 15.297     ;
; -14.388 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[39][3][6] ; clk          ; clk         ; 1.000        ; -0.078     ; 15.297     ;
; -14.388 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[39][3][0] ; clk          ; clk         ; 1.000        ; -0.078     ; 15.297     ;
; -14.388 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[39][3][7] ; clk          ; clk         ; 1.000        ; -0.078     ; 15.297     ;
; -14.388 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[39][3][5] ; clk          ; clk         ; 1.000        ; -0.078     ; 15.297     ;
; -14.374 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[12][21]    ; clk          ; clk         ; 1.000        ; -0.245     ; 15.116     ;
; -14.353 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[49][0][3] ; clk          ; clk         ; 1.000        ; -0.221     ; 15.119     ;
; -14.353 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[36][0][1] ; clk          ; clk         ; 1.000        ; -0.049     ; 15.291     ;
; -14.353 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[36][0][2] ; clk          ; clk         ; 1.000        ; -0.049     ; 15.291     ;
; -14.353 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[36][0][4] ; clk          ; clk         ; 1.000        ; -0.049     ; 15.291     ;
; -14.353 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[36][0][6] ; clk          ; clk         ; 1.000        ; -0.049     ; 15.291     ;
; -14.353 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[36][0][0] ; clk          ; clk         ; 1.000        ; -0.049     ; 15.291     ;
; -14.353 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[36][0][3] ; clk          ; clk         ; 1.000        ; -0.049     ; 15.291     ;
; -14.353 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[36][0][7] ; clk          ; clk         ; 1.000        ; -0.049     ; 15.291     ;
; -14.353 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[36][0][5] ; clk          ; clk         ; 1.000        ; -0.049     ; 15.291     ;
; -14.346 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[11][23]    ; clk          ; clk         ; 1.000        ; -0.247     ; 15.086     ;
; -14.344 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[14][24]    ; clk          ; clk         ; 1.000        ; -0.249     ; 15.082     ;
; -14.343 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[12][24]    ; clk          ; clk         ; 1.000        ; -0.249     ; 15.081     ;
; -14.327 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[26][2][3] ; clk          ; clk         ; 1.000        ; -0.219     ; 15.095     ;
; -14.325 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[19][1][0] ; clk          ; clk         ; 1.000        ; -0.248     ; 15.064     ;
; -14.325 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[19][1][3] ; clk          ; clk         ; 1.000        ; -0.248     ; 15.064     ;
; -14.325 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[28][1][3] ; clk          ; clk         ; 1.000        ; -0.229     ; 15.083     ;
; -14.320 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[4][24]     ; clk          ; clk         ; 1.000        ; -0.260     ; 15.047     ;
; -14.318 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[7][24]     ; clk          ; clk         ; 1.000        ; -0.260     ; 15.045     ;
; -14.317 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[13][21]    ; clk          ; clk         ; 1.000        ; -0.220     ; 15.084     ;
; -14.314 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[25][1][3] ; clk          ; clk         ; 1.000        ; -0.216     ; 15.085     ;
; -14.314 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[25][1][7] ; clk          ; clk         ; 1.000        ; -0.216     ; 15.085     ;
; -14.313 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[2][1][3]  ; clk          ; clk         ; 1.000        ; -0.222     ; 15.078     ;
; -14.312 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[12][2][2] ; clk          ; clk         ; 1.000        ; -0.221     ; 15.078     ;
; -14.310 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[11][1][0] ; clk          ; clk         ; 1.000        ; -0.221     ; 15.076     ;
; -14.309 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[8][1][3]  ; clk          ; clk         ; 1.000        ; -0.204     ; 15.092     ;
; -14.307 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[47][1][1] ; clk          ; clk         ; 1.000        ; -0.253     ; 15.041     ;
; -14.307 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[47][1][3] ; clk          ; clk         ; 1.000        ; -0.253     ; 15.041     ;
; -14.304 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[8][21]     ; clk          ; clk         ; 1.000        ; -0.232     ; 15.059     ;
; -14.302 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[4][21]     ; clk          ; clk         ; 1.000        ; -0.232     ; 15.057     ;
; -14.296 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[8][24]     ; clk          ; clk         ; 1.000        ; -0.247     ; 15.036     ;
; -14.293 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[10][24]    ; clk          ; clk         ; 1.000        ; -0.247     ; 15.033     ;
; -14.293 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[10][16]    ; clk          ; clk         ; 1.000        ; -0.259     ; 15.021     ;
; -14.293 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[6][16]     ; clk          ; clk         ; 1.000        ; -0.259     ; 15.021     ;
; -14.287 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[2][21]     ; clk          ; clk         ; 1.000        ; -0.248     ; 15.026     ;
; -14.284 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[14][21]    ; clk          ; clk         ; 1.000        ; -0.248     ; 15.023     ;
; -14.283 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[13][24]    ; clk          ; clk         ; 1.000        ; -0.249     ; 15.021     ;
; -14.278 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[51][2][5] ; clk          ; clk         ; 1.000        ; -0.252     ; 15.013     ;
; -14.277 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[45][0][1] ; clk          ; clk         ; 1.000        ; -0.227     ; 15.037     ;
; -14.277 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[45][0][5] ; clk          ; clk         ; 1.000        ; -0.227     ; 15.037     ;
; -14.270 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[11][24]    ; clk          ; clk         ; 1.000        ; -0.246     ; 15.011     ;
; -14.268 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[9][24]     ; clk          ; clk         ; 1.000        ; -0.246     ; 15.009     ;
; -14.258 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[45][0][7] ; clk          ; clk         ; 1.000        ; -0.020     ; 15.225     ;
; -14.257 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[34][2][1] ; clk          ; clk         ; 1.000        ; -0.278     ; 14.966     ;
; -14.242 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[18][2][3] ; clk          ; clk         ; 1.000        ; -0.231     ; 14.998     ;
; -14.239 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[1][24]     ; clk          ; clk         ; 1.000        ; -0.243     ; 14.983     ;
; -14.238 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[2][24]     ; clk          ; clk         ; 1.000        ; -0.243     ; 14.982     ;
; -14.229 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[27][1][3] ; clk          ; clk         ; 1.000        ; -0.216     ; 15.000     ;
; -14.229 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[27][1][7] ; clk          ; clk         ; 1.000        ; -0.216     ; 15.000     ;
; -14.226 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[47][2][4] ; clk          ; clk         ; 1.000        ; -0.270     ; 14.943     ;
; -14.226 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[47][2][6] ; clk          ; clk         ; 1.000        ; -0.270     ; 14.943     ;
; -14.226 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[47][2][3] ; clk          ; clk         ; 1.000        ; -0.270     ; 14.943     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.189 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[2]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[2]                                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.314      ;
; 0.436 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[6]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[6]                                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.561      ;
; 0.469 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[3]                                                                          ; clk          ; clk         ; 0.000        ; 0.047      ; 0.600      ;
; 0.480 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]                                                             ; clk          ; clk         ; 0.000        ; 0.040      ; 0.604      ;
; 0.483 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[7]~11                                                                       ; clk          ; clk         ; 0.000        ; 0.047      ; 0.614      ;
; 0.578 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[6]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[2]                                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.703      ;
; 0.596 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[2]                            ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.721      ;
; 0.673 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[6]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[4]                                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.798      ;
; 0.772 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.897      ;
; 0.847 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]                                                           ; clk          ; clk         ; 0.000        ; 0.048      ; 0.979      ;
; 0.848 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[2]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.968      ;
; 0.858 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[6]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.978      ;
; 0.879 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]                                                           ; clk          ; clk         ; 0.000        ; 0.048      ; 1.011      ;
; 0.909 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[4]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 1.029      ;
; 0.917 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[3]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 1.037      ;
; 0.920 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.048      ; 1.052      ;
; 0.923 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]                                                           ; clk          ; clk         ; 0.000        ; 0.048      ; 1.055      ;
; 0.934 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[19]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[19]                                                           ; clk          ; clk         ; 0.000        ; 0.041      ; 1.059      ;
; 0.968 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[23]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]                                                           ; clk          ; clk         ; 0.000        ; 0.228      ; 1.280      ;
; 0.971 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[6]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[0]                                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 1.096      ;
; 0.971 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[6]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[1]                                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 1.096      ;
; 0.996 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[1]~6                          ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.033      ; 1.113      ;
; 1.006 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[8]              ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.044      ; 1.154      ;
; 1.009 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[31]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[31]                                                           ; clk          ; clk         ; 0.000        ; 0.041      ; 1.134      ;
; 1.015 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]                                                           ; clk          ; clk         ; 0.000        ; 0.048      ; 1.147      ;
; 1.015 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[23]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.228      ; 1.327      ;
; 1.019 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[6]                                                             ; clk          ; clk         ; 0.000        ; 0.045      ; 1.148      ;
; 1.037 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[2]                                                             ; clk          ; clk         ; 0.000        ; 0.045      ; 1.166      ;
; 1.041 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[23]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[23]                                                           ; clk          ; clk         ; 0.000        ; 0.041      ; 1.166      ;
; 1.056 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[21]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[21]                                                           ; clk          ; clk         ; 0.000        ; 0.041      ; 1.181      ;
; 1.065 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.048      ; 1.197      ;
; 1.067 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[7]~8                          ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[0]~2                                                                        ; clk          ; clk         ; 0.000        ; 0.018      ; 1.169      ;
; 1.067 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[21]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]                                                           ; clk          ; clk         ; 0.000        ; 0.228      ; 1.379      ;
; 1.069 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[29]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[29]                                                           ; clk          ; clk         ; 0.000        ; 0.041      ; 1.194      ;
; 1.072 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[29]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[30]                                                           ; clk          ; clk         ; 0.000        ; 0.214      ; 1.370      ;
; 1.072 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[14][28] ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[40][0][4]                                            ; clk          ; clk         ; 0.000        ; 0.059      ; 1.215      ;
; 1.079 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[22]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]                                                           ; clk          ; clk         ; 0.000        ; 0.228      ; 1.391      ;
; 1.089 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[3]                            ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.035      ; 1.208      ;
; 1.092 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[2]                            ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[1]~6                                                                        ; clk          ; clk         ; 0.000        ; 0.049      ; 1.225      ;
; 1.093 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[7]~10                         ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[0]~2                                                                        ; clk          ; clk         ; 0.000        ; 0.018      ; 1.195      ;
; 1.097 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[0]                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 1.218      ;
; 1.102 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[3]                            ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[0]~2                                                                        ; clk          ; clk         ; 0.000        ; 0.018      ; 1.204      ;
; 1.107 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[19]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]                                                           ; clk          ; clk         ; 0.000        ; 0.228      ; 1.419      ;
; 1.114 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[21]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.228      ; 1.426      ;
; 1.119 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[3]              ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.061      ; 1.284      ;
; 1.123 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[4]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[4]                                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 1.248      ;
; 1.124 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[2][28]  ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[40][0][4]                                            ; clk          ; clk         ; 0.000        ; 0.059      ; 1.267      ;
; 1.126 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[22]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.228      ; 1.438      ;
; 1.127 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[16]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]                                                           ; clk          ; clk         ; 0.000        ; 0.062      ; 1.273      ;
; 1.132 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[4]                                                             ; clk          ; clk         ; 0.000        ; 0.045      ; 1.261      ;
; 1.138 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[22]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[22]                                                           ; clk          ; clk         ; 0.000        ; 0.041      ; 1.263      ;
; 1.147 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[19]                                                           ; clk          ; clk         ; 0.000        ; -0.139     ; 1.092      ;
; 1.154 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[19]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.228      ; 1.466      ;
; 1.169 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[2]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[4]                                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 1.294      ;
; 1.179 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[7]              ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.044      ; 1.327      ;
; 1.183 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[15]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]                                                           ; clk          ; clk         ; 0.000        ; 0.062      ; 1.329      ;
; 1.185 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]                                                           ; clk          ; clk         ; 0.000        ; 0.048      ; 1.317      ;
; 1.186 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[0]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[5]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 1.306      ;
; 1.190 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[10]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]                                                           ; clk          ; clk         ; 0.000        ; 0.228      ; 1.502      ;
; 1.192 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[20]                                                           ; clk          ; clk         ; 0.000        ; 0.214      ; 1.490      ;
; 1.199 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[6]              ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.044      ; 1.347      ;
; 1.200 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[7]~8                          ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.035      ; 1.319      ;
; 1.203 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[5]              ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.061      ; 1.368      ;
; 1.209 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[16]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]                                                           ; clk          ; clk         ; 0.000        ; 0.062      ; 1.355      ;
; 1.211 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[21]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[22]                                                           ; clk          ; clk         ; 0.000        ; 0.041      ; 1.336      ;
; 1.212 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[10]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]                                                           ; clk          ; clk         ; 0.000        ; 0.228      ; 1.524      ;
; 1.213 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[1]~6                          ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[0]~2                                                                        ; clk          ; clk         ; 0.000        ; 0.016      ; 1.313      ;
; 1.222 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[7]~11                         ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[0]~2                                                                        ; clk          ; clk         ; 0.000        ; 0.018      ; 1.324      ;
; 1.226 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]                                                           ; clk          ; clk         ; 0.000        ; 0.048      ; 1.358      ;
; 1.228 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[14]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]                                                           ; clk          ; clk         ; 0.000        ; 0.062      ; 1.374      ;
; 1.232 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.048      ; 1.364      ;
; 1.236 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[16]                                                           ; clk          ; clk         ; 0.000        ; 0.214      ; 1.534      ;
; 1.236 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[29]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[31]                                                           ; clk          ; clk         ; 0.000        ; 0.041      ; 1.361      ;
; 1.236 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[3]               ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|counter:count_obj|ci[4]                                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 1.361      ;
; 1.238 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[14]                                                           ; clk          ; clk         ; 0.000        ; 0.214      ; 1.536      ;
; 1.239 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[30]                                                           ; clk          ; clk         ; 0.000        ; 0.214      ; 1.537      ;
; 1.240 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[15]                                                           ; clk          ; clk         ; 0.000        ; 0.214      ; 1.538      ;
; 1.241 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[23]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[25]                                                           ; clk          ; clk         ; 0.000        ; 0.214      ; 1.539      ;
; 1.242 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[14][28] ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[20][0][4]                                            ; clk          ; clk         ; 0.000        ; 0.057      ; 1.383      ;
; 1.252 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[15]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]                                                           ; clk          ; clk         ; 0.000        ; 0.062      ; 1.398      ;
; 1.252 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[16]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[16]                                                           ; clk          ; clk         ; 0.000        ; 0.048      ; 1.384      ;
; 1.259 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[14][13] ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[40][3][5]                                            ; clk          ; clk         ; 0.000        ; 0.257      ; 1.600      ;
; 1.266 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[19]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[21]                                                           ; clk          ; clk         ; 0.000        ; 0.041      ; 1.391      ;
; 1.268 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[2]                            ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[0]~2                                                                        ; clk          ; clk         ; 0.000        ; 0.024      ; 1.376      ;
; 1.273 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[17]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.048      ; 1.405      ;
; 1.274 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[21]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[23]                                                           ; clk          ; clk         ; 0.000        ; 0.041      ; 1.399      ;
; 1.275 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[25]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[26]                                                           ; clk          ; clk         ; 0.000        ; 0.062      ; 1.421      ;
; 1.275 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[20]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]                                                           ; clk          ; clk         ; 0.000        ; 0.062      ; 1.421      ;
; 1.276 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[19]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[22]                                                           ; clk          ; clk         ; 0.000        ; 0.041      ; 1.401      ;
; 1.277 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[9][24]  ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[51][1][0]                                            ; clk          ; clk         ; 0.000        ; 0.066      ; 1.427      ;
; 1.289 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[2]              ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.061      ; 1.454      ;
; 1.290 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[4]              ; riscv_single_cycle_processor:proc|controller:ctrl_obj|altsyncram:Mux51_rtl_0|altsyncram_1h21:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.061      ; 1.455      ;
; 1.293 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[14]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[18]                                                           ; clk          ; clk         ; 0.000        ; 0.062      ; 1.439      ;
; 1.294 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|regfile:regfile_obj|registers[2][28]  ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[20][0][4]                                            ; clk          ; clk         ; 0.000        ; 0.057      ; 1.435      ;
; 1.297 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[22]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[23]                                                           ; clk          ; clk         ; 0.000        ; 0.041      ; 1.422      ;
; 1.300 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[1]~6                          ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|data_memory:datamem_obj|memory[39][3][1]                                            ; clk          ; clk         ; 0.000        ; 0.266      ; 1.650      ;
; 1.305 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[24]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[25]                                                           ; clk          ; clk         ; 0.000        ; 0.034      ; 1.423      ;
; 1.307 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[3]                            ; riscv_single_cycle_processor:proc|controller:ctrl_obj|next_addr[3]                                                                          ; clk          ; clk         ; 0.000        ; 0.041      ; 1.432      ;
; 1.307 ; riscv_single_cycle_processor:proc|controller:ctrl_obj|stay                                    ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[25]                                                           ; clk          ; clk         ; 0.000        ; 0.214      ; 1.605      ;
; 1.308 ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[15]             ; riscv_single_cycle_processor:proc|datapath_mem:data_obj|pccalc:pclogic_obj|pc[15]                                                           ; clk          ; clk         ; 0.000        ; 0.048      ; 1.440      ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -31.262    ; 0.189 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -31.262    ; 0.189 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -74379.241 ; 0.0   ; 0.0      ; 0.0     ; -3379.435           ;
;  clk             ; -74379.241 ; 0.000 ; N/A      ; N/A     ; -3379.435           ;
+------------------+------------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; out1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rstn                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; out7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; out7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clk        ; clk      ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clk        ; clk      ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 2572  ; 2572 ;
; Unconstrained Output Ports      ; 49    ; 49   ;
; Unconstrained Output Port Paths ; 196   ; 196  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rstn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; out1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rstn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; out1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Dec 02 04:03:24 2023
Info: Command: quartus_sta riscv_single_cycle_processor -c riscv_single_cycle_processor
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'riscv_single_cycle_processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -31.262
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -31.262          -74379.241 clk 
Info (332146): Worst-case hold slack is 0.408
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.408               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -3315.853 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -28.441
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -28.441          -67669.772 clk 
Info (332146): Worst-case hold slack is 0.366
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.366               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -3315.809 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -14.877
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.877          -34823.542 clk 
Info (332146): Worst-case hold slack is 0.189
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.189               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -3379.435 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5092 megabytes
    Info: Processing ended: Sat Dec 02 04:03:34 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:15


