#Build: Synplify Pro (R) S-2021.09M, Build 223R, Feb 23 2022
#install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DESKTOP-TDPVUTD

# Wed Feb  8 10:46:02 2023

#Implementation: synthesis


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
Synopsys HDL Compiler, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
Synopsys VHDL Compiler, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @

@N|Running in 64-bit mode
@N:"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_TX_Protocol.vhd":7:7:7:22|Top entity is set to UART_TX_Protocol.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\Synchronizer.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_RX_Protocol.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_TX_Protocol.vhd'.
VHDL syntax check successful!
@N: CD231 :"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd":889:16:889:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 91MB)


Process completed successfully.
# Wed Feb  8 10:46:03 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
Synopsys Verilog Compiler, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v" (library work)
@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":21:13:21:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":61:13:61:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":88:13:88:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":118:13:118:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":168:13:168:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":213:13:213:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":232:13:232:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":281:13:281:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":335:13:335:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":657:13:657:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":761:13:761:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":795:13:795:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1059:13:1059:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1369:13:1369:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1396:13:1396:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1441:13:1441:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1474:13:1474:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1492:13:1492:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1518:13:1518:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1559:13:1559:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1581:13:1581:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1599:13:1599:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1616:13:1616:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1635:13:1635:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1652:13:1652:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1681:13:1681:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1712:13:1712:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1802:13:1802:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":2026:13:2026:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":2187:13:2187:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":2203:13:2203:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":2219:13:2219:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":2235:13:2235:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":2267:13:2267:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":2648:13:2648:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":3661:13:3661:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":3732:13:3732:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":3861:13:3861:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":3879:13:3879:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":3896:13:3896:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":3911:13:3911:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":3926:13:3926:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":3953:13:3953:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":4065:13:4065:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":4096:13:4096:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":4142:13:4142:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":4252:13:4252:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":4436:13:4436:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":4477:13:4477:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":4503:13:4503:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":4520:13:4520:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":4597:13:4597:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":5361:13:5361:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":6171:13:6171:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":6280:13:6280:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":6318:13:6318:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":6391:13:6391:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":7280:13:7280:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":8337:13:8337:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":9296:13:9296:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":10032:13:10032:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":10747:13:10747:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":10781:13:10781:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":10817:13:10817:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":10864:13:10864:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":10898:13:10898:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":11764:13:11764:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":12807:13:12807:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":12819:15:12819:27|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":12830:13:12830:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":12843:13:12843:25|User defined pragma syn_black_box detected

@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\Clock_Reset\Clock_Reset.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\Top\Top.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 95MB)


Process completed successfully.
# Wed Feb  8 10:46:03 2023

###########################################################]
###########################################################[
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v" (library work)
@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":21:13:21:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":61:13:61:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":88:13:88:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":118:13:118:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":168:13:168:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":213:13:213:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":232:13:232:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":281:13:281:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":335:13:335:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":657:13:657:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":761:13:761:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":795:13:795:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1059:13:1059:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1369:13:1369:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1396:13:1396:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1441:13:1441:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1474:13:1474:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1492:13:1492:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1518:13:1518:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1559:13:1559:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1581:13:1581:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1599:13:1599:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1616:13:1616:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1635:13:1635:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1652:13:1652:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1681:13:1681:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1712:13:1712:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1802:13:1802:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":2026:13:2026:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":2187:13:2187:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":2203:13:2203:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":2219:13:2219:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":2235:13:2235:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":2267:13:2267:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":2648:13:2648:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":3661:13:3661:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":3732:13:3732:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":3861:13:3861:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":3879:13:3879:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":3896:13:3896:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":3911:13:3911:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":3926:13:3926:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":3953:13:3953:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":4065:13:4065:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":4096:13:4096:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":4142:13:4142:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":4252:13:4252:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":4436:13:4436:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":4477:13:4477:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":4503:13:4503:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":4520:13:4520:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":4597:13:4597:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":5361:13:5361:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":6171:13:6171:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":6280:13:6280:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":6318:13:6318:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":6391:13:6391:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":7280:13:7280:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":8337:13:8337:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":9296:13:9296:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":10032:13:10032:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":10747:13:10747:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":10781:13:10781:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":10817:13:10817:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":10864:13:10864:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":10898:13:10898:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":11764:13:11764:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":12807:13:12807:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":12819:15:12819:27|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":12830:13:12830:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":12843:13:12843:25|User defined pragma syn_black_box detected

@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\Clock_Reset\Clock_Reset.v" (library work)
@I::"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\Top\Top.v" (library work)
Verilog syntax check successful!
@N: CG364 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v":21:7:21:52|Synthesizing module CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF in library work.
Running optimization stage 1 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF .......
Finished optimization stage 1 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v":21:7:21:21|Synthesizing module CORERESET_PF_C0 in library work.
Running optimization stage 1 on CORERESET_PF_C0 .......
Finished optimization stage 1 on CORERESET_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v":489:7:489:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@W: CG168 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v":41:12:41:21|Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":3694:7:3694:9|Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
Finished optimization stage 1 on PLL (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v":504:7:504:9|Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v":500:7:500:9|Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v":5:7:5:34|Synthesizing module PF_CCC_C0_PF_CCC_C0_0_PF_CCC in library work.
Running optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC .......
Finished optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0.v":263:7:263:15|Synthesizing module PF_CCC_C0 in library work.
Running optimization stage 1 on PF_CCC_C0 .......
Finished optimization stage 1 on PF_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@W: CG168 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":1702:7:1702:10|Synthesizing module INIT in library work.
Running optimization stage 1 on INIT .......
Finished optimization stage 1 on INIT (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":5:7:5:61|Synthesizing module PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR in library work.
Running optimization stage 1 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR .......
Finished optimization stage 1 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v":83:7:83:24|Synthesizing module PF_INIT_MONITOR_C0 in library work.
Running optimization stage 1 on PF_INIT_MONITOR_C0 .......
Finished optimization stage 1 on PF_INIT_MONITOR_C0 (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\polarfire_syn_comps.v":2199:7:2199:18|Synthesizing module OSC_RC160MHZ in library work.
Running optimization stage 1 on OSC_RC160MHZ .......
Finished optimization stage 1 on OSC_RC160MHZ (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v":5:7:5:34|Synthesizing module PF_OSC_C0_PF_OSC_C0_0_PF_OSC in library work.
Running optimization stage 1 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC .......
Finished optimization stage 1 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0.v":27:7:27:15|Synthesizing module PF_OSC_C0 in library work.
Running optimization stage 1 on PF_OSC_C0 .......
Finished optimization stage 1 on PF_OSC_C0 (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\Clock_Reset\Clock_Reset.v":9:7:9:17|Synthesizing module Clock_Reset in library work.
@N: CG794 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\Clock_Reset\Clock_Reset.v":117:13:117:26|Using module Synchronizer from library work
Running optimization stage 1 on Clock_Reset .......
Finished optimization stage 1 on Clock_Reset (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v":38:7:38:41|Synthesizing module COREUART_C0_COREUART_C0_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s
Running optimization stage 1 on COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s .......
Finished optimization stage 1 on COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v":31:7:31:40|Synthesizing module COREUART_C0_COREUART_C0_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
@W: CG1340 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v":268:0:268:5|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v":268:0:268:5|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@N: CG179 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v":356:21:356:29|Removing redundant assignment.
Running optimization stage 1 on COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@W: CL190 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CG364 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v":30:7:30:40|Synthesizing module COREUART_C0_COREUART_C0_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
	receive_states_rx_wait_state=32'b00000000000000000000000000000011
   Generated name = COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s
@N: CG179 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v":254:23:254:35|Removing redundant assignment.
@N: CG179 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v":280:18:280:25|Removing redundant assignment.
Running optimization stage 1 on COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@W: CL177 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v":501:0:501:5|Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v":31:7:31:40|Synthesizing module COREUART_C0_COREUART_C0_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000001000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s
@N: CG179 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v":390:22:390:33|Removing redundant assignment.
@W: CG133 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v":136:8:136:17|Object data_ready is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s .......
@W: CL169 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v":376:0:376:5|Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v":341:0:341:5|Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v":341:0:341:5|Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v":326:0:326:5|Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v":293:0:293:5|Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v":278:0:278:5|Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v":278:0:278:5|Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v":263:0:263:5|Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v":263:0:263:5|Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v":159:0:159:5|Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0.v":26:7:26:17|Synthesizing module COREUART_C0 in library work.
Running optimization stage 1 on COREUART_C0 .......
Finished optimization stage 1 on COREUART_C0 (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v":223:7:223:9|Synthesizing module INV in library work.
Running optimization stage 1 on INV .......
Finished optimization stage 1 on INV (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\Top\Top.v":9:7:9:9|Synthesizing module Top in library work.
@N: CG794 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\Top\Top.v":115:17:115:34|Using module UART_RX_Protocol from library work
@N: CG794 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\Top\Top.v":130:17:130:34|Using module UART_TX_Protocol from library work
Running optimization stage 1 on Top .......
Finished optimization stage 1 on Top (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
Running optimization stage 2 on Top .......
Finished optimization stage 2 on Top (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on INV .......
Finished optimization stage 2 on INV (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on COREUART_C0 .......
Finished optimization stage 2 on COREUART_C0 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s .......
Finished optimization stage 2 on COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@N: CL201 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v":286:0:286:5|Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@N: CL201 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Trying to extract state machine for register xmit_state.
Extracted state machine for register xmit_state
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@N: CL159 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v":44:11:44:21|Input tx_dout_reg is unused.
@N: CL159 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v":45:6:45:15|Input fifo_empty is unused.
@N: CL159 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v":46:6:46:14|Input fifo_full is unused.
Finished optimization stage 2 on COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s .......
@N: CL159 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v":51:15:51:31|Input BAUD_VAL_FRACTION is unused.
Finished optimization stage 2 on COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on Clock_Reset .......
Finished optimization stage 2 on Clock_Reset (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on PF_OSC_C0 .......
Finished optimization stage 2 on PF_OSC_C0 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC .......
Finished optimization stage 2 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on OSC_RC160MHZ .......
Finished optimization stage 2 on OSC_RC160MHZ (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on PF_INIT_MONITOR_C0 .......
Finished optimization stage 2 on PF_INIT_MONITOR_C0 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR .......
Finished optimization stage 2 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on INIT .......
Finished optimization stage 2 on INIT (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on PF_CCC_C0 .......
Finished optimization stage 2 on PF_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC .......
Finished optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on PLL .......
Finished optimization stage 2 on PLL (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on CORERESET_PF_C0 .......
Finished optimization stage 2 on CORERESET_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF .......
@N: CL135 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v":58:0:58:5|Found sequential shift dff with address depth of 16 words and data bit width of 1.
Finished optimization stage 2 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\synthesis\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 98MB peak: 100MB)


Process completed successfully.
# Wed Feb  8 10:46:09 2023

###########################################################]
###########################################################[
@N:"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\Synchronizer.vhd":4:7:4:18|Top entity is set to Synchronizer.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\Synchronizer.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_RX_Protocol.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_TX_Protocol.vhd'.
VHDL syntax check successful!
@N: CD231 :"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd":889:16:889:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_TX_Protocol.vhd":7:7:7:22|Synthesizing work.uart_tx_protocol.rtl.
@N: CD231 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_TX_Protocol.vhd":29:19:29:20|Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".
@N: CD604 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_TX_Protocol.vhd":269:12:269:25|OTHERS clause is not synthesized.
@W: CG296 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_TX_Protocol.vhd":138:4:138:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_TX_Protocol.vhd":216:39:216:51|Referenced variable second_nibble is not in sensitivity list.
@W: CG290 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_TX_Protocol.vhd":198:39:198:50|Referenced variable first_nibble is not in sensitivity list.
Post processing for work.uart_tx_protocol.rtl
Running optimization stage 1 on UART_TX_Protocol .......
Finished optimization stage 1 on UART_TX_Protocol (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 94MB)
@N: CD630 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_RX_Protocol.vhd":6:7:6:22|Synthesizing work.uart_rx_protocol.rtl.
@N: CD231 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_RX_Protocol.vhd":28:19:28:20|Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000000".
@N: CD604 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_RX_Protocol.vhd":237:12:237:25|OTHERS clause is not synthesized.
@W: CD434 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_RX_Protocol.vhd":326:12:326:26|Signal nibbles_reset_n in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_RX_Protocol.vhd":326:29:326:47|Signal first_nibble_enable in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_RX_Protocol.vhd":326:50:326:69|Signal second_nibble_enable in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_RX_Protocol.vhd":326:72:326:85|Signal rx_data_buffer in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_RX_Protocol.vhd":326:4:326:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_RX_Protocol.vhd":332:29:332:55|Referenced variable second_nibble_complementary is not in sensitivity list.
@W: CG290 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_RX_Protocol.vhd":330:29:330:54|Referenced variable first_nibble_complementary is not in sensitivity list.
@W: CG290 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_RX_Protocol.vhd":332:69:332:87|Referenced variable second_nibble_value is not in sensitivity list.
@W: CG290 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_RX_Protocol.vhd":330:68:330:85|Referenced variable first_nibble_value is not in sensitivity list.
@W: CD434 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_RX_Protocol.vhd":347:12:347:18|Signal reset_n in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_RX_Protocol.vhd":347:20:347:24|Signal clock in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.uart_rx_protocol.rtl
Running optimization stage 1 on UART_RX_Protocol .......
@W: CL117 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_RX_Protocol.vhd":304:8:304:9|Latch generated from process for signal Second_Nibble_Value(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_RX_Protocol.vhd":304:8:304:9|Latch generated from process for signal Second_Nibble_Complementary(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_RX_Protocol.vhd":304:8:304:9|Latch generated from process for signal First_Nibble_Value(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_RX_Protocol.vhd":304:8:304:9|Latch generated from process for signal First_Nibble_Complementary(3 downto 0); possible missing assignment in an if or case statement.
@A: CL282 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_RX_Protocol.vhd":258:8:258:9|Feedback mux created for signal UART_RX_Ready_buffer. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UART_RX_Protocol (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 94MB)
@N: CD630 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\Synchronizer.vhd":4:7:4:18|Synthesizing work.synchronizer.arch.
Post processing for work.synchronizer.arch
Running optimization stage 1 on Synchronizer .......
Finished optimization stage 1 on Synchronizer (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 94MB)
Running optimization stage 2 on Synchronizer .......
Finished optimization stage 2 on Synchronizer (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 94MB)
Running optimization stage 2 on UART_RX_Protocol .......
@N: CL201 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_RX_Protocol.vhd":66:8:66:9|Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
Finished optimization stage 2 on UART_RX_Protocol (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 94MB)
Running optimization stage 2 on UART_TX_Protocol .......
@N: CL201 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_TX_Protocol.vhd":58:8:58:9|Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 13 reachable states with original encodings of:
   00000000000001
   00000000000010
   00000000000100
   00000000001000
   00000000010000
   00000000100000
   00000001000000
   00000010000000
   00000100000000
   00001000000000
   00010000000000
   00100000000000
   01000000000000
@W: CL246 :"C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\hdl\UART_TX_Protocol.vhd":18:8:18:21|Input port bits 39 to 32 of fifo_read_data(39 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on UART_TX_Protocol (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\synthesis\synwork\layer1.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 95MB)


Process completed successfully.
# Wed Feb  8 10:46:10 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @

@N|Running in 64-bit mode

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\synthesis\synwork\Top_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb  8 10:46:10 2023

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\synthesis\synwork\Top_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 29MB peak: 30MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime

Process completed successfully.
# Wed Feb  8 10:46:10 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb  8 10:46:11 2023

###########################################################]
Premap Report

# Wed Feb  8 10:46:11 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
Synopsys Generic Technology Pre-mapping, Version map202109act, Build 055R, Built Feb 23 2022 09:52:10, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 132MB)

Reading constraint file: C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\designer\Top\synthesis.fdc
@L: C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\synthesis\Top_scck.rpt 
See clock summary report "C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\synthesis\Top_scck.rpt"
@W: BN544 :"c:/vhdl/digitizer/digitizer_ver1/digitizer/designer/top/synthesis.fdc":8:0:8:0|create_generated_clock with both -multiply_by and -divide_by not supported for this target technology
@W: BN544 :"c:/vhdl/digitizer/digitizer_ver1/digitizer/designer/top/synthesis.fdc":9:0:9:0|create_generated_clock with both -multiply_by and -divide_by not supported for this target technology
@N: MF472 |Synthesis running in Automatic Compile Point mode
@N: MF474 |No compile point is identified in Automatic Compile Point mode
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

@W: FX1183 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\component\work\corereset_pf_c0\corereset_pf_c0_0\core\corereset_pf.v":58:0:58:5|User-specified initial value set for instance Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. 
@W: BN114 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v":47:8:47:15|Removing instance vcc_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.
@W: BN114 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v":48:8:48:15|Removing instance gnd_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.
@W: BN114 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v":15:8:15:15|Removing instance gnd_inst (in view: work.PF_OSC_C0_PF_OSC_C0_0_PF_OSC(verilog)) because it does not drive other instances.

#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 166MB peak: 167MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 166MB peak: 167MB)

@N: BN362 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":501:0:501:5|Removing sequential instance fifo_write (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":501:0:501:5|Removing sequential instance clear_parity_en (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":206:0:206:5|Removing sequential instance overflow (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":447:0:447:5|Removing sequential instance parity_err (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":231:0:231:5|Removing sequential instance framing_error (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":286:0:286:5|Removing sequential instance overflow_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":286:0:286:5|Removing sequential instance framing_error_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: FP130 |Promoting Net UART_RX_Protocol_0.state_reg[7] on CLKINT  I_2 
@N: FP130 |Promoting Net UART_RX_Protocol_0.state_reg[5] on CLKINT  I_3 
@N: FX1184 |Applying syn_allowed_resources blockrams=952 on top level netlist Top 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 168MB peak: 168MB)



Clock Summary
******************

          Start                                                               Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                               Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                 160.0 MHz     6.250         declared     default_clkgroup          1    
                                                                                                                                                      
0 -       System                                                              100.0 MHz     10.000        system       system_clkgroup           0    
                                                                                                                                                      
0 -       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0_1     201  
                                                                                                                                                      
0 -       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0_4     16   
                                                                                                                                                      
0 -       UART_RX_Protocol|N_2_inferred_clock                                 100.0 MHz     10.000        inferred     Inferred_clkgroup_0_2     8    
                                                                                                                                                      
0 -       UART_RX_Protocol|N_3_inferred_clock                                 100.0 MHz     10.000        inferred     Inferred_clkgroup_0_3     8    
======================================================================================================================================================



Clock Load Summary
***********************

                                                                    Clock     Source                                                                Clock Pin                                                      Non-clock Pin     Non-clock Pin                                              
Clock                                                               Load      Pin                                                                   Seq Example                                                    Seq Example       Comb Example                                               
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                 1         Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160.CLK(OSC_RC160MHZ)     Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.REF_CLK_0     -                 Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160_INT.I(BUFG)
                                                                                                                                                                                                                                                                                                
System                                                              0         -                                                                     -                                                              -                 -                                                          
                                                                                                                                                                                                                                                                                                
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     201       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT1(PLL)            UART_RX_Protocol_0.UART_RX_Ready_buffer.C                      -                 Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.clkint_4.I(BUFG)     
                                                                                                                                                                                                                                                                                                
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     16        Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT0(PLL)            Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0.C      -                 Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.clkint_0.I(BUFG)     
                                                                                                                                                                                                                                                                                                
UART_RX_Protocol|N_2_inferred_clock                                 8         UART_RX_Protocol_0.state_reg[0:9].Q[2](statemachine)                  UART_RX_Protocol_0.First_Nibble_Complementary[3:0].C           -                 UART_RX_Protocol_0.Diag_Valid.D2[0](pmux)                  
                                                                                                                                                                                                                                                                                                
UART_RX_Protocol|N_3_inferred_clock                                 8         UART_RX_Protocol_0.state_reg[0:9].Q[4](statemachine)                  UART_RX_Protocol_0.Second_Nibble_Complementary[3:0].C          -                 UART_RX_Protocol_0.Diag_Valid.D4[0](pmux)                  
================================================================================================================================================================================================================================================================================================

@W: MT530 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\hdl\synchronizer.vhd":28:12:28:13|Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock which controls 201 sequential elements including Clock_Reset_0.Synchronizer_0.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\hdl\uart_rx_protocol.vhd":304:8:304:9|Found inferred clock UART_RX_Protocol|N_2_inferred_clock which controls 8 sequential elements including UART_RX_Protocol_0.First_Nibble_Value[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\hdl\uart_rx_protocol.vhd":304:8:304:9|Found inferred clock UART_RX_Protocol|N_3_inferred_clock which controls 8 sequential elements including UART_RX_Protocol_0.Second_Nibble_Value[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\component\work\corereset_pf_c0\corereset_pf_c0_0\core\corereset_pf.v":58:0:58:5|Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 16 sequential elements including Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\synthesis\Top.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 169MB peak: 169MB)

Encoding state machine xmit_state[5:0] (in view: work.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine state_reg[0:12] (in view: work.UART_TX_Protocol(rtl))
original code -> new code
   00000000000001 -> 0000000000001
   00000000000010 -> 0000000000010
   00000000000100 -> 0000000000100
   00000000001000 -> 0000000001000
   00000000010000 -> 0000000010000
   00000000100000 -> 0000000100000
   00000001000000 -> 0000001000000
   00000010000000 -> 0000010000000
   00000100000000 -> 0000100000000
   00001000000000 -> 0001000000000
   00010000000000 -> 0010000000000
   00100000000000 -> 0100000000000
   01000000000000 -> 1000000000000
Encoding state machine state_reg[0:9] (in view: work.UART_RX_Protocol(rtl))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 172MB)

@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\synthesis\Top_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 172MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 89MB peak: 173MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb  8 10:46:13 2023

###########################################################]
Map & Optimize Report

# Wed Feb  8 10:46:13 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
Synopsys Generic Technology Mapper, Version map202109act, Build 055R, Built Feb 23 2022 09:52:10, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 131MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 131MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 131MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 131MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 163MB peak: 163MB)

@W: MO160 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":421:0:421:5|Register bit rx_parity_calc (in view view:work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 167MB peak: 167MB)

@N: MO231 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Found counter in view:work.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] 
Encoding state machine xmit_state[5:0] (in view: work.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
@W: MO160 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\tx_async.v":119:0:119:5|Register bit xmit_state[4] (in view view:work.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\tx_async.v":339:0:339:5|Removing sequential instance tx_parity (in view: work.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog)) because it does not drive other instances.
Encoding state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@W: MO161 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":261:0:261:5|Register bit last_bit[3] (in view view:work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":261:0:261:5|Register bit last_bit[2] (in view view:work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":261:0:261:5|Register bit last_bit[1] (in view view:work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine state_reg[0:12] (in view: work.UART_TX_Protocol(rtl))
original code -> new code
   00000000000001 -> 0000000000001
   00000000000010 -> 0000000000010
   00000000000100 -> 0000000000100
   00000000001000 -> 0000000001000
   00000000010000 -> 0000000010000
   00000000100000 -> 0000000100000
   00000001000000 -> 0000001000000
   00000010000000 -> 0000010000000
   00000100000000 -> 0000100000000
   00001000000000 -> 0001000000000
   00010000000000 -> 0010000000000
   00100000000000 -> 0100000000000
   01000000000000 -> 1000000000000
@N: MO231 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\hdl\uart_tx_protocol.vhd":293:8:293:9|Found counter in view:work.UART_TX_Protocol(rtl) instance counter[4:0] 
Encoding state machine state_reg[0:9] (in view: work.UART_RX_Protocol(rtl))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 169MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 172MB peak: 172MB)


Available hyper_sources - for debug and ip models
	None Found


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 172MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 173MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 173MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 173MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 173MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     6.77ns		 188 /       208

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 174MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 174MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
4 gated/generated clock tree(s) driving 224 clock pin(s) of sequential element(s)
0 instances converted, 224 sequential instances remain driven by gated/generated clocks

=================================================================== Non-Gated/Non-Generated Clocks ===================================================================
Clock Tree ID     Driving Element                                     Drive Element Type                   Fanout     Sample Instance                                 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0005       Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160     clock definition on OSC_RC160MHZ     1          Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0
======================================================================================================================================================================
================================================================================================== Gated/Generated Clocks ===================================================================================================
Clock Tree ID     Driving Element                                      Drive Element Type     Fanout     Sample Instance                                              Explanation                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0     PLL                    192        Clock_Reset_0.Synchronizer_0.Chain[0]                        No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0002       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0     PLL                    16         Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_13     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0003       UART_RX_Protocol_0.state_reg[5]                      SLE                    8          UART_RX_Protocol_0.Second_Nibble_Value[0]                    No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0004       UART_RX_Protocol_0.state_reg[7]                      SLE                    8          UART_RX_Protocol_0.First_Nibble_Value[0]                     No gated clock conversion method for cell cell:ACG4.SLE
=============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 174MB)

Writing Analyst data base C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\synthesis\synwork\Top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 174MB peak: 174MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 175MB peak: 175MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 175MB peak: 176MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 173MB peak: 176MB)

@W: MT246 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v":13:17:13:25|Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\vhdl\digitizer\digitizer_ver1\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v":38:53:38:58|Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK with period 6.25ns 
@W: MT420 |Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_4.
@W: MT420 |Found inferred clock UART_RX_Protocol|N_2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net UART_RX_Protocol_0.N_2.
@W: MT420 |Found inferred clock UART_RX_Protocol|N_3_inferred_clock with period 10.00ns. Please declare a user-defined clock on net UART_RX_Protocol_0.N_3.
@W: MT420 |Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_0.


##### START OF TIMING REPORT #####[
# Timing report written on Wed Feb  8 10:46:16 2023
#


Top view:               Top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\VHDL\Digitizer\Digitizer_ver1\Digitizer\designer\Top\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 7.259

                                                                    Requested     Estimated      Requested     Estimated               Clock        Clock                
Starting Clock                                                      Frequency     Frequency      Period        Period        Slack     Type         Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                 160.0 MHz     NA             6.250         NA            NA        declared     default_clkgroup     
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     100.0 MHz     2974.4 MHz     10.000        0.336         9.664     inferred     Inferred_clkgroup_0_4
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     100.0 MHz     364.9 MHz      10.000        2.741         7.259     inferred     Inferred_clkgroup_0_1
UART_RX_Protocol|N_2_inferred_clock                                 100.0 MHz     NA             10.000        NA            NA        inferred     Inferred_clkgroup_0_2
UART_RX_Protocol|N_3_inferred_clock                                 100.0 MHz     NA             10.000        NA            NA        inferred     Inferred_clkgroup_0_3
System                                                              100.0 MHz     788.0 MHz      10.000        1.269         8.731     system       system_clkgroup      
=========================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                         Ending                                                           |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                           PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  10.000      8.731  |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  |  10.000      7.259  |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  UART_RX_Protocol|N_2_inferred_clock                              |  Diff grp    -      |  No paths    -      |  Diff grp    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  UART_RX_Protocol|N_3_inferred_clock                              |  Diff grp    -      |  No paths    -      |  Diff grp    -      |  No paths    -    
UART_RX_Protocol|N_2_inferred_clock                              PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
UART_RX_Protocol|N_3_inferred_clock                              PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  10.000      9.664  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                            Starting                                                                                       Arrival          
Instance                                                    Reference                                                           Type     Pin     Net       Time        Slack
                                                            Clock                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       dff_0     0.218       9.664
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_1     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       dff_1     0.218       9.664
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_2     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       dff_2     0.218       9.664
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_3     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       dff_3     0.218       9.664
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_4     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       dff_4     0.218       9.664
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_5     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       dff_5     0.218       9.664
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_6     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       dff_6     0.218       9.664
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_7     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       dff_7     0.218       9.664
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_8     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       dff_8     0.218       9.664
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_9     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       dff_9     0.218       9.664
============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                             Starting                                                                                       Required          
Instance                                                     Reference                                                           Type     Pin     Net       Time         Slack
                                                             Clock                                                                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_1      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       dff_0     10.000       9.664
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_2      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       dff_1     10.000       9.664
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_3      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       dff_2     10.000       9.664
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_4      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       dff_3     10.000       9.664
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_5      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       dff_4     10.000       9.664
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_6      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       dff_5     10.000       9.664
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_7      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       dff_6     10.000       9.664
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_8      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       dff_7     10.000       9.664
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_9      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       dff_8     10.000       9.664
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_10     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       dff_9     10.000       9.664
==============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      0.336
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9.664

    Number of logic level(s):                0
    Starting point:                          Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0 / Q
    Ending point:                            Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_1 / D
    The start point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0     SLE      Q        Out     0.218     0.218 r     -         
dff_0                                                       Net      -        -       0.118     -           1         
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_1     SLE      D        In      -         0.336 r     -         
======================================================================================================================
Total path delay (propagation time + setup) of 0.336 is 0.218(64.9%) logic and 0.118(35.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                                                                                   Arrival          
Instance                                                 Reference                                                           Type     Pin     Net                   Time        Slack
                                                         Clock                                                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREUART_C0_0.COREUART_C0_0.make_RX.rx_state[0]          PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       rx_state[0]           0.218       7.259
COREUART_C0_0.COREUART_C0_0.make_RX.rx_state[1]          PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       rx_state[1]           0.218       7.287
UART_RX_Protocol_0.RX_Data_buffer[2]                     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       RX_Data_buffer[2]     0.218       7.360
UART_RX_Protocol_0.RX_Data_buffer[4]                     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       RX_Data_buffer[4]     0.218       7.440
COREUART_C0_0.COREUART_C0_0.make_RX.receive_count[0]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       CO0                   0.218       7.471
UART_RX_Protocol_0.RX_Data_buffer[6]                     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       RX_Data_buffer[6]     0.218       7.484
COREUART_C0_0.COREUART_C0_0.make_RX.receive_count[2]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       receive_count[2]      0.218       7.515
UART_RX_Protocol_0.RX_Data_buffer[7]                     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       RX_Data_buffer[7]     0.218       7.526
COREUART_C0_0.COREUART_C0_0.make_RX.receive_count[1]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       receive_count[1]      0.218       7.543
UART_RX_Protocol_0.RX_Data_buffer[3]                     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       RX_Data_buffer[3]     0.218       7.555
=====================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                      Starting                                                                                                 Required          
Instance                                                              Reference                                                           Type     Pin     Net                 Time         Slack
                                                                      Clock                                                                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREUART_C0_0.COREUART_C0_0.make_RX.receive_count[2]                  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       N_95_i              10.000       7.259
COREUART_C0_0.COREUART_C0_0.make_RX.receive_count[0]                  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       N_91_i              10.000       7.296
COREUART_C0_0.COREUART_C0_0.make_RX.receive_count[1]                  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       N_93_i              10.000       7.296
UART_RX_Protocol_0.state_reg[0]                                       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       state_reg_ns[9]     10.000       7.360
UART_RX_Protocol_0.state_reg[2]                                       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       state_reg_ns[7]     10.000       7.393
UART_RX_Protocol_0.state_reg[9]                                       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       N_75_i              10.000       7.453
COREUART_C0_0.COREUART_C0_0.make_RX.rx_bit_cnt[2]                     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       rx_bit_cnt_4[2]     10.000       7.471
COREUART_C0_0.COREUART_C0_0.make_RX.rx_bit_cnt[3]                     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       rx_bit_cnt_4[3]     10.000       7.471
COREUART_C0_0.COREUART_C0_0.make_CLOCK_GEN.genblk1\.baud_cntr[12]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       baud_cntr_s[12]     10.000       7.573
COREUART_C0_0.COREUART_C0_0.make_CLOCK_GEN.genblk1\.baud_cntr[11]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       baud_cntr_s[11]     10.000       7.581
=================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      2.741
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     7.259

    Number of logic level(s):                4
    Starting point:                          COREUART_C0_0.COREUART_C0_0.make_RX.rx_state[0] / Q
    Ending point:                            COREUART_C0_0.COREUART_C0_0.make_RX.receive_count[2] / D
    The start point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
COREUART_C0_0.COREUART_C0_0.make_RX.rx_state[0]                          SLE      Q        Out     0.218     0.218 r     -         
rx_state[0]                                                              Net      -        -       0.609     -           7         
COREUART_C0_0.COREUART_C0_0.make_RX.rx_state_RNIVBA9[0]                  CFG2     B        In      -         0.827 r     -         
COREUART_C0_0.COREUART_C0_0.make_RX.rx_state_RNIVBA9[0]                  CFG2     Y        Out     0.088     0.915 f     -         
N_119                                                                    Net      -        -       0.662     -           11        
COREUART_C0_0.COREUART_C0_0.make_RX.rcv_cnt\.receive_count_3_i_a4[3]     CFG4     C        In      -         1.577 f     -         
COREUART_C0_0.COREUART_C0_0.make_RX.rcv_cnt\.receive_count_3_i_a4[3]     CFG4     Y        Out     0.145     1.722 f     -         
N_114                                                                    Net      -        -       0.124     -           2         
COREUART_C0_0.COREUART_C0_0.make_RX.rcv_cnt\.receive_count_3_i_o4[0]     CFG4     C        In      -         1.846 f     -         
COREUART_C0_0.COREUART_C0_0.make_RX.rcv_cnt\.receive_count_3_i_o4[0]     CFG4     Y        Out     0.145     1.992 f     -         
N_99                                                                     Net      -        -       0.547     -           3         
COREUART_C0_0.COREUART_C0_0.make_RX.receive_count_RNO[2]                 CFG4     B        In      -         2.539 f     -         
COREUART_C0_0.COREUART_C0_0.make_RX.receive_count_RNO[2]                 CFG4     Y        Out     0.084     2.623 r     -         
N_95_i                                                                   Net      -        -       0.118     -           1         
COREUART_C0_0.COREUART_C0_0.make_RX.receive_count[2]                     SLE      D        In      -         2.741 r     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 2.741 is 0.681(24.8%) logic and 2.060(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                                           Arrival          
Instance                                                           Reference     Type     Pin               Net                                       Time        Slack
                                                                   Clock                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT     System        INIT     UIC_INIT_DONE     PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE     0.000       8.731
=======================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                              Required          
Instance                                                    Reference     Type     Pin     Net                    Time         Slack
                                                            Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.731
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_1     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.731
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_2     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.731
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_3     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.731
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_4     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.731
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_5     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.731
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_6     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.731
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_7     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.731
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_8     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.731
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_9     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.731
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      1.249
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.731

    Number of logic level(s):                1
    Starting point:                          Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT / UIC_INIT_DONE
    Ending point:                            Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0 / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                              Pin               Pin               Arrival     No. of    
Name                                                               Type     Name              Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT     INIT     UIC_INIT_DONE     Out     0.000     0.000 f     -         
PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE                              Net      -                 -       0.118     -           1         
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.un1_D            CFG2     B                 In      -         0.118 f     -         
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.un1_D            CFG2     Y                 Out     0.077     0.195 f     -         
un1_INTERNAL_RST_i                                                 Net      -                 -       1.054     -           16        
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0            SLE      ALn               In      -         1.249 f     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.269 is 0.097(7.7%) logic and 1.172(92.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 174MB peak: 176MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 174MB peak: 176MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: mpf300tfcg1152-1
Cell usage:
CLKINT          5 uses
INIT            1 use
INV             1 use
OSC_RC160MHZ    1 use
PLL             1 use
CFG1           3 uses
CFG2           49 uses
CFG3           56 uses
CFG4           55 uses

Carry cells:
ARI1            14 uses - used for arithmetic functions
ARI1            5 uses - used for Wide-Mux implementation
Total ARI1      19 uses


Sequential Cells: 
SLE            224 uses

DSP Blocks:    0 of 924 (0%)

I/O ports: 4
I/O primitives: 4
INBUF          1 use
OUTBUF         3 uses


Global Clock Buffers: 5

Total LUTs:    182

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K20  Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA     Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  224 + 0 + 0 + 0 = 224;
Total number of LUTs after P&R:  182 + 0 + 0 + 0 = 182;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 64MB peak: 176MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Wed Feb  8 10:46:16 2023

###########################################################]
