# Copyright 2023 Dolphin Design
# SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1

# YAML file to specify a regression testlist
# Note that the COREV=YES is set for all tests in this regression.
# This means you need to have a toolchain at COREV_SW_TOOLCHAIN (see Common.mk)
---
# Header
name: cv32_full_covg_no_pulp
description: Full regression (all tests) for CV32E40P with step-and-compare against RM"

# List of builds
builds:
  clean_fw:
    cmd: make clean-bsp clean_test_programs
    dir: cv32e40p/sim/uvmt
  clean_corev-dv:
    cmd: make clean_riscv-dv clone_riscv-dv
    dir: cv32e40p/sim/uvmt
    cov: 0
  uvmt_cv32e40p_pulp:
    cmd: make comp comp_corev-dv
    dir: cv32e40p/sim/uvmt
    cfg: pulp
  uvmt_cv32e40p_pulp_fpu:
    cmd: make comp comp_corev-dv
    dir: cv32e40p/sim/uvmt
    cfg: pulp_fpu
  uvmt_cv32e40p_pulp_fpu_1cyclat:
    cmd: make comp comp_corev-dv
    dir: cv32e40p/sim/uvmt
    cfg: pulp_fpu_1cyclat
  uvmt_cv32e40p_pulp_fpu_2cyclat:
    cmd: make comp comp_corev-dv
    dir: cv32e40p/sim/uvmt
    cfg: pulp_fpu_2cyclat
  uvmt_cv32e40p_pulp_fpu_zfinx:
    cmd: make comp comp_corev-dv
    dir: cv32e40p/sim/uvmt
    cfg: pulp_fpu_zfinx
  uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat:
    cmd: make comp comp_corev-dv
    dir: cv32e40p/sim/uvmt
    cfg: pulp_fpu_zfinx_1cyclat
  uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat:
    cmd: make comp comp_corev-dv
    dir: cv32e40p/sim/uvmt
    cfg: pulp_fpu_zfinx_2cyclat

# ====================================================================================
# List of tests

# ====================================================================================
# V2 PULP tests
# ====================================================================================
# -----------------------------------------------------------------------------------
# corev_rand_pulp_instr_test
tests:
  corev_rand_pulp_instr_test:
    build: uvmt_cv32e40p_pulp
    description: corev_rand_pulp_instr_test
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_pulp_instr_test
    iss: 1
    cov: 1
    num: 200

  # -----------------------------------------------------------------------------------
  # corev_rand_pulp_simd_test
  corev_rand_pulp_simd_instr_test:
    build: uvmt_cv32e40p_pulp
    description: corev_rand_pulp_simd_instr_test
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_pulp_simd_instr_test
    iss: 1
    cov: 1
    num: 200

  # -----------------------------------------------------------------------------------
  # corev_rand_pulp_mac_test
  corev_rand_pulp_mac_instr_test:
    build: uvmt_cv32e40p_pulp
    description: corev_rand_pulp_mac_instr_test
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_pulp_mac_instr_test
    iss: 1
    cov: 1
    num: 200

  # -----------------------------------------------------------------------------------
  # corev_rand_pulp_hwloop_test
  corev_rand_pulp_hwloop_test:
    build: uvmt_cv32e40p_pulp
    description: corev_rand_pulp_hwloop_test
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_pulp_hwloop_test
    iss: 1
    cov: 1
    num: 20

  corev_rand_pulp_hwloop_test_floating_pt_instr_en:
    testname: corev_rand_pulp_hwloop_test
    builds:
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: corev_rand_pulp_hwloop_test with FPU enabled
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_pulp_hwloop_test
    iss: 1
    cov: 1
    num: 20

  # -----------------------------------------------------------------------------------
  # corev_rand_debug_ebreak_xpulp
  corev_rand_debug_ebreak_xpulp:
    build: uvmt_cv32e40p_pulp
    description: corev_rand_debug_ebreak_xpulp
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_debug_ebreak_xpulp
    iss: 1
    cov: 1
    num: 100

  corev_rand_debug_ebreak_xpulp_floating_pt_instr_en:
    testname: corev_rand_debug_ebreak_xpulp
    builds:
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: corev_rand_debug_ebreak_xpulp with FPU enabled
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_debug_ebreak_xpulp
    iss: 1
    cov: 1
    num: 20

  # -----------------------------------------------------------------------------------
  # corev_rand_debug_single_step_xpulp
  corev_rand_debug_single_step_xpulp:
    build: uvmt_cv32e40p_pulp
    description: corev_rand_debug_single_step_xpulp
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_debug_single_step_xpulp
    iss: 1
    cov: 1
    num: 100

  corev_rand_debug_single_step_xpulp_floating_pt_instr_en:
    testname: corev_rand_debug_single_step_xpulp
    builds:
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: corev_rand_debug_single_step_xpulp
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_debug_single_step_xpulp
    iss: 1
    cov: 1
    num: 20



  # ====================================================================================
  # V1 rand tests re-used with v2 features
  # ====================================================================================

  # -----------------------------------------------------------------------------------
  # corev_rand_instr_long_stall
  corev_rand_instr_long_stall:
    build: uvmt_cv32e40p_pulp
    description: corev_rand_instr_long_stall
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_instr_long_stall
    iss: 1
    cov: 1
    num: 50

  corev_rand_instr_long_stall_floating_pt_instr_en:
    testname: corev_rand_instr_long_stall
    builds:
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: corev_rand_instr_long_stall
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_instr_long_stall
    iss: 1
    cov: 1
    num: 5

  # -----------------------------------------------------------------------------------
  # corev_rand_interrupt
  corev_rand_interrupt:
    build: uvmt_cv32e40p_pulp
    description: legacy v1 corev_rand_interrupt with added instructions
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_interrupt
    iss: 1
    cov: 1
    num: 10

  corev_rand_interrupt_floating_pt_instr_en:
    testname: corev_rand_interrupt
    builds:
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: corev_rand_interrupt
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_interrupt
    iss: 1
    cov: 1
    num: 10

  # -----------------------------------------------------------------------------------
  # corev_rand_interrupt_debug
  corev_rand_interrupt_debug:
    build: uvmt_cv32e40p_pulp
    description: corev_rand_interrupt_debug
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_interrupt_debug
    iss: 1
    cov: 1
    num: 50

  corev_rand_interrupt_debug_floating_pt_instr_en:
    testname: corev_rand_interrupt_debug
    builds:
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: corev_rand_interrupt_debug
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_interrupt_debug
    iss: 1
    cov: 1
    num: 20

  corev_rand_interrupt_exception:
    builds:
      - uvmt_cv32e40p_pulp
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: corev_rand_interrupt_exception
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_interrupt_exception
    iss: 1
    cov: 1
    num: 10

  corev_rand_interrupt_nested:
    builds:
      - uvmt_cv32e40p_pulp
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: corev_rand_interrupt_nested
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_interrupt_nested
    iss: 1
    cov: 1
    num: 10

  corev_rand_interrupt_wfi_mem_stress:
    builds:
      - uvmt_cv32e40p_pulp
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: corev_rand_interrupt_wfi_mem_stress
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_interrupt_wfi_mem_stress
    iss: 1
    cov: 1
    num: 10

  corev_rand_jump_stress_test:
    builds:
      - uvmt_cv32e40p_pulp
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: corev_rand_jump_stress_test
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_jump_stress_test
    iss: 1
    cov: 1
    num: 10

# ------------------------------------------------------------------------------
# V2 FPU test
# ------------------------------------------------------------------------------
  corev_rand_fp_instr_sanity_test_nonzfinx:
    testname: corev_rand_fp_instr_sanity_test
    builds:
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_fp_instr_sanity_test CFG_PLUSARGS="+UVM_TIMEOUT=1000000"
    test_cfg: floating_pt_instr_en
    iss: 1
    cov: 1
    num: 30

  corev_rand_fp_instr_sanity_test_zfinx:
    testname: corev_rand_fp_instr_sanity_test
    builds:
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_fp_instr_sanity_test CFG_PLUSARGS="+UVM_TIMEOUT=1000000" 
    test_cfg: floating_pt_zfinx_instr_en
    iss: 1
    cov: 1
    num: 30

  # corev_multicycle_fp_instr_test:
  #   builds:
  #     - uvmt_cv32e40p_pulp_fpu
  #     - uvmt_cv32e40p_pulp_fpu_1cyclat
  #     - uvmt_cv32e40p_pulp_fpu_2cyclat
  #   description: corev_multicycle_fp_instr_test
  #   dir: cv32e40p/sim/uvmt
  #   cmd: make gen_corev-dv test COREV=YES TEST=corev_multicycle_fp_instr_test
  #   test_cfg: floating_pt_instr_en
  #   iss: 1
  #   cov: 1
  #   num: 50

  # corev_multicycle_fp_zfinx_instr_test:
  #   builds:
  #     - uvmt_cv32e40p_pulp_fpu_zfinx
  #     - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
  #     - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
  #   description: corev_multicycle_fp_zfinx_instr_test
  #   dir: cv32e40p/sim/uvmt
  #   cmd: make gen_corev-dv test COREV=YES TEST=corev_multicycle_fp_zfinx_instr_test
  #   test_cfg: floating_pt_instr_en
  #   iss: 1
  #   cov: 1
  #   num: 50



# ====================================================================================
# V1 test re-used
# ====================================================================================
  hello-world:
    builds:
      - uvmt_cv32e40p_pulp
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: uvm_hello_world_test
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=hello-world
    iss: 1
    cov: 1
    num: 1

  hpmcounter_basic_test:
    builds:
      - uvmt_cv32e40p_pulp
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: Hardware performance counter basic test
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=hpmcounter_basic_test
    iss: 1
    cov: 1
    num: 1

  hpmcounter_hazard_test:
    builds:
      - uvmt_cv32e40p_pulp
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: Hardware performance counter hazard test
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=hpmcounter_hazard_test
    iss: 1
    cov: 1
    num: 1

  riscv_ebreak_test_0:
    builds:
      - uvmt_cv32e40p_pulp
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: Static corev-dv ebreak
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=riscv_ebreak_test_0
    iss: 1
    cov: 1
    num: 1

  riscv_arithmetic_basic_test_0:
    builds:
      - uvmt_cv32e40p_pulp
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: Static riscv-dv arithmetic test 0
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=riscv_arithmetic_basic_test_0
    iss: 1
    cov: 1
    num: 1
    num: 1

  riscv_arithmetic_basic_test_1:
    builds:
      - uvmt_cv32e40p_pulp
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: Static riscv-dv arithmetic test 1
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=riscv_arithmetic_basic_test_1
    iss: 1
    cov: 1
    num: 1
    num: 1

  illegal:
    builds:
      - uvmt_cv32e40p_pulp
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: Illegal-riscv-tests
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=illegal
    iss: 1
    cov: 1
    num: 1

  fibonacci:
    builds:
      - uvmt_cv32e40p_pulp
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: Fibonacci test
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=fibonacci
    iss: 1
    cov: 1
    num: 1

  misalign:
    builds:
      - uvmt_cv32e40p_pulp
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: Misalign test
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=misalign
    iss: 1
    cov: 1
    num: 1

  dhrystone:
    builds:
      - uvmt_cv32e40p_pulp
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: Dhrystone test
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=dhrystone
    iss: 1
    cov: 1
    num: 1

  debug_test:
    builds:
      - uvmt_cv32e40p_pulp
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: Debug Test 1
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=debug_test
    iss: 1
    cov: 1
    num: 1

  debug_test_reset:
    builds:
      - uvmt_cv32e40p_pulp
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: Debug reset test
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=debug_test_reset
    iss: 1
    cov: 1
    num: 1

  debug_test_trigger:
    builds:
      - uvmt_cv32e40p_pulp
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: Debug trigger test
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=debug_test_trigger
    iss: 1
    cov: 1
    num: 1

  debug_test_known_miscompares:
    builds:
      - uvmt_cv32e40p_pulp
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: Debug test which contains known miscompares
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=debug_test_known_miscompares
    iss: 0
    cov: 1
    num: 1

  debug_test_boot_set:
    builds:
      - uvmt_cv32e40p_pulp
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: Debug test target debug_req at BOOT_SET
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=debug_test_boot_set
    iss: 1
    cov: 1
    num: 1

  interrupt_bootstrap:
    builds:
      - uvmt_cv32e40p_pulp
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: Interrupt bootstrap test
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=interrupt_bootstrap
    iss: 1
    cov: 1
    num: 1

  interrupt_test:
    builds:
      - uvmt_cv32e40p_pulp
      - uvmt_cv32e40p_pulp_fpu
      - uvmt_cv32e40p_pulp_fpu_1cyclat
      - uvmt_cv32e40p_pulp_fpu_2cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx
      - uvmt_cv32e40p_pulp_fpu_zfinx_1cyclat
      - uvmt_cv32e40p_pulp_fpu_zfinx_2cyclat
    description: Interrupt test
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=interrupt_test
    iss: 1
    cov: 1
    num: 1


# ====================================================================================
# V1 legacy pulp tests
# ====================================================================================
  pulp_bit_manipulation:
    build: uvmt_cv32e40p_pulp
    description: pulp_bit_manipulation legacy v1, kept as it stresses corner cases
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=pulp_bit_manipulation
    iss: 1
    cov: 1
    num: 1

  pulp_general_alu:
    build: uvmt_cv32e40p_pulp
    description: pulp_general_alu legacy v1, kept as it stresses corner cases
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=pulp_general_alu
    iss: 1
    cov: 1
    num: 1

  pulp_immediate_branching:
    build: uvmt_cv32e40p_pulp
    description: pulp_immediate_branching legacy v1, kept as it stresses corner cases
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=pulp_immediate_branching
    iss: 1
    cov: 1
    num: 1

  pulp_multiply_accumulate:
    build: uvmt_cv32e40p_pulp
    description: pulp_multiply_accumulate legacy v1, kept as it stresses corner cases
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=pulp_multiply_accumulate
    iss: 1
    cov: 1
    num: 1

  pulp_post_increment_load_store:
    build: uvmt_cv32e40p_pulp
    description: pulp_post_increment_load_store legacy v1, kept as it stresses corner cases
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=pulp_post_increment_load_store
    iss: 1
    cov: 1
    num: 1

  pulp_vectorial_add_sub:
    build: uvmt_cv32e40p_pulp
    description: pulp_vectorial_add_sub legacy v1, kept as it stresses corner cases
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=pulp_vectorial_add_sub
    iss: 1
    cov: 1
    num: 1

  pulp_vectorial_avg:
    build: uvmt_cv32e40p_pulp
    description: pulp_vectorial_avg legacy v1, kept as it stresses corner cases
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=pulp_vectorial_avg
    iss: 1
    cov: 1
    num: 1

  pulp_vectorial_bit_manip:
    build: uvmt_cv32e40p_pulp
    description: pulp_vectorial_bit_manip legacy v1, kept as it stresses corner cases
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=pulp_vectorial_bit_manip
    iss: 1
    cov: 1
    num: 1

  pulp_vectorial_bitwise:
    build: uvmt_cv32e40p_pulp
    description: pulp_vectorial_bitwise legacy v1, kept as it stresses corner cases
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=pulp_vectorial_bitwise
    iss: 1
    cov: 1
    num: 1

  pulp_vectorial_comparison_1:
    build: uvmt_cv32e40p_pulp
    description: pulp_vectorial_comparison_1 legacy v1, kept as it stresses corner cases
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=pulp_vectorial_comparison_1
    iss: 1
    cov: 1
    num: 1

  pulp_vectorial_comparison_2:
    build: uvmt_cv32e40p_pulp
    description: pulp_vectorial_comparison_2 legacy v1, kept as it stresses corner cases
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=pulp_vectorial_comparison_2
    iss: 1
    cov: 1
    num: 1

  pulp_vectorial_comparison_3:
    build: uvmt_cv32e40p_pulp
    description: pulp_vectorial_comparison_3 legacy v1, kept as it stresses corner cases
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=pulp_vectorial_comparison_3
    iss: 1
    cov: 1
    num: 1

  pulp_vectorial_complex:
    build: uvmt_cv32e40p_pulp
    description: pulp_vectorial_complex legacy v1, kept as it stresses corner cases
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=pulp_vectorial_complex
    iss: 1
    cov: 1
    num: 1

  pulp_vectorial_dot_product_1:
    build: uvmt_cv32e40p_pulp
    description: pulp_vectorial_dot_product_1 legacy v1, kept as it stresses corner cases
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=pulp_vectorial_dot_product_1
    iss: 1
    cov: 1
    num: 1

  pulp_vectorial_dot_product_2:
    build: uvmt_cv32e40p_pulp
    description: pulp_vectorial_dot_product_2 legacy v1, kept as it stresses corner cases
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=pulp_vectorial_dot_product_2
    iss: 1
    cov: 1
    num: 1

  pulp_vectorial_max:
    build: uvmt_cv32e40p_pulp
    description: pulp_vectorial_max legacy v1, kept as it stresses corner cases
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=pulp_vectorial_max
    iss: 1
    cov: 1
    num: 1

  pulp_vectorial_min:
    build: uvmt_cv32e40p_pulp
    description: pulp_vectorial_min legacy v1, kept as it stresses corner cases
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=pulp_vectorial_min
    iss: 1
    cov: 1
    num: 1

  pulp_vectorial_shift:
    build: uvmt_cv32e40p_pulp
    description: pulp_vectorial_shift legacy v1, kept as it stresses corner cases
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=pulp_vectorial_shift
    iss: 1
    cov: 1
    num: 1

  pulp_vectorial_shuffle_pack:
    build: uvmt_cv32e40p_pulp
    description: pulp_vectorial_shuffle_pack legacy v1, kept as it stresses corner cases
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=pulp_vectorial_shuffle_pack
    iss: 1
    cov: 1
    num: 1
