# Reading C:/developer-apps/altera/modelsim_ase/tcl/vsim/pref.tcl 
# do timer_ctl_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\developer-apps\altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\developer-apps\altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity timer_ctl_tb
# -- Compiling architecture timer_ctl_tb_arch of timer_ctl_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl_tb.vhd(56): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  timer_ctl_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ps timer_ctl_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.timer_ctl_tb(timer_ctl_tb_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# ** Failure: (vsim-3817) Port "clk" of entity "timer_ctl" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /timer_ctl_tb/timer_ctl_ports File: Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd Line: 17
# ** Error: (vsim-3732) Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl_tb.vhd(40): No default binding for component at 'timer_ctl_ports'.
# 
#  (Port 'clock' is not on the entity.)
# 
#         Region: /timer_ctl_tb/timer_ctl_ports
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# ** Fatal: Bad library format, library not compiled with ALTERA compiler.
#    Time: 0 ps  Iteration: 0  Instance: /timer_ctl_tb/timer_ctl_ports/clk_converter_ports File: Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd Line: 51
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./timer_ctl_run_msim_rtl_vhdl.do PAUSED at line 13
do timer_ctl_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-31) Unable to unlink file "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/rtl_work/clk_converter_60hz/behaviour_clk_converter.psm".
# 
# O processo não pode aceder ao ficheiro porque este está a ser utilizado por outro processo.
# 
# . (GetLastError() = 32)
# ** Warning: (vdel-133) Unable to remove directory "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/rtl_work/clk_converter_60hz".
# 
# O directório não está vazio.
# 
# . (GetLastError() = 145)
# ** Warning: (vdel-133) Unable to remove directory "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/rtl_work".
# 
# O directório não está vazio.
# 
# . (GetLastError() = 145)
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# 
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity timer_ctl_tb
# -- Compiling architecture timer_ctl_tb_arch of timer_ctl_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl_tb.vhd(56): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  timer_ctl_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ps timer_ctl_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.timer_ctl_tb(timer_ctl_tb_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2 sec
add wave -r /*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/wave.do
do timer_ctl_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-31) Unable to unlink file "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/rtl_work/clk_converter_60hz/behaviour_clk_converter.psm".
# 
# O processo não pode aceder ao ficheiro porque este está a ser utilizado por outro processo.
# 
# . (GetLastError() = 32)
# ** Warning: (vdel-133) Unable to remove directory "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/rtl_work/clk_converter_60hz".
# 
# O directório não está vazio.
# 
# . (GetLastError() = 145)
# ** Warning: (vdel-133) Unable to remove directory "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/rtl_work".
# 
# O directório não está vazio.
# 
# . (GetLastError() = 145)
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# 
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# ** Error: Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd(48): Cannot assign to object "clk_60Hz" of mode IN.
# ** Error: Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd(60): near "end": expecting IF
# ** Error: C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./timer_ctl_run_msim_rtl_vhdl.do line 8
# C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}"
do timer_ctl_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-31) Unable to unlink file "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/rtl_work/clk_converter_60hz/behaviour_clk_converter.psm".
# 
# O processo não pode aceder ao ficheiro porque este está a ser utilizado por outro processo.
# 
# . (GetLastError() = 32)
# ** Warning: (vdel-133) Unable to remove directory "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/rtl_work/clk_converter_60hz".
# 
# O directório não está vazio.
# 
# . (GetLastError() = 145)
# ** Warning: (vdel-133) Unable to remove directory "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/rtl_work".
# 
# O directório não está vazio.
# 
# . (GetLastError() = 145)
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# 
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# ** Error: Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd(48): (vcom-1023) Positional association (infix expression) found after named association.
# 
# ** Error: Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd(60): near "end": expecting IF
# ** Error: C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./timer_ctl_run_msim_rtl_vhdl.do line 8
# C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}"
do timer_ctl_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-31) Unable to unlink file "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/rtl_work/clk_converter_60hz/behaviour_clk_converter.psm".
# 
# O processo não pode aceder ao ficheiro porque este está a ser utilizado por outro processo.
# 
# . (GetLastError() = 32)
# ** Warning: (vdel-133) Unable to remove directory "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/rtl_work/clk_converter_60hz".
# 
# O directório não está vazio.
# 
# . (GetLastError() = 145)
# ** Warning: (vdel-133) Unable to remove directory "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/rtl_work".
# 
# O directório não está vazio.
# 
# . (GetLastError() = 145)
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# 
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# ** Error: Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd(60): near "end": expecting IF
# ** Error: C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./timer_ctl_run_msim_rtl_vhdl.do line 8
# C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}"
do timer_ctl_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-31) Unable to unlink file "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/rtl_work/clk_converter_60hz/behaviour_clk_converter.psm".
# 
# O processo não pode aceder ao ficheiro porque este está a ser utilizado por outro processo.
# 
# . (GetLastError() = 32)
# ** Warning: (vdel-133) Unable to remove directory "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/rtl_work/clk_converter_60hz".
# 
# O directório não está vazio.
# 
# . (GetLastError() = 145)
# ** Warning: (vdel-133) Unable to remove directory "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/rtl_work".
# 
# O directório não está vazio.
# 
# . (GetLastError() = 145)
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# 
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity timer_ctl_tb
# -- Compiling architecture timer_ctl_tb_arch of timer_ctl_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl_tb.vhd(56): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  timer_ctl_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ps timer_ctl_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.timer_ctl_tb(timer_ctl_tb_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# ** Failure: (vsim-3817) Port "start" of entity "timer_ctl" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /timer_ctl_tb/timer_ctl_ports File: Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd Line: 15
# ** Failure: (vsim-3817) Port "reset" of entity "timer_ctl" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /timer_ctl_tb/timer_ctl_ports File: Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd Line: 16
# ** Error: (vsim-3732) Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl_tb.vhd(40): No default binding for component at 'timer_ctl_ports'.
# 
#  (Port 'timer_reset' is not on the entity.)
# 
#         Region: /timer_ctl_tb/timer_ctl_ports
# ** Error: (vsim-3732) Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl_tb.vhd(40): No default binding for component at 'timer_ctl_ports'.
# 
#  (Port 'timer_start' is not on the entity.)
# 
#         Region: /timer_ctl_tb/timer_ctl_ports
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# ** Fatal: Bad library format, library not compiled with ALTERA compiler.
#    Time: 0 ps  Iteration: 0  Instance: /timer_ctl_tb/timer_ctl_ports/clk_converter_ports File: Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd Line: 51
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./timer_ctl_run_msim_rtl_vhdl.do PAUSED at line 13
do timer_ctl_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-31) Unable to unlink file "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/rtl_work/clk_converter_60hz/behaviour_clk_converter.psm".
# 
# O processo não pode aceder ao ficheiro porque este está a ser utilizado por outro processo.
# 
# . (GetLastError() = 32)
# ** Warning: (vdel-133) Unable to remove directory "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/rtl_work/clk_converter_60hz".
# 
# O directório não está vazio.
# 
# . (GetLastError() = 145)
# ** Warning: (vdel-133) Unable to remove directory "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/rtl_work".
# 
# O directório não está vazio.
# 
# . (GetLastError() = 145)
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# 
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity timer_ctl_tb
# -- Compiling architecture timer_ctl_tb_arch of timer_ctl_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl_tb.vhd(56): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  timer_ctl_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ps timer_ctl_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.timer_ctl_tb(timer_ctl_tb_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# ** Warning: (vsim-8683) Uninitialized out port /timer_ctl_tb/timer_ctl_ports/short_interval has no driver.
# 
# This port will contribute value (U) to the signal network.
# 
# ** Warning: (vsim-8683) Uninitialized out port /timer_ctl_tb/timer_ctl_ports/long_interval has no driver.
# 
# This port will contribute value (U) to the signal network.
# 
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2 sec
do Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /timer_ctl_tb/timer_start
# ** Error: (vish-4014) No objects found matching '/timer_ctl_tb/timer_start'.
# Executing ONERROR command at macro Z:\workspace\mestrado\sistemasVLSI\timer_ctl\simulation\modelsim\wave.do line 3
# add wave -noupdate /timer_ctl_tb/timer_reset
# ** Error: (vish-4014) No objects found matching '/timer_ctl_tb/timer_reset'.
# Executing ONERROR command at macro Z:\workspace\mestrado\sistemasVLSI\timer_ctl\simulation\modelsim\wave.do line 4
# add wave -noupdate /timer_ctl_tb/short_interval
# add wave -noupdate /timer_ctl_tb/long_interval
# add wave -noupdate /timer_ctl_tb/timer_ctl_ports/timer_start
# ** Error: (vish-4014) No objects found matching '/timer_ctl_tb/timer_ctl_ports/timer_start'.
# Executing ONERROR command at macro Z:\workspace\mestrado\sistemasVLSI\timer_ctl\simulation\modelsim\wave.do line 7
# add wave -noupdate /timer_ctl_tb/timer_ctl_ports/timer_reset
# ** Error: (vish-4014) No objects found matching '/timer_ctl_tb/timer_ctl_ports/timer_reset'.
# Executing ONERROR command at macro Z:\workspace\mestrado\sistemasVLSI\timer_ctl\simulation\modelsim\wave.do line 8
# add wave -noupdate /timer_ctl_tb/timer_ctl_ports/short_interval
# add wave -noupdate /timer_ctl_tb/timer_ctl_ports/long_interval
# add wave -noupdate /timer_ctl_tb/timer_ctl_ports/clk_60Hz
# add wave -noupdate /timer_ctl_tb/timer_ctl_ports/start
# add wave -noupdate /timer_ctl_tb/timer_ctl_ports/reset
# add wave -noupdate /timer_ctl_tb/timer_ctl_ports/internal_counter
# add wave -noupdate /timer_ctl_tb/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /timer_ctl_tb/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /timer_ctl_tb/timer_ctl_ports/clk_converter_ports/clk_60Hz
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {1350001080000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 349
# configure wave -valuecolwidth 119
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {1229301900 ns} {1470700260 ns}
