{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626023741677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626023741696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 11 22:45:40 2021 " "Processing started: Sun Jul 11 22:45:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626023741696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1626023741696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HDMI -c top " "Command: quartus_sta HDMI -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1626023741696 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1626023741865 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1626023743276 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1626023743276 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626023743386 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626023743386 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1626023744614 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmipll\|pllhdmi_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: hdmipll\|pllhdmi_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626023744637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmipll\|pllhdmi_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: hdmipll\|pllhdmi_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626023744637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmipll\|pllhdmi_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: hdmipll\|pllhdmi_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626023744637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626023744637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626023744637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626023744637 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1626023744637 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1626023744641 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1626023744643 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1626023744661 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1626023744705 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1626023744705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.384 " "Worst-case setup slack is -12.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023744860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023744860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.384            -185.523 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "  -12.384            -185.523 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023744860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.154               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   18.154               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023744860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626023744860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023744889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023744889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.290               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023744889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.417               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023744889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626023744889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.775 " "Worst-case recovery slack is -4.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023744901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023744901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.775            -196.772 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   -4.775            -196.772 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023744901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626023744901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.353 " "Worst-case removal slack is 2.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023744927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023744927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.353               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    2.353               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023744927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626023744927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.122 " "Worst-case minimum pulse width slack is 1.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023744946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023744946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.122               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023744946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.562               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023744946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.590               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    2.590               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023744946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.731               0.000 clkhdmi50  " "    9.731               0.000 clkhdmi50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023744946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.949               0.000 clk50  " "    9.949               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023744946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.745               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   11.745               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023744946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626023744946 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1626023745017 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1626023745099 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1626023749285 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmipll\|pllhdmi_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: hdmipll\|pllhdmi_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626023749519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmipll\|pllhdmi_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: hdmipll\|pllhdmi_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626023749519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmipll\|pllhdmi_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: hdmipll\|pllhdmi_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626023749519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626023749519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626023749519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626023749519 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1626023749519 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1626023749521 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1626023749544 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1626023749544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.037 " "Worst-case setup slack is -12.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023749549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023749549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.037            -174.032 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "  -12.037            -174.032 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023749549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.339               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   18.339               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023749549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626023749549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.272 " "Worst-case hold slack is 0.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023749563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023749563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.272               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023749563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.427               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023749563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626023749563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.645 " "Worst-case recovery slack is -4.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023749578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023749578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.645            -191.509 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   -4.645            -191.509 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023749578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626023749578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.384 " "Worst-case removal slack is 2.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023749584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023749584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.384               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    2.384               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023749584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626023749584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.122 " "Worst-case minimum pulse width slack is 1.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023749597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023749597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.122               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023749597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.562               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023749597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.503               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    2.503               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023749597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.741               0.000 clkhdmi50  " "    9.741               0.000 clkhdmi50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023749597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.980               0.000 clk50  " "    9.980               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023749597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.657               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   11.657               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023749597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626023749597 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1626023749627 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1626023750301 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1626023752477 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmipll\|pllhdmi_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: hdmipll\|pllhdmi_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626023752577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmipll\|pllhdmi_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: hdmipll\|pllhdmi_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626023752577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmipll\|pllhdmi_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: hdmipll\|pllhdmi_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626023752577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626023752577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626023752577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626023752577 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1626023752577 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1626023752577 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1626023752580 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1626023752580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.098 " "Worst-case setup slack is -8.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023752631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023752631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.098             -95.940 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   -8.098             -95.940 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023752631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.745               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   21.745               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023752631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626023752631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.154 " "Worst-case hold slack is 0.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023752645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023752645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.154               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023752645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.196               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023752645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626023752645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.750 " "Worst-case recovery slack is -3.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023752651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023752651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.750            -155.934 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   -3.750            -155.934 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023752651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626023752651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.702 " "Worst-case removal slack is 2.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023752663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023752663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.702               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    2.702               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023752663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626023752663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.122 " "Worst-case minimum pulse width slack is 1.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023752669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023752669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.122               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023752669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.562               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023752669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.902               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    2.902               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023752669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 clkhdmi50  " "    9.336               0.000 clkhdmi50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023752669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 clk50  " "    9.643               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023752669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.049               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   12.049               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023752669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626023752669 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1626023752693 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmipll\|pllhdmi_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: hdmipll\|pllhdmi_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626023753118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmipll\|pllhdmi_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: hdmipll\|pllhdmi_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626023753118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmipll\|pllhdmi_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: hdmipll\|pllhdmi_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626023753118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626023753118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626023753118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626023753118 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1626023753118 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1626023753119 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1626023753124 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1626023753124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.759 " "Worst-case setup slack is -7.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023753127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023753127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.759             -93.053 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   -7.759             -93.053 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023753127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.013               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   22.013               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023753127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626023753127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023753137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023753137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.142               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023753137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.186               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023753137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626023753137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.699 " "Worst-case recovery slack is -3.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023753143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023753143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.699            -153.881 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   -3.699            -153.881 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023753143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626023753143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.723 " "Worst-case removal slack is 2.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023753150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023753150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.723               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    2.723               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023753150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626023753150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.122 " "Worst-case minimum pulse width slack is 1.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023753157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023753157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.122               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023753157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.562               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023753157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.898               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    2.898               0.000 pllhdmi:hdmipll\|pllhdmi_0002:pllhdmi_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023753157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 clkhdmi50  " "    9.286               0.000 clkhdmi50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023753157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 clk50  " "    9.632               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023753157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.043               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   12.043               0.000 pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626023753157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626023753157 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1626023757068 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1626023757069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5190 " "Peak virtual memory: 5190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626023757237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 11 22:45:57 2021 " "Processing ended: Sun Jul 11 22:45:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626023757237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626023757237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626023757237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1626023757237 ""}
