#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000027d53b3f610 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000027d53b3f7a0 .scope module, "decoder32" "decoder32" 3 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 5 "select";
    .port_info 2 /INPUT 1 "enable";
v0000027d53b6da60_0 .net *"_ivl_0", 31 0, L_0000027d53be9bb0;  1 drivers
L_0000027d53beb988 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027d53b6e780_0 .net *"_ivl_3", 30 0, L_0000027d53beb988;  1 drivers
o0000027d53b900e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027d53b6e320_0 .net "enable", 0 0, o0000027d53b900e8;  0 drivers
v0000027d53b6e8c0_0 .net "out", 31 0, L_0000027d53bea650;  1 drivers
o0000027d53b90148 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000027d53b6df60_0 .net "select", 4 0, o0000027d53b90148;  0 drivers
L_0000027d53be9bb0 .concat [ 1 31 0 0], o0000027d53b900e8, L_0000027d53beb988;
L_0000027d53bea650 .shift/l 32, L_0000027d53be9bb0, o0000027d53b90148;
S_0000027d53b35ce0 .scope module, "processor" "processor" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
L_0000027d53b6d700 .functor OR 1, L_0000027d53c45430, L_0000027d53c45570, C4<0>, C4<0>;
L_0000027d53b6d230 .functor AND 1, L_0000027d53c44170, L_0000027d53b6d700, C4<1>, C4<1>;
L_0000027d53b6d770 .functor AND 1, v0000027d53be5da0_0, L_0000027d53b6d230, C4<1>, C4<1>;
L_0000027d53b6d850 .functor BUFZ 5, v0000027d53be8960_0, C4<00000>, C4<00000>, C4<00000>;
v0000027d53be4e00_0 .net "ALUinB", 0 0, v0000027d53be32f0_0;  1 drivers
v0000027d53be5120_0 .net "ALUop", 3 0, v0000027d53be2210_0;  1 drivers
v0000027d53be5d00_0 .var "DX_ALUinB", 0 0;
v0000027d53be59e0_0 .var "DX_ALUop", 3 0;
v0000027d53be5620_0 .var "DX_PC", 31 0;
v0000027d53be4cc0_0 .var "DX_RWE", 0 0;
v0000027d53be4720_0 .var "DX_dataA", 31 0;
v0000027d53be42c0_0 .var "DX_dataB", 31 0;
v0000027d53be4900_0 .var "DX_func3", 2 0;
v0000027d53be58a0_0 .var "DX_imm", 31 0;
v0000027d53be4ea0_0 .var "DX_immB", 31 0;
v0000027d53be5f80_0 .var "DX_immJ", 31 0;
v0000027d53be5940_0 .var "DX_immS", 31 0;
v0000027d53be47c0_0 .var "DX_immU", 31 0;
v0000027d53be5080_0 .var "DX_inst", 31 0;
v0000027d53be53a0_0 .var "DX_isABranch", 0 0;
v0000027d53be5a80_0 .var "DX_isAuipc", 0 0;
v0000027d53be49a0_0 .var "DX_isJal", 0 0;
v0000027d53be5440_0 .var "DX_isJalr", 0 0;
v0000027d53be5da0_0 .var "DX_isLoad", 0 0;
v0000027d53be4ae0_0 .var "DX_isLui", 0 0;
v0000027d53be4400_0 .var "DX_isStore", 0 0;
v0000027d53be4180_0 .var "DX_prediction", 0 0;
v0000027d53be4f40_0 .var "DX_rd", 4 0;
v0000027d53be5e40_0 .var "DX_src1", 4 0;
v0000027d53be4a40_0 .var "DX_src2", 4 0;
v0000027d53be6020_0 .var "DX_target", 31 0;
v0000027d53be4360_0 .var "EX_mispredict", 0 0;
v0000027d53be5580_0 .var "EX_target", 31 0;
v0000027d53be56c0_0 .var "FD_PC", 31 0;
v0000027d53be4b80_0 .var "FD_inst", 31 0;
v0000027d53be4c20_0 .var "FD_prediction", 0 0;
v0000027d53be5260_0 .var "FD_target", 31 0;
v0000027d53be85a0_0 .var "MW_ALURESULT", 31 0;
v0000027d53be76a0_0 .var "MW_PC", 31 0;
v0000027d53be8820_0 .var "MW_RWE", 0 0;
v0000027d53be8be0_0 .var "MW_auipcResult", 31 0;
v0000027d53be7ba0_0 .var "MW_dataA", 31 0;
v0000027d53be7c40_0 .var "MW_dataB", 31 0;
v0000027d53be7740_0 .var "MW_dmemOut", 31 0;
v0000027d53be86e0_0 .var "MW_imm", 31 0;
v0000027d53be79c0_0 .var "MW_immU", 31 0;
v0000027d53be8d20_0 .var "MW_inst", 31 0;
v0000027d53be7b00_0 .var "MW_isABranch", 0 0;
v0000027d53be8dc0_0 .var "MW_isAuipc", 0 0;
v0000027d53be7ce0_0 .var "MW_isJal", 0 0;
v0000027d53be8c80_0 .var "MW_isJalr", 0 0;
v0000027d53be88c0_0 .var "MW_isLoad", 0 0;
v0000027d53be7420_0 .var "MW_isLui", 0 0;
v0000027d53be8500_0 .var "MW_isStore", 0 0;
v0000027d53be8960_0 .var "MW_rd", 4 0;
v0000027d53be7380_0 .var "MW_src1", 4 0;
v0000027d53be8780_0 .var "MW_src2", 4 0;
v0000027d53be83c0_0 .var "MW_taken", 0 0;
v0000027d53be8a00_0 .var "PC", 31 0;
v0000027d53be8640_0 .var "PCplus4", 31 0;
v0000027d53be74c0_0 .net "RWE", 0 0, v0000027d53be22b0_0;  1 drivers
v0000027d53be77e0_0 .net "WB_destination", 4 0, L_0000027d53b6d850;  1 drivers
v0000027d53be8140_0 .var "XM_ALURESULT", 31 0;
v0000027d53be8aa0_0 .var "XM_PC", 31 0;
v0000027d53be7560_0 .var "XM_RWE", 0 0;
v0000027d53be8b40_0 .var "XM_auipcResult", 31 0;
v0000027d53be80a0_0 .var "XM_dataA", 31 0;
v0000027d53be8280_0 .var "XM_dataB", 31 0;
v0000027d53be8000_0 .var "XM_func3", 2 0;
v0000027d53be81e0_0 .var "XM_imm", 31 0;
v0000027d53be8e60_0 .var "XM_immU", 31 0;
v0000027d53be8320_0 .var "XM_inst", 31 0;
v0000027d53be8460_0 .var "XM_isABranch", 0 0;
v0000027d53be7e20_0 .var "XM_isAuipc", 0 0;
v0000027d53be8f00_0 .var "XM_isJal", 0 0;
v0000027d53be8fa0_0 .var "XM_isJalr", 0 0;
v0000027d53be7d80_0 .var "XM_isLoad", 0 0;
v0000027d53be7f60_0 .var "XM_isLui", 0 0;
v0000027d53be9040_0 .var "XM_isStore", 0 0;
v0000027d53be71a0_0 .var "XM_rd", 4 0;
v0000027d53be7240_0 .var "XM_src1", 4 0;
v0000027d53be72e0_0 .var "XM_src2", 4 0;
v0000027d53be7ec0_0 .var "XM_taken", 0 0;
v0000027d53be7600_0 .net *"_ivl_11", 0 0, L_0000027d53b6d700;  1 drivers
v0000027d53be7880_0 .net *"_ivl_13", 0 0, L_0000027d53b6d230;  1 drivers
L_0000027d53beba60 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027d53be7920_0 .net/2u *"_ivl_2", 4 0, L_0000027d53beba60;  1 drivers
v0000027d53be7a60_0 .net *"_ivl_4", 0 0, L_0000027d53c44170;  1 drivers
v0000027d53beafb0_0 .net *"_ivl_6", 0 0, L_0000027d53c45430;  1 drivers
v0000027d53be9f70_0 .net *"_ivl_8", 0 0, L_0000027d53c45570;  1 drivers
v0000027d53be96b0_0 .net "aluResult", 31 0, v0000027d53be2850_0;  1 drivers
v0000027d53be9ed0_0 .var "auipcResult", 31 0;
v0000027d53beaa10_0 .var "branchTarget", 31 0;
o0000027d53b90418 .functor BUFZ 1, C4<z>; HiZ drive
v0000027d53bead30_0 .net "clock", 0 0, o0000027d53b90418;  0 drivers
v0000027d53be91b0_0 .net "dataIn", 31 0, L_0000027d53c443f0;  1 drivers
v0000027d53be9750_0 .net "dataOut", 31 0, v0000027d53be28f0_0;  1 drivers
v0000027d53be99d0_0 .net "data_readRegA", 31 0, v0000027d53be34d0_0;  1 drivers
v0000027d53beb050_0 .net "data_readRegB", 31 0, v0000027d53be3b10_0;  1 drivers
v0000027d53beae70_0 .var "data_writeReg", 31 0;
v0000027d53bea830_0 .net "dest", 4 0, v0000027d53be45e0_0;  1 drivers
L_0000027d53beb9d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027d53be9930_0 .net "dir_pred", 0 0, L_0000027d53beb9d0;  1 drivers
v0000027d53beac90_0 .var "forwardA", 1 0;
v0000027d53bea330_0 .var "forwardB", 1 0;
v0000027d53beaf10_0 .var "forwardC", 0 0;
v0000027d53be9250_0 .var "func3", 2 0;
v0000027d53bea3d0_0 .var "func7", 6 0;
v0000027d53beadd0_0 .var "imm_B", 31 0;
v0000027d53be97f0_0 .var "imm_I", 31 0;
v0000027d53bea8d0_0 .var "imm_J", 31 0;
v0000027d53be92f0_0 .var "imm_S", 31 0;
v0000027d53bea470_0 .var "imm_U", 31 0;
v0000027d53be9390_0 .net "instruction", 31 0, v0000027d53be2490_0;  1 drivers
v0000027d53be9e30_0 .net "isABranch", 0 0, v0000027d53be5ee0_0;  1 drivers
v0000027d53bea510_0 .net "isAuipc", 0 0, v0000027d53be4fe0_0;  1 drivers
v0000027d53bea010_0 .net "isJal", 0 0, v0000027d53be5c60_0;  1 drivers
v0000027d53be9d90_0 .net "isJalr", 0 0, v0000027d53be5800_0;  1 drivers
v0000027d53be9a70_0 .net "isLoad", 0 0, v0000027d53be4860_0;  1 drivers
v0000027d53bea970_0 .net "isLui", 0 0, v0000027d53be5bc0_0;  1 drivers
v0000027d53beabf0_0 .net "isStore", 0 0, v0000027d53be4d60_0;  1 drivers
v0000027d53bea6f0_0 .var "jalTarget", 31 0;
v0000027d53be94d0_0 .var "jalrTarget", 31 0;
v0000027d53beaab0_0 .net "load_use_hazard", 0 0, L_0000027d53b6d770;  1 drivers
v0000027d53bea0b0_0 .var "nextPC", 31 0;
v0000027d53bea290_0 .var "opcode", 6 0;
v0000027d53bea5b0_0 .var "operandA", 31 0;
v0000027d53beab50_0 .var "operandB", 31 0;
v0000027d53bea150_0 .var "pcSelect", 1 0;
v0000027d53be9430_0 .var "rd", 4 0;
o0000027d53b90bf8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027d53be9570_0 .net "reset", 0 0, o0000027d53b90bf8;  0 drivers
v0000027d53be9cf0_0 .var "rs1", 4 0;
v0000027d53bea790_0 .var "rs2", 4 0;
v0000027d53bea1f0_0 .net "src1", 4 0, v0000027d53be44a0_0;  1 drivers
v0000027d53be9890_0 .net "src2", 4 0, v0000027d53be4220_0;  1 drivers
v0000027d53be9610_0 .net "taken", 0 0, v0000027d53b6e0a0_0;  1 drivers
L_0000027d53beba18 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027d53be9b10_0 .net "tar_pred", 31 0, L_0000027d53beba18;  1 drivers
E_0000027d53b7fa50/0 .event anyedge, v0000027d53be5e40_0, v0000027d53be71a0_0, v0000027d53be7560_0, v0000027d53be8960_0;
E_0000027d53b7fa50/1 .event anyedge, v0000027d53be2990_0, v0000027d53be4a40_0, v0000027d53be72e0_0;
E_0000027d53b7fa50 .event/or E_0000027d53b7fa50/0, E_0000027d53b7fa50/1;
E_0000027d53b7f150/0 .event anyedge, v0000027d53be7ce0_0, v0000027d53be8c80_0, v0000027d53be76a0_0, v0000027d53be8dc0_0;
E_0000027d53b7f150/1 .event anyedge, v0000027d53be8be0_0, v0000027d53be7420_0, v0000027d53be79c0_0, v0000027d53be88c0_0;
E_0000027d53b7f150/2 .event anyedge, v0000027d53be7740_0, v0000027d53be85a0_0;
E_0000027d53b7f150 .event/or E_0000027d53b7f150/0, E_0000027d53b7f150/1, E_0000027d53b7f150/2;
E_0000027d53b7f990/0 .event anyedge, v0000027d53be5620_0, v0000027d53be4ea0_0, v0000027d53be5f80_0, v0000027d53b6e1e0_0;
E_0000027d53b7f990/1 .event anyedge, v0000027d53be58a0_0, v0000027d53be47c0_0, v0000027d53be53a0_0, v0000027d53be4180_0;
E_0000027d53b7f990/2 .event anyedge, v0000027d53b6e0a0_0, v0000027d53be49a0_0, v0000027d53be5440_0;
E_0000027d53b7f990 .event/or E_0000027d53b7f990/0, E_0000027d53b7f990/1, E_0000027d53b7f990/2;
E_0000027d53b7fe50/0 .event anyedge, v0000027d53beac90_0, v0000027d53be2350_0, v0000027d53be3ed0_0, v0000027d53be4720_0;
E_0000027d53b7fe50/1 .event anyedge, v0000027d53bea330_0, v0000027d53be5d00_0, v0000027d53be58a0_0, v0000027d53be4400_0;
E_0000027d53b7fe50/2 .event anyedge, v0000027d53be5940_0, v0000027d53be42c0_0;
E_0000027d53b7fe50 .event/or E_0000027d53b7fe50/0, E_0000027d53b7fe50/1, E_0000027d53b7fe50/2;
E_0000027d53b7fad0/0 .event anyedge, v0000027d53be4b80_0, v0000027d53be4b80_0, v0000027d53be4b80_0, v0000027d53be4b80_0;
E_0000027d53b7fad0/1 .event anyedge, v0000027d53be4b80_0, v0000027d53be4b80_0, v0000027d53be4b80_0, v0000027d53be4b80_0;
E_0000027d53b7fad0/2 .event anyedge, v0000027d53be4b80_0, v0000027d53be4b80_0, v0000027d53be4b80_0, v0000027d53be4b80_0;
E_0000027d53b7fad0/3 .event anyedge, v0000027d53be4b80_0, v0000027d53be4b80_0, v0000027d53be4b80_0;
E_0000027d53b7fad0 .event/or E_0000027d53b7fad0/0, E_0000027d53b7fad0/1, E_0000027d53b7fad0/2, E_0000027d53b7fad0/3;
E_0000027d53b7f350 .event posedge, v0000027d53be3930_0, v0000027d53be2e90_0;
E_0000027d53b7ff90/0 .event anyedge, v0000027d53be3570_0, v0000027d53be3250_0, v0000027d53be2170_0, v0000027d53bea150_0;
E_0000027d53b7ff90/1 .event anyedge, v0000027d53bea6f0_0, v0000027d53be94d0_0, v0000027d53be4360_0, v0000027d53be5580_0;
E_0000027d53b7ff90 .event/or E_0000027d53b7ff90/0, E_0000027d53b7ff90/1;
L_0000027d53be9c50 .part v0000027d53be8a00_0, 2, 16;
L_0000027d53c44170 .cmp/ne 5, v0000027d53be4f40_0, L_0000027d53beba60;
L_0000027d53c45430 .cmp/eq 5, v0000027d53be4f40_0, v0000027d53be44a0_0;
L_0000027d53c45570 .cmp/eq 5, v0000027d53be4f40_0, v0000027d53be4220_0;
L_0000027d53c443f0 .functor MUXZ 32, v0000027d53be8280_0, v0000027d53beae70_0, v0000027d53beaf10_0, C4<>;
S_0000027d53b35e70 .scope module, "ALU_unit" "alu" 4 207, 5 1 0, S_0000027d53b35ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operandA";
    .port_info 1 /INPUT 32 "operandB";
    .port_info 2 /INPUT 4 "ALUop";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "branch";
v0000027d53b6e000_0 .net "ALUop", 3 0, v0000027d53be59e0_0;  1 drivers
v0000027d53b6e0a0_0 .var "branch", 0 0;
v0000027d53b6e1e0_0 .net "operandA", 31 0, v0000027d53bea5b0_0;  1 drivers
v0000027d53b6e460_0 .net "operandB", 31 0, v0000027d53beab50_0;  1 drivers
v0000027d53be2850_0 .var "result", 31 0;
v0000027d53be2d50_0 .net/s "signedA", 31 0, v0000027d53bea5b0_0;  alias, 1 drivers
v0000027d53be3430_0 .net/s "signedB", 31 0, v0000027d53beab50_0;  alias, 1 drivers
E_0000027d53b7fe90 .event anyedge, v0000027d53b6e000_0, v0000027d53b6e1e0_0, v0000027d53b6e460_0;
E_0000027d53b7ffd0 .event anyedge, v0000027d53b6e000_0, v0000027d53b6e1e0_0, v0000027d53b6e460_0, v0000027d53b6e460_0;
S_0000027d53ae8fe0 .scope begin, "alu" "alu" 5 24, 5 24 0, S_0000027d53b35e70;
 .timescale 0 0;
S_0000027d53ae9170 .scope begin, "branchcomb" "branchcomb" 5 63, 5 63 0, S_0000027d53b35e70;
 .timescale 0 0;
S_0000027d53add8b0 .scope begin, "DX_LATCH" "DX_LATCH" 4 136, 4 136 0, S_0000027d53b35ce0;
 .timescale 0 0;
S_0000027d53adda40 .scope begin, "FD_LATCH" "FD_LATCH" 4 46, 4 46 0, S_0000027d53b35ce0;
 .timescale 0 0;
S_0000027d53adcd90 .scope module, "InstMem" "ROM" 4 38, 6 2 0, S_0000027d53b35ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "addr";
    .port_info 2 /OUTPUT 32 "dataOut";
P_0000027d53addbd0 .param/l "ADDRESS_WIDTH" 0 6 2, +C4<00000000000000000000000000010000>;
P_0000027d53addc08 .param/l "DATA_WIDTH" 0 6 2, +C4<00000000000000000000000000100000>;
P_0000027d53addc40 .param/l "DEPTH" 0 6 2, +C4<00000000000000010000000000000000>;
P_0000027d53addc78 .param/str "MEMFILE" 0 6 2, "arithmetic.mem";
v0000027d53be3f70 .array "MemoryArray", 65535 0, 31 0;
v0000027d53be37f0_0 .net "addr", 15 0, L_0000027d53be9c50;  1 drivers
v0000027d53be2e90_0 .net "clk", 0 0, o0000027d53b90418;  alias, 0 drivers
v0000027d53be2490_0 .var "dataOut", 31 0;
E_0000027d53b7f310 .event posedge, v0000027d53be2e90_0;
S_0000027d53adcf20 .scope begin, "MW_LATCH" "MW_LATCH" 4 283, 4 283 0, S_0000027d53b35ce0;
 .timescale 0 0;
S_0000027d53b3b180 .scope module, "ProcMem" "RAM_wrapper" 4 270, 7 2 0, S_0000027d53b35ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wEn";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "dataIn";
    .port_info 4 /INPUT 3 "func3";
    .port_info 5 /OUTPUT 32 "dataOut";
P_0000027d53add0b0 .param/l "ADDRESS_WIDTH" 0 7 2, +C4<00000000000000000000000000100000>;
P_0000027d53add0e8 .param/l "DATA_WIDTH" 0 7 2, +C4<00000000000000000000000000100000>;
P_0000027d53add120 .param/l "DEPTH" 0 7 2, +C4<00000000000000000001000000000000>;
v0000027d53be2350_0 .net "addr", 31 0, v0000027d53be8140_0;  1 drivers
v0000027d53be2f30_0 .var "addra", 15 0;
v0000027d53be39d0_0 .var "byte_wea", 3 0;
v0000027d53be2fd0_0 .net "clk", 0 0, o0000027d53b90418;  alias, 0 drivers
v0000027d53be3390_0 .net "dataIn", 31 0, L_0000027d53c443f0;  alias, 1 drivers
v0000027d53be28f0_0 .var "dataOut", 31 0;
v0000027d53be3610_0 .net "func3", 2 0, v0000027d53be8000_0;  1 drivers
v0000027d53be3070_0 .var "ram_data_in", 31 0;
v0000027d53be3110_0 .net "ram_data_out", 31 0, v0000027d53be2b70_0;  1 drivers
v0000027d53be31b0_0 .net "wEn", 0 0, v0000027d53be9040_0;  1 drivers
E_0000027d53b80750/0 .event anyedge, v0000027d53be2350_0, v0000027d53be3610_0, v0000027d53be3390_0, v0000027d53be2b70_0;
E_0000027d53b80750/1 .event anyedge, v0000027d53be2350_0, v0000027d53be28f0_0, v0000027d53be28f0_0, v0000027d53be31b0_0;
E_0000027d53b80750/2 .event anyedge, v0000027d53be3390_0, v0000027d53be2350_0, v0000027d53be28f0_0, v0000027d53be28f0_0;
E_0000027d53b80750/3 .event anyedge, v0000027d53be3390_0;
E_0000027d53b80750 .event/or E_0000027d53b80750/0, E_0000027d53b80750/1, E_0000027d53b80750/2, E_0000027d53b80750/3;
S_0000027d53b3b310 .scope module, "my_favorite_rammy" "RAM" 7 65, 8 6 0, S_0000027d53b3b180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clkA";
    .port_info 1 /INPUT 1 "enaA";
    .port_info 2 /INPUT 4 "weA";
    .port_info 3 /INPUT 16 "addrA";
    .port_info 4 /INPUT 32 "dinA";
    .port_info 5 /OUTPUT 32 "doutA";
    .port_info 6 /INPUT 1 "clkB";
    .port_info 7 /INPUT 1 "enaB";
    .port_info 8 /INPUT 4 "weB";
    .port_info 9 /INPUT 16 "addrB";
    .port_info 10 /INPUT 32 "dinB";
    .port_info 11 /OUTPUT 32 "doutB";
P_0000027d53b3b4a0 .param/l "ADDR_WIDTH" 0 8 11, +C4<00000000000000000000000000010000>;
P_0000027d53b3b4d8 .param/l "COL_WIDTH" 0 8 10, +C4<00000000000000000000000000001000>;
P_0000027d53b3b510 .param/l "DATA_WIDTH" 0 8 13, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0000027d53b3b548 .param/l "NUM_COL" 0 8 9, +C4<00000000000000000000000000000100>;
v0000027d53be3c50_0 .net "addrA", 15 0, v0000027d53be2f30_0;  1 drivers
L_0000027d53bebb80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027d53be3890_0 .net "addrB", 15 0, L_0000027d53bebb80;  1 drivers
v0000027d53be2670_0 .net "clkA", 0 0, o0000027d53b90418;  alias, 0 drivers
v0000027d53be2cb0_0 .net "clkB", 0 0, o0000027d53b90418;  alias, 0 drivers
v0000027d53be2df0_0 .net "dinA", 31 0, v0000027d53be3070_0;  1 drivers
L_0000027d53bebbc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027d53be3bb0_0 .net "dinB", 31 0, L_0000027d53bebbc8;  1 drivers
v0000027d53be2b70_0 .var "doutA", 31 0;
v0000027d53be2c10_0 .var "doutB", 31 0;
L_0000027d53bebaa8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027d53be2710_0 .net "enaA", 0 0, L_0000027d53bebaa8;  1 drivers
L_0000027d53bebaf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027d53be36b0_0 .net "enaB", 0 0, L_0000027d53bebaf0;  1 drivers
v0000027d53be2530_0 .var/i "i", 31 0;
v0000027d53be3cf0 .array "ram_block", 0 65535, 31 0;
v0000027d53be3a70_0 .net "weA", 3 0, v0000027d53be39d0_0;  1 drivers
L_0000027d53bebb38 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000027d53be3d90_0 .net "weB", 3 0, L_0000027d53bebb38;  1 drivers
S_0000027d53b22450 .scope module, "RegisterFile" "regfile" 4 111, 9 1 0, S_0000027d53b35ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "ctrl_writeEnable";
    .port_info 2 /INPUT 1 "ctrl_reset";
    .port_info 3 /INPUT 5 "ctrl_writeReg";
    .port_info 4 /INPUT 5 "ctrl_readRegA";
    .port_info 5 /INPUT 5 "ctrl_readRegB";
    .port_info 6 /INPUT 32 "data_writeReg";
    .port_info 7 /OUTPUT 32 "data_readRegA";
    .port_info 8 /OUTPUT 32 "data_readRegB";
v0000027d53be2ad0_0 .net "clock", 0 0, o0000027d53b90418;  alias, 0 drivers
v0000027d53be3e30_0 .net "ctrl_readRegA", 4 0, v0000027d53be44a0_0;  alias, 1 drivers
v0000027d53be27b0_0 .net "ctrl_readRegB", 4 0, v0000027d53be4220_0;  alias, 1 drivers
v0000027d53be3930_0 .net "ctrl_reset", 0 0, o0000027d53b90bf8;  alias, 0 drivers
v0000027d53be2990_0 .net "ctrl_writeEnable", 0 0, v0000027d53be8820_0;  1 drivers
v0000027d53be3750_0 .net "ctrl_writeReg", 4 0, L_0000027d53b6d850;  alias, 1 drivers
v0000027d53be34d0_0 .var "data_readRegA", 31 0;
v0000027d53be3b10_0 .var "data_readRegB", 31 0;
v0000027d53be3ed0_0 .net "data_writeReg", 31 0, v0000027d53beae70_0;  1 drivers
v0000027d53be4010 .array "regs", 0 31, 31 0;
v0000027d53be4010_0 .array/port v0000027d53be4010, 0;
v0000027d53be4010_1 .array/port v0000027d53be4010, 1;
v0000027d53be4010_2 .array/port v0000027d53be4010, 2;
E_0000027d53b80510/0 .event anyedge, v0000027d53be3e30_0, v0000027d53be4010_0, v0000027d53be4010_1, v0000027d53be4010_2;
v0000027d53be4010_3 .array/port v0000027d53be4010, 3;
v0000027d53be4010_4 .array/port v0000027d53be4010, 4;
v0000027d53be4010_5 .array/port v0000027d53be4010, 5;
v0000027d53be4010_6 .array/port v0000027d53be4010, 6;
E_0000027d53b80510/1 .event anyedge, v0000027d53be4010_3, v0000027d53be4010_4, v0000027d53be4010_5, v0000027d53be4010_6;
v0000027d53be4010_7 .array/port v0000027d53be4010, 7;
v0000027d53be4010_8 .array/port v0000027d53be4010, 8;
v0000027d53be4010_9 .array/port v0000027d53be4010, 9;
v0000027d53be4010_10 .array/port v0000027d53be4010, 10;
E_0000027d53b80510/2 .event anyedge, v0000027d53be4010_7, v0000027d53be4010_8, v0000027d53be4010_9, v0000027d53be4010_10;
v0000027d53be4010_11 .array/port v0000027d53be4010, 11;
v0000027d53be4010_12 .array/port v0000027d53be4010, 12;
v0000027d53be4010_13 .array/port v0000027d53be4010, 13;
v0000027d53be4010_14 .array/port v0000027d53be4010, 14;
E_0000027d53b80510/3 .event anyedge, v0000027d53be4010_11, v0000027d53be4010_12, v0000027d53be4010_13, v0000027d53be4010_14;
v0000027d53be4010_15 .array/port v0000027d53be4010, 15;
v0000027d53be4010_16 .array/port v0000027d53be4010, 16;
v0000027d53be4010_17 .array/port v0000027d53be4010, 17;
v0000027d53be4010_18 .array/port v0000027d53be4010, 18;
E_0000027d53b80510/4 .event anyedge, v0000027d53be4010_15, v0000027d53be4010_16, v0000027d53be4010_17, v0000027d53be4010_18;
v0000027d53be4010_19 .array/port v0000027d53be4010, 19;
v0000027d53be4010_20 .array/port v0000027d53be4010, 20;
v0000027d53be4010_21 .array/port v0000027d53be4010, 21;
v0000027d53be4010_22 .array/port v0000027d53be4010, 22;
E_0000027d53b80510/5 .event anyedge, v0000027d53be4010_19, v0000027d53be4010_20, v0000027d53be4010_21, v0000027d53be4010_22;
v0000027d53be4010_23 .array/port v0000027d53be4010, 23;
v0000027d53be4010_24 .array/port v0000027d53be4010, 24;
v0000027d53be4010_25 .array/port v0000027d53be4010, 25;
v0000027d53be4010_26 .array/port v0000027d53be4010, 26;
E_0000027d53b80510/6 .event anyedge, v0000027d53be4010_23, v0000027d53be4010_24, v0000027d53be4010_25, v0000027d53be4010_26;
v0000027d53be4010_27 .array/port v0000027d53be4010, 27;
v0000027d53be4010_28 .array/port v0000027d53be4010, 28;
v0000027d53be4010_29 .array/port v0000027d53be4010, 29;
v0000027d53be4010_30 .array/port v0000027d53be4010, 30;
E_0000027d53b80510/7 .event anyedge, v0000027d53be4010_27, v0000027d53be4010_28, v0000027d53be4010_29, v0000027d53be4010_30;
v0000027d53be4010_31 .array/port v0000027d53be4010, 31;
E_0000027d53b80510/8 .event anyedge, v0000027d53be4010_31, v0000027d53be27b0_0;
E_0000027d53b80510 .event/or E_0000027d53b80510/0, E_0000027d53b80510/1, E_0000027d53b80510/2, E_0000027d53b80510/3, E_0000027d53b80510/4, E_0000027d53b80510/5, E_0000027d53b80510/6, E_0000027d53b80510/7, E_0000027d53b80510/8;
S_0000027d53b225e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 17, 9 17 0, S_0000027d53b22450;
 .timescale -9 -12;
v0000027d53be23f0_0 .var/2s "i", 31 0;
S_0000027d53b2d390 .scope begin, "XM_LATCH" "XM_LATCH" 4 240, 4 240 0, S_0000027d53b35ce0;
 .timescale 0 0;
S_0000027d53b2d520 .scope module, "branch_predictor" "bp" 4 30, 10 1 0, S_0000027d53b35ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /OUTPUT 1 "direction";
    .port_info 3 /OUTPUT 32 "target";
v0000027d53be3570_0 .net "PC", 31 0, v0000027d53be8a00_0;  1 drivers
v0000027d53be2a30_0 .net "clock", 0 0, o0000027d53b90418;  alias, 0 drivers
v0000027d53be3250_0 .net "direction", 0 0, L_0000027d53beb9d0;  alias, 1 drivers
v0000027d53be2170_0 .net "target", 31 0, L_0000027d53beba18;  alias, 1 drivers
S_0000027d53aa2ae0 .scope module, "control_unit" "control" 4 94, 11 1 0, S_0000027d53b35ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 7 "func7";
    .port_info 3 /OUTPUT 4 "ALUop";
    .port_info 4 /OUTPUT 1 "ALUinB";
    .port_info 5 /OUTPUT 1 "isABranch";
    .port_info 6 /OUTPUT 1 "RWE";
    .port_info 7 /OUTPUT 1 "isJal";
    .port_info 8 /OUTPUT 1 "isJalr";
    .port_info 9 /OUTPUT 1 "isAuipc";
    .port_info 10 /OUTPUT 1 "isLui";
    .port_info 11 /OUTPUT 1 "isStore";
    .port_info 12 /OUTPUT 1 "isLoad";
v0000027d53be32f0_0 .var "ALUinB", 0 0;
v0000027d53be2210_0 .var "ALUop", 3 0;
v0000027d53be22b0_0 .var "RWE", 0 0;
v0000027d53be4540_0 .net "func3", 2 0, v0000027d53be9250_0;  1 drivers
v0000027d53be5760_0 .net "func7", 6 0, v0000027d53bea3d0_0;  1 drivers
v0000027d53be5ee0_0 .var "isABranch", 0 0;
v0000027d53be4fe0_0 .var "isAuipc", 0 0;
v0000027d53be5c60_0 .var "isJal", 0 0;
v0000027d53be5800_0 .var "isJalr", 0 0;
v0000027d53be4860_0 .var "isLoad", 0 0;
v0000027d53be5bc0_0 .var "isLui", 0 0;
v0000027d53be4d60_0 .var "isStore", 0 0;
v0000027d53be5b20_0 .net "opcode", 6 0, v0000027d53bea290_0;  1 drivers
E_0000027d53b80150/0 .event anyedge, v0000027d53be5b20_0, v0000027d53be5b20_0, v0000027d53be5b20_0, v0000027d53be5b20_0;
E_0000027d53b80150/1 .event anyedge, v0000027d53be5b20_0, v0000027d53be5b20_0, v0000027d53be5b20_0, v0000027d53be5760_0;
E_0000027d53b80150/2 .event anyedge, v0000027d53be4540_0;
E_0000027d53b80150 .event/or E_0000027d53b80150/0, E_0000027d53b80150/1, E_0000027d53b80150/2;
S_0000027d53be6190 .scope begin, "fetch_comb" "fetch_comb" 4 10, 4 10 0, S_0000027d53b35ce0;
 .timescale 0 0;
S_0000027d53be6fa0 .scope begin, "fetch_ff" "fetch_ff" 4 24, 4 24 0, S_0000027d53b35ce0;
 .timescale 0 0;
S_0000027d53be6320 .scope module, "set_src_dest" "setsourcedest" 4 85, 12 1 0, S_0000027d53b35ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 5 "src1";
    .port_info 2 /INPUT 5 "src2";
    .port_info 3 /INPUT 5 "dest";
    .port_info 4 /OUTPUT 5 "out_src1";
    .port_info 5 /OUTPUT 5 "out_src2";
    .port_info 6 /OUTPUT 5 "out_dest";
v0000027d53be51c0_0 .net "dest", 4 0, v0000027d53be9430_0;  1 drivers
v0000027d53be5300_0 .net "opcode", 6 0, v0000027d53bea290_0;  alias, 1 drivers
v0000027d53be45e0_0 .var "out_dest", 4 0;
v0000027d53be44a0_0 .var "out_src1", 4 0;
v0000027d53be4220_0 .var "out_src2", 4 0;
v0000027d53be4680_0 .net "src1", 4 0, v0000027d53be9cf0_0;  1 drivers
v0000027d53be54e0_0 .net "src2", 4 0, v0000027d53bea790_0;  1 drivers
E_0000027d53b804d0 .event anyedge, v0000027d53be5b20_0, v0000027d53be4680_0, v0000027d53be51c0_0, v0000027d53be54e0_0;
    .scope S_0000027d53adcd90;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027d53be2490_0, 0, 32;
    %end;
    .thread T_0, $init;
    .scope S_0000027d53adcd90;
T_1 ;
    %vpi_call/w 6 11 "$readmemh", P_0000027d53addc78, v0000027d53be3f70 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000027d53adcd90;
T_2 ;
    %wait E_0000027d53b7f310;
    %load/vec4 v0000027d53be37f0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0000027d53be3f70, 4;
    %assign/vec4 v0000027d53be2490_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027d53be6320;
T_3 ;
Ewait_0 .event/or E_0000027d53b804d0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000027d53be5300_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0000027d53be4680_0;
    %store/vec4 v0000027d53be44a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027d53be4220_0, 0, 5;
    %load/vec4 v0000027d53be51c0_0;
    %store/vec4 v0000027d53be45e0_0, 0, 5;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000027d53be5300_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0000027d53be4680_0;
    %store/vec4 v0000027d53be44a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027d53be4220_0, 0, 5;
    %load/vec4 v0000027d53be51c0_0;
    %store/vec4 v0000027d53be45e0_0, 0, 5;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000027d53be5300_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0000027d53be4680_0;
    %store/vec4 v0000027d53be44a0_0, 0, 5;
    %load/vec4 v0000027d53be54e0_0;
    %store/vec4 v0000027d53be4220_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027d53be45e0_0, 0, 5;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000027d53be5300_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0000027d53be4680_0;
    %store/vec4 v0000027d53be44a0_0, 0, 5;
    %load/vec4 v0000027d53be54e0_0;
    %store/vec4 v0000027d53be4220_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027d53be45e0_0, 0, 5;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0000027d53be5300_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027d53be44a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027d53be4220_0, 0, 5;
    %load/vec4 v0000027d53be51c0_0;
    %store/vec4 v0000027d53be45e0_0, 0, 5;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0000027d53be5300_0;
    %cmpi/e 103, 0, 7;
    %jmp/0xz  T_3.10, 4;
    %load/vec4 v0000027d53be4680_0;
    %store/vec4 v0000027d53be44a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027d53be4220_0, 0, 5;
    %load/vec4 v0000027d53be51c0_0;
    %store/vec4 v0000027d53be45e0_0, 0, 5;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0000027d53be5300_0;
    %cmpi/e 23, 0, 7;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027d53be44a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027d53be4220_0, 0, 5;
    %load/vec4 v0000027d53be51c0_0;
    %store/vec4 v0000027d53be45e0_0, 0, 5;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0000027d53be5300_0;
    %cmpi/e 55, 0, 7;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027d53be44a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027d53be4220_0, 0, 5;
    %load/vec4 v0000027d53be51c0_0;
    %store/vec4 v0000027d53be45e0_0, 0, 5;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0000027d53be4680_0;
    %store/vec4 v0000027d53be44a0_0, 0, 5;
    %load/vec4 v0000027d53be54e0_0;
    %store/vec4 v0000027d53be4220_0, 0, 5;
    %load/vec4 v0000027d53be51c0_0;
    %store/vec4 v0000027d53be45e0_0, 0, 5;
T_3.15 ;
T_3.13 ;
T_3.11 ;
T_3.9 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000027d53aa2ae0;
T_4 ;
Ewait_1 .event/or E_0000027d53b80150, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000027d53be4860_0, 0, 1;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000027d53be4d60_0, 0, 1;
    %load/vec4 v0000027d53be4860_0;
    %load/vec4 v0000027d53be4d60_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0000027d53be5760_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000027d53be4540_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0000027d53be2210_0, 0, 4;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000027d53be32f0_0, 0, 1;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000027d53be5ee0_0, 0, 1;
    %load/vec4 v0000027d53be5ee0_0;
    %nor/r;
    %load/vec4 v0000027d53be4d60_0;
    %nor/r;
    %and;
    %store/vec4 v0000027d53be22b0_0, 0, 1;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000027d53be5c60_0, 0, 1;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000027d53be5800_0, 0, 1;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000027d53be4fe0_0, 0, 1;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000027d53be5b20_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000027d53be5bc0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000027d53b22450;
T_5 ;
    %wait E_0000027d53b7f310;
    %load/vec4 v0000027d53be3930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0000027d53b225e0;
    %jmp t_0;
    .scope S_0000027d53b225e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027d53be23f0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0000027d53be23f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027d53be23f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027d53be4010, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000027d53be23f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000027d53be23f0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0000027d53b22450;
t_0 %join;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000027d53be2990_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0000027d53be3750_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000027d53be3ed0_0;
    %load/vec4 v0000027d53be3750_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027d53be4010, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027d53b22450;
T_6 ;
Ewait_2 .event/or E_0000027d53b80510, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0000027d53be3e30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0000027d53be3e30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000027d53be4010, 4;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0000027d53be34d0_0, 0, 32;
    %load/vec4 v0000027d53be27b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %load/vec4 v0000027d53be27b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000027d53be4010, 4;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %store/vec4 v0000027d53be3b10_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000027d53b35e70;
T_7 ;
Ewait_3 .event/or E_0000027d53b7ffd0, E_0x0;
    %wait Ewait_3;
    %fork t_3, S_0000027d53ae8fe0;
    %jmp t_2;
    .scope S_0000027d53ae8fe0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027d53be2850_0, 0, 32;
    %load/vec4 v0000027d53b6e000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027d53be2850_0, 0, 32;
    %jmp T_7.11;
T_7.0 ;
    %load/vec4 v0000027d53be2d50_0;
    %load/vec4 v0000027d53be3430_0;
    %add;
    %store/vec4 v0000027d53be2850_0, 0, 32;
    %jmp T_7.11;
T_7.1 ;
    %load/vec4 v0000027d53be2d50_0;
    %load/vec4 v0000027d53be3430_0;
    %sub;
    %store/vec4 v0000027d53be2850_0, 0, 32;
    %jmp T_7.11;
T_7.2 ;
    %load/vec4 v0000027d53be2d50_0;
    %load/vec4 v0000027d53be3430_0;
    %xor;
    %store/vec4 v0000027d53be2850_0, 0, 32;
    %jmp T_7.11;
T_7.3 ;
    %load/vec4 v0000027d53be2d50_0;
    %load/vec4 v0000027d53be3430_0;
    %or;
    %store/vec4 v0000027d53be2850_0, 0, 32;
    %jmp T_7.11;
T_7.4 ;
    %load/vec4 v0000027d53be2d50_0;
    %load/vec4 v0000027d53be3430_0;
    %and;
    %store/vec4 v0000027d53be2850_0, 0, 32;
    %jmp T_7.11;
T_7.5 ;
    %load/vec4 v0000027d53be2d50_0;
    %load/vec4 v0000027d53b6e460_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000027d53be2850_0, 0, 32;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v0000027d53be2d50_0;
    %load/vec4 v0000027d53b6e460_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000027d53be2850_0, 0, 32;
    %jmp T_7.11;
T_7.7 ;
    %load/vec4 v0000027d53be2d50_0;
    %load/vec4 v0000027d53b6e460_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000027d53be2850_0, 0, 32;
    %jmp T_7.11;
T_7.8 ;
    %load/vec4 v0000027d53be2d50_0;
    %load/vec4 v0000027d53be3430_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %store/vec4 v0000027d53be2850_0, 0, 32;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v0000027d53b6e1e0_0;
    %load/vec4 v0000027d53b6e460_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %store/vec4 v0000027d53be2850_0, 0, 32;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0000027d53b35e70;
t_2 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000027d53b35e70;
T_8 ;
Ewait_4 .event/or E_0000027d53b7fe90, E_0x0;
    %wait Ewait_4;
    %fork t_5, S_0000027d53ae9170;
    %jmp t_4;
    .scope S_0000027d53ae9170;
t_5 ;
    %load/vec4 v0000027d53b6e000_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d53b6e0a0_0, 0, 1;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v0000027d53b6e1e0_0;
    %load/vec4 v0000027d53b6e460_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000027d53b6e0a0_0, 0, 1;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v0000027d53b6e1e0_0;
    %load/vec4 v0000027d53b6e460_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0000027d53b6e0a0_0, 0, 1;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0000027d53be2d50_0;
    %load/vec4 v0000027d53be3430_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0000027d53b6e0a0_0, 0, 1;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0000027d53be3430_0;
    %load/vec4 v0000027d53be2d50_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0000027d53b6e0a0_0, 0, 1;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0000027d53b6e1e0_0;
    %load/vec4 v0000027d53b6e460_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0000027d53b6e0a0_0, 0, 1;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0000027d53b6e460_0;
    %load/vec4 v0000027d53b6e1e0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0000027d53b6e0a0_0, 0, 1;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0000027d53b35e70;
t_4 %join;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000027d53b3b310;
T_9 ;
    %wait E_0000027d53b7f310;
    %load/vec4 v0000027d53be2710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027d53be2530_0, 0, 32;
T_9.2 ;
    %load/vec4 v0000027d53be2530_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.3, 5;
    %load/vec4 v0000027d53be3a70_0;
    %load/vec4 v0000027d53be2530_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0000027d53be2df0_0;
    %load/vec4 v0000027d53be2530_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v0000027d53be3c50_0;
    %pad/u 18;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027d53be2530_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0000027d53be3cf0, 5, 6;
T_9.4 ;
    %load/vec4 v0000027d53be2530_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027d53be2530_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %load/vec4 v0000027d53be3c50_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0000027d53be3cf0, 4;
    %assign/vec4 v0000027d53be2b70_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000027d53b3b310;
T_10 ;
    %wait E_0000027d53b7f310;
    %load/vec4 v0000027d53be36b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027d53be2530_0, 0, 32;
T_10.2 ;
    %load/vec4 v0000027d53be2530_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_10.3, 5;
    %load/vec4 v0000027d53be3d90_0;
    %load/vec4 v0000027d53be2530_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0000027d53be3bb0_0;
    %load/vec4 v0000027d53be2530_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v0000027d53be3890_0;
    %pad/u 18;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027d53be2530_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0000027d53be3cf0, 5, 6;
T_10.4 ;
    %load/vec4 v0000027d53be2530_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027d53be2530_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %load/vec4 v0000027d53be3890_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0000027d53be3cf0, 4;
    %assign/vec4 v0000027d53be2c10_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000027d53b3b180;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027d53be28f0_0, 0, 32;
    %end;
    .thread T_11, $init;
    .scope S_0000027d53b3b180;
T_12 ;
Ewait_5 .event/or E_0000027d53b80750, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0000027d53be2350_0;
    %parti/s 16, 2, 3;
    %store/vec4 v0000027d53be2f30_0, 0, 16;
    %load/vec4 v0000027d53be3610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027d53be3070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027d53be28f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027d53be28f0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027d53be39d0_0, 0, 4;
    %jmp T_12.6;
T_12.0 ;
    %load/vec4 v0000027d53be3390_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000027d53be3390_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027d53be3390_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027d53be3390_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027d53be3070_0, 0, 32;
    %load/vec4 v0000027d53be3110_0;
    %load/vec4 v0000027d53be2350_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000027d53be28f0_0, 0, 32;
    %load/vec4 v0000027d53be28f0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0000027d53be28f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027d53be28f0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000027d53be31b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027d53be2350_0;
    %parti/s 2, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %pad/u 4;
    %store/vec4 v0000027d53be39d0_0, 0, 4;
    %jmp T_12.6;
T_12.1 ;
    %load/vec4 v0000027d53be3390_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0000027d53be3390_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027d53be3070_0, 0, 32;
    %load/vec4 v0000027d53be3110_0;
    %load/vec4 v0000027d53be2350_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000027d53be28f0_0, 0, 32;
    %load/vec4 v0000027d53be28f0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000027d53be28f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027d53be28f0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000027d53be31b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027d53be31b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027d53be2350_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %pad/u 4;
    %store/vec4 v0000027d53be39d0_0, 0, 4;
    %jmp T_12.6;
T_12.2 ;
    %load/vec4 v0000027d53be3390_0;
    %store/vec4 v0000027d53be3070_0, 0, 32;
    %load/vec4 v0000027d53be3110_0;
    %store/vec4 v0000027d53be28f0_0, 0, 32;
    %load/vec4 v0000027d53be31b0_0;
    %load/vec4 v0000027d53be31b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027d53be31b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027d53be31b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027d53be39d0_0, 0, 4;
    %jmp T_12.6;
T_12.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027d53be3070_0, 0, 32;
    %load/vec4 v0000027d53be3110_0;
    %load/vec4 v0000027d53be2350_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000027d53be28f0_0, 0, 32;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000027d53be28f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027d53be28f0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027d53be39d0_0, 0, 4;
    %jmp T_12.6;
T_12.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027d53be3070_0, 0, 32;
    %load/vec4 v0000027d53be3110_0;
    %load/vec4 v0000027d53be2350_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000027d53be28f0_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000027d53be28f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027d53be28f0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027d53be39d0_0, 0, 4;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000027d53b35ce0;
T_13 ;
Ewait_6 .event/or E_0000027d53b7ff90, E_0x0;
    %wait Ewait_6;
    %fork t_7, S_0000027d53be6190;
    %jmp t_6;
    .scope S_0000027d53be6190;
t_7 ;
    %load/vec4 v0000027d53be8a00_0;
    %addi 4, 0, 32;
    %store/vec4 v0000027d53be8640_0, 0, 32;
    %load/vec4 v0000027d53be9930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000027d53be9b10_0;
    %store/vec4 v0000027d53bea0b0_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000027d53bea150_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_13.2, 8;
    %load/vec4 v0000027d53be8640_0;
    %jmp/1 T_13.3, 8;
T_13.2 ; End of true expr.
    %load/vec4 v0000027d53bea150_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_13.4, 9;
    %load/vec4 v0000027d53bea6f0_0;
    %jmp/1 T_13.5, 9;
T_13.4 ; End of true expr.
    %load/vec4 v0000027d53bea150_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_13.6, 10;
    %load/vec4 v0000027d53be94d0_0;
    %jmp/1 T_13.7, 10;
T_13.6 ; End of true expr.
    %load/vec4 v0000027d53be8640_0;
    %jmp/0 T_13.7, 10;
 ; End of false expr.
    %blend;
T_13.7;
    %jmp/0 T_13.5, 9;
 ; End of false expr.
    %blend;
T_13.5;
    %jmp/0 T_13.3, 8;
 ; End of false expr.
    %blend;
T_13.3;
    %store/vec4 v0000027d53bea0b0_0, 0, 32;
T_13.1 ;
    %load/vec4 v0000027d53be4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v0000027d53be5580_0;
    %store/vec4 v0000027d53bea0b0_0, 0, 32;
T_13.8 ;
    %end;
    .scope S_0000027d53b35ce0;
t_6 %join;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000027d53b35ce0;
T_14 ;
    %wait E_0000027d53b7f350;
    %fork t_9, S_0000027d53be6fa0;
    %jmp t_8;
    .scope S_0000027d53be6fa0;
t_9 ;
    %load/vec4 v0000027d53be9570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027d53be8a00_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000027d53beaab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000027d53bea0b0_0;
    %assign/vec4 v0000027d53be8a00_0, 0;
T_14.2 ;
T_14.1 ;
    %end;
    .scope S_0000027d53b35ce0;
t_8 %join;
    %jmp T_14;
    .thread T_14;
    .scope S_0000027d53b35ce0;
T_15 ;
    %wait E_0000027d53b7f310;
    %fork t_11, S_0000027d53adda40;
    %jmp t_10;
    .scope S_0000027d53adda40;
t_11 ;
    %load/vec4 v0000027d53be4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027d53be56c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027d53be4b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d53be4c20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027d53be5260_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000027d53beaab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000027d53be8a00_0;
    %assign/vec4 v0000027d53be56c0_0, 0;
    %load/vec4 v0000027d53be9390_0;
    %assign/vec4 v0000027d53be4b80_0, 0;
    %load/vec4 v0000027d53be9930_0;
    %assign/vec4 v0000027d53be4c20_0, 0;
    %load/vec4 v0000027d53be9b10_0;
    %assign/vec4 v0000027d53be5260_0, 0;
T_15.2 ;
T_15.1 ;
    %end;
    .scope S_0000027d53b35ce0;
t_10 %join;
    %jmp T_15;
    .thread T_15;
    .scope S_0000027d53b35ce0;
T_16 ;
Ewait_7 .event/or E_0000027d53b7fad0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0000027d53be4b80_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0000027d53bea290_0, 0, 7;
    %load/vec4 v0000027d53be4b80_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0000027d53bea3d0_0, 0, 7;
    %load/vec4 v0000027d53be4b80_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0000027d53be9250_0, 0, 3;
    %load/vec4 v0000027d53be4b80_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0000027d53be9430_0, 0, 5;
    %load/vec4 v0000027d53be4b80_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0000027d53be9cf0_0, 0, 5;
    %load/vec4 v0000027d53be4b80_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0000027d53bea790_0, 0, 5;
    %load/vec4 v0000027d53be4b80_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000027d53be4b80_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027d53be97f0_0, 0, 32;
    %load/vec4 v0000027d53be4b80_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000027d53be4b80_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027d53be4b80_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027d53be92f0_0, 0, 32;
    %load/vec4 v0000027d53be4b80_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0000027d53be4b80_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027d53be4b80_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027d53be4b80_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027d53be4b80_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000027d53beadd0_0, 0, 32;
    %load/vec4 v0000027d53be4b80_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000027d53bea470_0, 0, 32;
    %load/vec4 v0000027d53be4b80_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0000027d53be4b80_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027d53be4b80_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027d53be4b80_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027d53be4b80_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000027d53bea8d0_0, 0, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000027d53b35ce0;
T_17 ;
    %wait E_0000027d53b7f310;
    %fork t_13, S_0000027d53add8b0;
    %jmp t_12;
    .scope S_0000027d53add8b0;
t_13 ;
    %load/vec4 v0000027d53beaab0_0;
    %flag_set/vec4 8;
    %jmp/1 T_17.2, 8;
    %load/vec4 v0000027d53be4360_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_17.2;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000027d53be5620_0;
    %assign/vec4 v0000027d53be5620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027d53be5080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027d53be58a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027d53be5940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027d53be4ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027d53be47c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027d53be5f80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027d53be4720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027d53be42c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027d53be59e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d53be5d00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027d53be4900_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027d53be4f40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027d53be5e40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027d53be4a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d53be53a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d53be4cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d53be49a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d53be5440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d53be5a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d53be4ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d53be4400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d53be5da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d53be4180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027d53be6020_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000027d53be56c0_0;
    %assign/vec4 v0000027d53be5620_0, 0;
    %load/vec4 v0000027d53be4b80_0;
    %assign/vec4 v0000027d53be5080_0, 0;
    %load/vec4 v0000027d53be97f0_0;
    %assign/vec4 v0000027d53be58a0_0, 0;
    %load/vec4 v0000027d53be92f0_0;
    %assign/vec4 v0000027d53be5940_0, 0;
    %load/vec4 v0000027d53beadd0_0;
    %assign/vec4 v0000027d53be4ea0_0, 0;
    %load/vec4 v0000027d53bea470_0;
    %assign/vec4 v0000027d53be47c0_0, 0;
    %load/vec4 v0000027d53bea8d0_0;
    %assign/vec4 v0000027d53be5f80_0, 0;
    %load/vec4 v0000027d53be99d0_0;
    %assign/vec4 v0000027d53be4720_0, 0;
    %load/vec4 v0000027d53beb050_0;
    %assign/vec4 v0000027d53be42c0_0, 0;
    %load/vec4 v0000027d53be5120_0;
    %assign/vec4 v0000027d53be59e0_0, 0;
    %load/vec4 v0000027d53be4e00_0;
    %assign/vec4 v0000027d53be5d00_0, 0;
    %load/vec4 v0000027d53bea830_0;
    %assign/vec4 v0000027d53be4f40_0, 0;
    %load/vec4 v0000027d53bea1f0_0;
    %assign/vec4 v0000027d53be5e40_0, 0;
    %load/vec4 v0000027d53be9890_0;
    %assign/vec4 v0000027d53be4a40_0, 0;
    %load/vec4 v0000027d53be9e30_0;
    %assign/vec4 v0000027d53be53a0_0, 0;
    %load/vec4 v0000027d53be74c0_0;
    %assign/vec4 v0000027d53be4cc0_0, 0;
    %load/vec4 v0000027d53be9250_0;
    %assign/vec4 v0000027d53be4900_0, 0;
    %load/vec4 v0000027d53bea010_0;
    %assign/vec4 v0000027d53be49a0_0, 0;
    %load/vec4 v0000027d53be9d90_0;
    %assign/vec4 v0000027d53be5440_0, 0;
    %load/vec4 v0000027d53bea510_0;
    %assign/vec4 v0000027d53be5a80_0, 0;
    %load/vec4 v0000027d53bea970_0;
    %assign/vec4 v0000027d53be4ae0_0, 0;
    %load/vec4 v0000027d53beabf0_0;
    %assign/vec4 v0000027d53be4400_0, 0;
    %load/vec4 v0000027d53be9a70_0;
    %assign/vec4 v0000027d53be5da0_0, 0;
    %load/vec4 v0000027d53be4c20_0;
    %assign/vec4 v0000027d53be4180_0, 0;
    %load/vec4 v0000027d53be5260_0;
    %assign/vec4 v0000027d53be6020_0, 0;
T_17.1 ;
    %end;
    .scope S_0000027d53b35ce0;
t_12 %join;
    %jmp T_17;
    .thread T_17;
    .scope S_0000027d53b35ce0;
T_18 ;
Ewait_8 .event/or E_0000027d53b7fe50, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0000027d53beac90_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_18.0, 8;
    %load/vec4 v0000027d53be8140_0;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %load/vec4 v0000027d53beac90_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_18.2, 9;
    %load/vec4 v0000027d53beae70_0;
    %jmp/1 T_18.3, 9;
T_18.2 ; End of true expr.
    %load/vec4 v0000027d53be4720_0;
    %jmp/0 T_18.3, 9;
 ; End of false expr.
    %blend;
T_18.3;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %store/vec4 v0000027d53bea5b0_0, 0, 32;
    %load/vec4 v0000027d53bea330_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_18.4, 8;
    %load/vec4 v0000027d53be8140_0;
    %jmp/1 T_18.5, 8;
T_18.4 ; End of true expr.
    %load/vec4 v0000027d53bea330_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_18.6, 9;
    %load/vec4 v0000027d53beae70_0;
    %jmp/1 T_18.7, 9;
T_18.6 ; End of true expr.
    %load/vec4 v0000027d53be5d00_0;
    %flag_set/vec4 10;
    %jmp/0 T_18.8, 10;
    %load/vec4 v0000027d53be58a0_0;
    %jmp/1 T_18.9, 10;
T_18.8 ; End of true expr.
    %load/vec4 v0000027d53be4400_0;
    %flag_set/vec4 11;
    %jmp/0 T_18.10, 11;
    %load/vec4 v0000027d53be5940_0;
    %jmp/1 T_18.11, 11;
T_18.10 ; End of true expr.
    %load/vec4 v0000027d53be42c0_0;
    %jmp/0 T_18.11, 11;
 ; End of false expr.
    %blend;
T_18.11;
    %jmp/0 T_18.9, 10;
 ; End of false expr.
    %blend;
T_18.9;
    %jmp/0 T_18.7, 9;
 ; End of false expr.
    %blend;
T_18.7;
    %jmp/0 T_18.5, 8;
 ; End of false expr.
    %blend;
T_18.5;
    %store/vec4 v0000027d53beab50_0, 0, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000027d53b35ce0;
T_19 ;
Ewait_9 .event/or E_0000027d53b7f990, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0000027d53be5620_0;
    %load/vec4 v0000027d53be4ea0_0;
    %add;
    %store/vec4 v0000027d53beaa10_0, 0, 32;
    %load/vec4 v0000027d53be5620_0;
    %load/vec4 v0000027d53be5f80_0;
    %add;
    %store/vec4 v0000027d53bea6f0_0, 0, 32;
    %load/vec4 v0000027d53bea5b0_0;
    %load/vec4 v0000027d53be58a0_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v0000027d53be94d0_0, 0, 32;
    %load/vec4 v0000027d53be5620_0;
    %load/vec4 v0000027d53be47c0_0;
    %add;
    %store/vec4 v0000027d53be9ed0_0, 0, 32;
    %load/vec4 v0000027d53be53a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v0000027d53be4180_0;
    %load/vec4 v0000027d53be9610_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_19.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d53be4360_0, 0, 1;
    %load/vec4 v0000027d53be9610_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.3, 8;
    %load/vec4 v0000027d53beaa10_0;
    %jmp/1 T_19.4, 8;
T_19.3 ; End of true expr.
    %load/vec4 v0000027d53be5620_0;
    %addi 4, 0, 32;
    %jmp/0 T_19.4, 8;
 ; End of false expr.
    %blend;
T_19.4;
    %store/vec4 v0000027d53be5580_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d53be4360_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027d53be5580_0, 0, 32;
T_19.1 ;
    %load/vec4 v0000027d53be49a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.5, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027d53bea150_0, 0, 2;
    %jmp T_19.6;
T_19.5 ;
    %load/vec4 v0000027d53be5440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.7, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000027d53bea150_0, 0, 2;
    %jmp T_19.8;
T_19.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027d53bea150_0, 0, 2;
T_19.8 ;
T_19.6 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000027d53b35ce0;
T_20 ;
    %wait E_0000027d53b7f310;
    %fork t_15, S_0000027d53b2d390;
    %jmp t_14;
    .scope S_0000027d53b2d390;
t_15 ;
    %load/vec4 v0000027d53be5620_0;
    %assign/vec4 v0000027d53be8aa0_0, 0;
    %load/vec4 v0000027d53be5080_0;
    %assign/vec4 v0000027d53be8320_0, 0;
    %load/vec4 v0000027d53be58a0_0;
    %assign/vec4 v0000027d53be81e0_0, 0;
    %load/vec4 v0000027d53be4720_0;
    %assign/vec4 v0000027d53be80a0_0, 0;
    %load/vec4 v0000027d53be42c0_0;
    %assign/vec4 v0000027d53be8280_0, 0;
    %load/vec4 v0000027d53be96b0_0;
    %assign/vec4 v0000027d53be8140_0, 0;
    %load/vec4 v0000027d53be9610_0;
    %assign/vec4 v0000027d53be7ec0_0, 0;
    %load/vec4 v0000027d53be4f40_0;
    %assign/vec4 v0000027d53be71a0_0, 0;
    %load/vec4 v0000027d53be5e40_0;
    %assign/vec4 v0000027d53be7240_0, 0;
    %load/vec4 v0000027d53be4a40_0;
    %assign/vec4 v0000027d53be72e0_0, 0;
    %load/vec4 v0000027d53be53a0_0;
    %assign/vec4 v0000027d53be8460_0, 0;
    %load/vec4 v0000027d53be4cc0_0;
    %assign/vec4 v0000027d53be7560_0, 0;
    %load/vec4 v0000027d53be49a0_0;
    %assign/vec4 v0000027d53be8f00_0, 0;
    %load/vec4 v0000027d53be5440_0;
    %assign/vec4 v0000027d53be8fa0_0, 0;
    %load/vec4 v0000027d53be5a80_0;
    %assign/vec4 v0000027d53be7e20_0, 0;
    %load/vec4 v0000027d53be9ed0_0;
    %assign/vec4 v0000027d53be8b40_0, 0;
    %load/vec4 v0000027d53be47c0_0;
    %assign/vec4 v0000027d53be8e60_0, 0;
    %load/vec4 v0000027d53be4ae0_0;
    %assign/vec4 v0000027d53be7f60_0, 0;
    %load/vec4 v0000027d53be4900_0;
    %assign/vec4 v0000027d53be8000_0, 0;
    %load/vec4 v0000027d53be5da0_0;
    %assign/vec4 v0000027d53be7d80_0, 0;
    %load/vec4 v0000027d53be4400_0;
    %assign/vec4 v0000027d53be9040_0, 0;
    %end;
    .scope S_0000027d53b35ce0;
t_14 %join;
    %jmp T_20;
    .thread T_20;
    .scope S_0000027d53b35ce0;
T_21 ;
    %wait E_0000027d53b7f310;
    %fork t_17, S_0000027d53adcf20;
    %jmp t_16;
    .scope S_0000027d53adcf20;
t_17 ;
    %load/vec4 v0000027d53be8aa0_0;
    %assign/vec4 v0000027d53be76a0_0, 0;
    %load/vec4 v0000027d53be8320_0;
    %assign/vec4 v0000027d53be8d20_0, 0;
    %load/vec4 v0000027d53be81e0_0;
    %assign/vec4 v0000027d53be86e0_0, 0;
    %load/vec4 v0000027d53be80a0_0;
    %assign/vec4 v0000027d53be7ba0_0, 0;
    %load/vec4 v0000027d53be8280_0;
    %assign/vec4 v0000027d53be7c40_0, 0;
    %load/vec4 v0000027d53be8140_0;
    %assign/vec4 v0000027d53be85a0_0, 0;
    %load/vec4 v0000027d53be7ec0_0;
    %assign/vec4 v0000027d53be83c0_0, 0;
    %load/vec4 v0000027d53be71a0_0;
    %assign/vec4 v0000027d53be8960_0, 0;
    %load/vec4 v0000027d53be7240_0;
    %assign/vec4 v0000027d53be7380_0, 0;
    %load/vec4 v0000027d53be72e0_0;
    %assign/vec4 v0000027d53be8780_0, 0;
    %load/vec4 v0000027d53be8460_0;
    %assign/vec4 v0000027d53be7b00_0, 0;
    %load/vec4 v0000027d53be7560_0;
    %assign/vec4 v0000027d53be8820_0, 0;
    %load/vec4 v0000027d53be8f00_0;
    %assign/vec4 v0000027d53be7ce0_0, 0;
    %load/vec4 v0000027d53be8fa0_0;
    %assign/vec4 v0000027d53be8c80_0, 0;
    %load/vec4 v0000027d53be7e20_0;
    %assign/vec4 v0000027d53be8dc0_0, 0;
    %load/vec4 v0000027d53be8b40_0;
    %assign/vec4 v0000027d53be8be0_0, 0;
    %load/vec4 v0000027d53be8e60_0;
    %assign/vec4 v0000027d53be79c0_0, 0;
    %load/vec4 v0000027d53be7f60_0;
    %assign/vec4 v0000027d53be7420_0, 0;
    %load/vec4 v0000027d53be9750_0;
    %assign/vec4 v0000027d53be7740_0, 0;
    %load/vec4 v0000027d53be7d80_0;
    %assign/vec4 v0000027d53be88c0_0, 0;
    %load/vec4 v0000027d53be9040_0;
    %assign/vec4 v0000027d53be8500_0, 0;
    %end;
    .scope S_0000027d53b35ce0;
t_16 %join;
    %jmp T_21;
    .thread T_21;
    .scope S_0000027d53b35ce0;
T_22 ;
Ewait_10 .event/or E_0000027d53b7f150, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0000027d53be7ce0_0;
    %load/vec4 v0000027d53be8c80_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_22.0, 8;
    %load/vec4 v0000027d53be76a0_0;
    %addi 4, 0, 32;
    %jmp/1 T_22.1, 8;
T_22.0 ; End of true expr.
    %load/vec4 v0000027d53be8dc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_22.2, 9;
    %load/vec4 v0000027d53be8be0_0;
    %jmp/1 T_22.3, 9;
T_22.2 ; End of true expr.
    %load/vec4 v0000027d53be7420_0;
    %flag_set/vec4 10;
    %jmp/0 T_22.4, 10;
    %load/vec4 v0000027d53be79c0_0;
    %jmp/1 T_22.5, 10;
T_22.4 ; End of true expr.
    %load/vec4 v0000027d53be88c0_0;
    %flag_set/vec4 11;
    %jmp/0 T_22.6, 11;
    %load/vec4 v0000027d53be7740_0;
    %jmp/1 T_22.7, 11;
T_22.6 ; End of true expr.
    %load/vec4 v0000027d53be85a0_0;
    %jmp/0 T_22.7, 11;
 ; End of false expr.
    %blend;
T_22.7;
    %jmp/0 T_22.5, 10;
 ; End of false expr.
    %blend;
T_22.5;
    %jmp/0 T_22.3, 9;
 ; End of false expr.
    %blend;
T_22.3;
    %jmp/0 T_22.1, 8;
 ; End of false expr.
    %blend;
T_22.1;
    %store/vec4 v0000027d53beae70_0, 0, 32;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000027d53b35ce0;
T_23 ;
Ewait_11 .event/or E_0000027d53b7fa50, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0000027d53be5e40_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.3, 4;
    %load/vec4 v0000027d53be5e40_0;
    %load/vec4 v0000027d53be71a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v0000027d53be7560_0;
    %and;
T_23.2;
    %flag_set/vec4 8;
    %jmp/0 T_23.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %load/vec4 v0000027d53be5e40_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.7, 4;
    %load/vec4 v0000027d53be5e40_0;
    %load/vec4 v0000027d53be8960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.7;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.6, 10;
    %load/vec4 v0000027d53be8820_0;
    %and;
T_23.6;
    %flag_set/vec4 9;
    %jmp/0 T_23.4, 9;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_23.5, 9;
T_23.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_23.5, 9;
 ; End of false expr.
    %blend;
T_23.5;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %store/vec4 v0000027d53beac90_0, 0, 2;
    %load/vec4 v0000027d53be4a40_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.11, 4;
    %load/vec4 v0000027d53be4a40_0;
    %load/vec4 v0000027d53be71a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.10, 9;
    %load/vec4 v0000027d53be7560_0;
    %and;
T_23.10;
    %flag_set/vec4 8;
    %jmp/0 T_23.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_23.9, 8;
T_23.8 ; End of true expr.
    %load/vec4 v0000027d53be4a40_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.15, 4;
    %load/vec4 v0000027d53be4a40_0;
    %load/vec4 v0000027d53be8960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.15;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.14, 10;
    %load/vec4 v0000027d53be8820_0;
    %and;
T_23.14;
    %flag_set/vec4 9;
    %jmp/0 T_23.12, 9;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_23.13, 9;
T_23.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_23.13, 9;
 ; End of false expr.
    %blend;
T_23.13;
    %jmp/0 T_23.9, 8;
 ; End of false expr.
    %blend;
T_23.9;
    %store/vec4 v0000027d53bea330_0, 0, 2;
    %load/vec4 v0000027d53be72e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.19, 4;
    %load/vec4 v0000027d53be72e0_0;
    %load/vec4 v0000027d53be8960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.18, 9;
    %load/vec4 v0000027d53be8820_0;
    %and;
T_23.18;
    %flag_set/vec4 8;
    %jmp/0 T_23.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.17, 8;
T_23.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.17, 8;
 ; End of false expr.
    %blend;
T_23.17;
    %store/vec4 v0000027d53beaf10_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "decoder32.sv";
    "processor.sv";
    "alu.sv";
    "ROM.sv";
    "RAM_wrapper.sv";
    "RAM.sv";
    "regfile.sv";
    "bp.sv";
    "control.sv";
    "setsourcedest.sv";
