{"vcs1":{"timestamp_begin":1747831945.200399880, "rt":9.54, "ut":9.79, "st":0.64}}
{"vcselab":{"timestamp_begin":1747831954.829194292, "rt":0.41, "ut":0.28, "st":0.12}}
{"link":{"timestamp_begin":1747831955.298874949, "rt":0.45, "ut":0.22, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747831944.447931124}
{"VCS_COMP_START_TIME": 1747831944.447931124}
{"VCS_COMP_END_TIME": 1747831955.904035714}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488660}}
{"vcselab": {"peak_mem": 183884}}
