==============================================================
File generated on Tue Aug 18 14:43:36 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:03 . Memory (MB): peak = 104.832 ; gain = 38.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:03 . Memory (MB): peak = 104.832 ; gain = 38.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:16:41 ; elapsed = 00:18:16 . Memory (MB): peak = 10303.844 ; gain = 10237.230
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
WARNING: [SYNCHK 200-23] mSURF.cpp:434: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:38:03 ; elapsed = 00:40:21 . Memory (MB): peak = 12064.488 ; gain = 11997.875
INFO: [XFORM 203-502] Unrolling small iteration loop 'findCharacteristicPoint_layer' (mSURF.cpp:399) in function 'my::SURF::findCharacteristicPoint' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'findCharacteristicPoint_r0' (mSURF.cpp:420) in function 'my::SURF::findCharacteristicPoint' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'my::SURF::calcHaarPattern_xy' (mSURF.cpp:123).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'my::SURF::calcHaarPattern_x_y' (mSURF.cpp:107).
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 1 for loop 'findCharacteristicPoint_layer' (mSURF.cpp:400:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 801 for loop 'calcLayerDetAndTrace_col' (mSURF.cpp:251:1) in function 'my::SURF::calcLayerDetAndTrace'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 601 for loop 'calcLayerDetAndTrace_row' (mSURF.cpp:227:1) in function 'my::SURF::calcLayerDetAndTrace'.
INFO: [HLS 200-489] Unrolling loop 'findCharacteristicPoint_layer' (mSURF.cpp:399) in function 'my::SURF::findCharacteristicPoint' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'findCharacteristicPoint_c0' (mSURF.cpp:452) in function 'my::SURF::findCharacteristicPoint' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'calcLayerDetAndTrace_layer' (mSURF.cpp:256) in function 'my::SURF::calcLayerDetAndTrace' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'calcHaarPattern_kn' (mSURF.cpp:128) in function 'my::SURF::calcHaarPattern_xy' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'calcHaarPattern_kn' (mSURF.cpp:112) in function 'my::SURF::calcHaarPattern_x_y' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dets.V' (mSURF.cpp:538) .
INFO: [XFORM 203-101] Partitioning array 'buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Dx'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Dy'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Dxy'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sumBuf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'detRow'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'detCol'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sizes'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sampleSteps'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bRow.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dets.V' (mSURF.cpp:538) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Dx'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Dy'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Dxy'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Dx'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'Dy'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'Dxy'  in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 858 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:453:1) in function 'my::SURF::findCharacteristicPoint73'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:453:1) in function 'my::SURF::findCharacteristicPoint73'.
WARNING: [XFORM 203-561] Updating loop upper bound from 559 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:421:1) in function 'my::SURF::findCharacteristicPoint73'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:421:1) in function 'my::SURF::findCharacteristicPoint73'.
INFO: [XFORM 203-712] Applying dataflow to function 'my::SURF::HessianDetector', detected/extracted 2 process function(s): 
	 'my::SURF::calcLayerDetAndTrace72'
	 'my::SURF::findCharacteristicPoint73'.
INFO: [XFORM 203-712] Applying dataflow to function 'surfDetector', detected/extracted 2 process function(s): 
	 'my::SURF::integralImg'
	 'my::SURF::HessianDetector'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:83:5) in function 'my::SURF::integralImg'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:56:18 ; elapsed = 00:59:10 . Memory (MB): peak = 12183.586 ; gain = 12116.973
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'findCharacteristicPoint_r0' (mSURF.cpp:420:5) in function 'my::SURF::findCharacteristicPoint73' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'my::SURF::integralImg' to 'integralImg' (mSURF.cpp:51)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::findCharacteristicPoint73' to 'findCharacteristicPo' (mSURF.cpp:399:10)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcLayerDetAndTrace72' to 'calcLayerDetAndTrace' (mSURF.cpp:182)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_xy' to 'calcHaarPattern_xy' (mSURF.cpp:123)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_x_y' to 'calcHaarPattern_x_y' (mSURF.cpp:107)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::HessianDetector' to 'HessianDetector' (mSURF.cpp:535)
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_float_i32' to '__hls_fptosi_float_i' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:14:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:56:22 ; elapsed = 00:59:14 . Memory (MB): peak = 12183.586 ; gain = 12116.973
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'surfDetector' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i' to 'p_hls_fptosi_float_i'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3558.25 seconds; current allocated memory: 490.582 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.533 seconds; current allocated memory: 490.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_float_i'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.542 seconds; current allocated memory: 491.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.336 seconds; current allocated memory: 491.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calcHaarPattern_x_y'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sumBuf_0_load_9', mSURF.cpp:114) on array 'sumBuf_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sumBuf_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 23.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.51 seconds; current allocated memory: 492.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.388 seconds; current allocated memory: 494.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_xy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calcHaarPattern_xy'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sumBuf_0_load_2', mSURF.cpp:130) on array 'sumBuf_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sumBuf_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 30.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.497 seconds; current allocated memory: 496.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.974 seconds; current allocated memory: 498.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.94 seconds; current allocated memory: 499.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.865 seconds; current allocated memory: 504.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.306 seconds; current allocated memory: 505.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.835 seconds; current allocated memory: 507.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.338 seconds; current allocated memory: 507.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.453 seconds; current allocated memory: 508.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surfDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.228 seconds; current allocated memory: 509.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.787 seconds; current allocated memory: 509.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'integralImg'.
INFO: [HLS 200-111]  Elapsed time: 5.714 seconds; current allocated memory: 511.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i'.
INFO: [HLS 200-111]  Elapsed time: 4.247 seconds; current allocated memory: 511.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'surfDetector_fadd_32ns_32ns_32_4_full_dsp_1' to 'surfDetector_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_fmul_32ns_32ns_32_3_max_dsp_1' to 'surfDetector_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_sitofp_32ns_32_4_1' to 'surfDetector_sitodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_mux_225_32_1_1' to 'surfDetector_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surfDetector_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_mux_eOg': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_sitodEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_x_y'.
INFO: [HLS 200-111]  Elapsed time: 4.286 seconds; current allocated memory: 514.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_xy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'surfDetector_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_mux_eOg': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_sitodEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_xy'.
INFO: [HLS 200-111]  Elapsed time: 9.539 seconds; current allocated memory: 519.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'MSB_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf_0' to 'calcLayerDetAndTrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf_1' to 'calcLayerDetAndTrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf_2' to 'calcLayerDetAndTrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf_3' to 'calcLayerDetAndTribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf_4' to 'calcLayerDetAndTrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf_5' to 'calcLayerDetAndTrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf_6' to 'calcLayerDetAndTrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf_7' to 'calcLayerDetAndTrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf_8' to 'calcLayerDetAndTrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf_9' to 'calcLayerDetAndTrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf_10' to 'calcLayerDetAndTrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf_11' to 'calcLayerDetAndTrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf_12' to 'calcLayerDetAndTrrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf_13' to 'calcLayerDetAndTrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf_14' to 'calcLayerDetAndTrtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf_15' to 'calcLayerDetAndTrudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf_16' to 'calcLayerDetAndTrvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf_17' to 'calcLayerDetAndTrwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf_18' to 'calcLayerDetAndTrxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf_19' to 'calcLayerDetAndTryd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf_20' to 'calcLayerDetAndTrzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf_21' to 'calcLayerDetAndTrAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_fptrunc_64ns_32_1_1' to 'surfDetector_fptrBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_fpext_32ns_64_1_1' to 'surfDetector_fpexCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_dsub_64ns_64ns_64_5_full_dsp_1' to 'surfDetector_dsubDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_dmul_64ns_64ns_64_5_max_dsp_1' to 'surfDetector_dmulEe0' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surfDetector_dmulEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_dsubDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_fpexCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_fptrBew': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcLayerDetAndTrace'.
INFO: [HLS 200-111]  Elapsed time: 13.254 seconds; current allocated memory: 524.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'tmpPointNum' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'MSB_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'findCharacteristicPo_N1' to 'findCharacteristiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_fcmp_32ns_32ns_1_1_1' to 'surfDetector_fcmpGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_mul_mul_11ns_14s_14_1_1' to 'surfDetector_mul_Hfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surfDetector_fcmpGfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_mul_Hfu': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCharacteristicPo'.
INFO: [HLS 200-111]  Elapsed time: 9.857 seconds; current allocated memory: 528.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_findCharacteristicPo_U0' to 'start_for_findChaIfE' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'HessianDetector'.
INFO: [HLS 200-111]  Elapsed time: 11.692 seconds; current allocated memory: 530.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surfDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/keyPoints_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/kpn' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'surfDetector' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_HessianDetector_U0' to 'start_for_HessianJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'surfDetector'.
INFO: [HLS 200-111]  Elapsed time: 7.331 seconds; current allocated memory: 531.810 MB.
INFO: [RTMG 210-278] Implementing memory 'integralImg_buf_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'calcLayerDetAndTrfYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'findCharacteristiFfa_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'dets_0_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_1_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_2_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findChaIfE_U(start_for_findChaIfE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_HessianJfO_U(start_for_HessianJfO)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:58:24 ; elapsed = 01:01:55 . Memory (MB): peak = 12183.586 ; gain = 12116.973
INFO: [SYSC 207-301] Generating SystemC RTL for surfDetector.
INFO: [VHDL 208-304] Generating VHDL RTL for surfDetector.
INFO: [VLOG 209-307] Generating Verilog RTL for surfDetector.
INFO: [HLS 200-112] Total elapsed time: 3719.44 seconds; peak allocated memory: 531.810 MB.
