Item(by='Traster', descendants=None, kids=None, score=None, time=1609712989, title=None, item_type='comment', url=None, parent=25625797, text='Yeah, worth mentioning highly optimized FPGA designs run at up to 600MHz (or to put it another way, 400MHz lower than what Intel advertised 4 years ago). So at a minimum, you&#x27;re going to clock cross, have a &gt;10 cycle pipeline at CPU speeeds (variable clock) and clock cross back.')