#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jan 17 10:04:51 2022
# Process ID: 9352
# Current directory: C:/Users/smn90/Desktop/axi_slave_soc/axi_slave
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8616 C:\Users\smn90\Desktop\axi_slave_soc\axi_slave\axi_slave.xpr
# Log file: C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/vivado.log
# Journal file: C:/Users/smn90/Desktop/axi_slave_soc/axi_slave\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Õı∫£÷€/Desktop/axi_slave_soc/axi_slave' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'pll0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'pll0' (customized with software release 2018.3) has a different revision in the IP Catalog.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Jan 17 10:05:28 2022] Launched synth_1...
Run output will be captured here: C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-2
WARNING: [IP_Flow 19-2162] IP 'pll0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'pll0' (customized with software release 2018.3) has a different revision in the IP Catalog.
Top: soc_top
INFO: [Device 21-403] Loading part xc7a100tcsg324-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1152.949 ; gain = 174.531
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_top' [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'pll0' [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0.v:72]
INFO: [Synth 8-6157] synthesizing module 'pll0_clk_wiz' [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0_clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 57.250000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 40.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 39.750000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 53 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 22 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'pll0_clk_wiz' (4#1) [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0_clk_wiz.v:70]
INFO: [Synth 8-6155] done synthesizing module 'pll0' (5#1) [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0.v:72]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_m32_bridge' [C:/Users/smn90/Desktop/axi_slave_soc/src/axi_bus_m32_bridge.v:15]
WARNING: [Synth 8-7023] instance 'u_axi_bus_m32_bridge_0' of module 'axi_bus_m32_bridge' has 43 connections declared, but only 38 given [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'axi_slave' [C:/Users/smn90/Desktop/axi_slave_soc/src/axi_slave.v:14]
INFO: [Synth 8-226] default block is never used [C:/Users/smn90/Desktop/axi_slave_soc/src/axi_slave.v:204]
INFO: [Synth 8-226] default block is never used [C:/Users/smn90/Desktop/axi_slave_soc/src/axi_slave.v:301]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [C:/Users/smn90/Desktop/axi_slave_soc/src/axi_slave.v:167]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [C:/Users/smn90/Desktop/axi_slave_soc/src/axi_slave.v:264]
WARNING: [Synth 8-3848] Net axis_bid in module/entity axi_slave does not have driver. [C:/Users/smn90/Desktop/axi_slave_soc/src/axi_slave.v:59]
WARNING: [Synth 8-3848] Net axis_rid in module/entity axi_slave does not have driver. [C:/Users/smn90/Desktop/axi_slave_soc/src/axi_slave.v:81]
WARNING: [Synth 8-3848] Net axis_rlast in module/entity axi_slave does not have driver. [C:/Users/smn90/Desktop/axi_slave_soc/src/axi_slave.v:84]
INFO: [Synth 8-6155] done synthesizing module 'axi_slave' (6#1) [C:/Users/smn90/Desktop/axi_slave_soc/src/axi_slave.v:14]
WARNING: [Synth 8-689] width (1) of port connection 'axis_rresp' does not match port width (2) of module 'axi_slave' [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.v:166]
INFO: [Synth 8-6155] done synthesizing module 'soc_top' (7#1) [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.v:1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_bid[3]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_bid[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_bid[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_bid[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_rid[3]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_rid[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_rid[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_rid[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_rlast
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awid[3]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awid[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awid[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awid[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[31]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[30]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[29]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[28]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[27]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[26]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[25]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[24]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[23]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[22]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[21]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[20]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[19]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[18]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[17]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[16]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[15]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[14]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[13]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[12]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[11]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[10]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[9]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[8]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[7]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[6]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[5]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[4]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awlen[3]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awlen[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awlen[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awlen[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awsize[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awsize[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awsize[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awburst[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awburst[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awlock[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awlock[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awcache[3]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awcache[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awcache[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awcache[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awprot[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awprot[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awprot[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_wid[3]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_wid[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_wid[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_wid[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_wstrb[3]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_wstrb[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_wstrb[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_wstrb[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_wlast
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_arid[3]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_arid[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_arid[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_arid[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[31]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[30]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[29]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[28]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[27]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[26]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[25]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[24]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[23]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[22]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[21]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[20]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[19]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[18]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[17]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[16]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[15]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[14]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[13]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[12]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[11]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[10]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[9]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[8]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[7]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1195.852 ; gain = 217.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1195.852 ; gain = 217.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1195.852 ; gain = 217.434
---------------------------------------------------------------------------------
Parsing EDIF File [C:/Users/smn90/Desktop/axi_slave_soc/src/axi_bus_m32_bridge.edf]
Finished Parsing EDIF File [C:/Users/smn90/Desktop/axi_slave_soc/src/axi_bus_m32_bridge.edf]
INFO: [Netlist 29-17] Analyzing 186 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_arready_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_awready_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_bresp_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_bresp_IBUF[1]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_bvalid_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[10]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[11]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[12]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[13]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[14]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[15]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[16]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[17]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[18]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[19]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[1]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[20]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[21]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[22]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[23]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[24]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[25]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[26]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[27]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[28]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[29]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[2]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[30]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[31]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[3]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[4]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[5]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[6]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[7]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[8]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[9]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rlast_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rresp_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rresp_IBUF[1]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rvalid_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_wready_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/ext0_int_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/ext1_int_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/io_clk_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/ref_clk_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/sysclk_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[15]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[16]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[17]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[18]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[19]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[20]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[21]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[22]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[23]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[24]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[25]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[26]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[27]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[28]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[29]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[30]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[31]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arburst_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arburst_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arcache_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arcache_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arcache_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arcache_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arlen_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arlen_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arlen_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arlen_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arlock_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arlock_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arprot_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arprot_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arprot_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arsize_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arsize_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arsize_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arvalid_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[15]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[16]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[17]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[18]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[19]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[20]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[21]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[22]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[23]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[24]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[25]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[26]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[27]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[28]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[29]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[30]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[31]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awburst_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awburst_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awcache_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awcache_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awcache_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awcache_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awlen_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awlen_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awlen_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awlen_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awlock_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awlock_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awprot_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awprot_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awprot_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awsize_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awsize_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
INFO: [Common 17-14] Message 'Opt 31-33' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0_board.xdc] for cell 'u_clk_gen_0/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0_board.xdc] for cell 'u_clk_gen_0/inst'
Parsing XDC File [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0.xdc] for cell 'u_clk_gen_0/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0.xdc] for cell 'u_clk_gen_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'GCLK' already exists, overwriting the previous clock with the same name. [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.xdc:2]
Finished Parsing XDC File [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1384.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1434.258 ; gain = 455.840
30 Infos, 256 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1434.258 ; gain = 676.457
show_objects -name axis_bid [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.*.* } ]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smn90/Desktop/axi_slave_soc/src/axi_bus_m32_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_bus_m32_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smn90/Desktop/axi_slave_soc/src/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smn90/Desktop/axi_slave_soc/sim/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.sim/sim_1/behav/xsim'
"xelab -wto 97d7cdc8490f4fae9894d1b454867128 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97d7cdc8490f4fae9894d1b454867128 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'axim32_rresp' [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.v:110]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axis_arburst' [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.v:156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'axis_rresp' [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.v:166]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=57.25...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll0_clk_wiz
Compiling module xil_defaultlib.pll0
Compiling module xil_defaultlib.axi_bus_m32_bridge
Compiling module xil_defaultlib.axi_slave
Compiling module xil_defaultlib.soc_top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.sim/sim_1/behav/xsim/xsim.dir/sim_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 17 10:08:36 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1523.008 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -view {C:/Users/smn90/Desktop/axi_slave_soc/sim/sim_top.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/smn90/Desktop/axi_slave_soc/sim/sim_top.wcfg
WARNING: Simulation object /sim_top/u_soc_0/u_axi_slave/axim32_rready was not found in the design.
WARNING: Simulation object /sim_top/u_soc_0/u_axi_slave/axim32_rlast was not found in the design.
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50000ns
======I am after locked here =================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1525.652 ; gain = 17.414
reset_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-2
INFO: [Netlist 29-17] Analyzing 186 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0_board.xdc] for cell 'u_clk_gen_0/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0_board.xdc] for cell 'u_clk_gen_0/inst'
Parsing XDC File [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0.xdc] for cell 'u_clk_gen_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2235.035 ; gain = 581.938
Finished Parsing XDC File [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0.xdc] for cell 'u_clk_gen_0/inst'
Parsing XDC File [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'GCLK' already exists, overwriting the previous clock with the same name. [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.xdc:2]
Finished Parsing XDC File [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.xdc]
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2235.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2235.035 ; gain = 709.199
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.sim/sim_1/synth/func/xsim/sim_top_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.sim/sim_1/synth/func/xsim/sim_top_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.sim/sim_1/synth/func/xsim/sim_top_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP8X72
INFO: [VRFC 10-311] analyzing module FPGA_REMPTY_SCALAFIFO_to_ASFIFO8x72
INFO: [VRFC 10-311] analyzing module FPGA_REMPTY_SCALAFIFO_to_ASFIFO8x72_87
INFO: [VRFC 10-311] analyzing module FPGA_SCALAFIFO8x72
INFO: [VRFC 10-311] analyzing module FPGA_SCALAFIFO8x72_88
INFO: [VRFC 10-311] analyzing module FPGA_SCALRPTR8x72
INFO: [VRFC 10-311] analyzing module FPGA_SCALRPTR8x72_89
INFO: [VRFC 10-311] analyzing module FPGA_SCALWPTR8x72
INFO: [VRFC 10-311] analyzing module FPGA_SCALWPTR8x72_90
INFO: [VRFC 10-311] analyzing module aim_dflop
INFO: [VRFC 10-311] analyzing module aim_dflop_0
INFO: [VRFC 10-311] analyzing module aim_reset_sync
INFO: [VRFC 10-311] analyzing module axi_bus_m32_bridge
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_axi_dwidth_converter_v2_1_18_a_upsizer
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_axi_dwidth_converter_v2_1_18_axi_upsizer
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_axi_dwidth_converter_v2_1_18_r_upsizer
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_axi_dwidth_converter_v2_1_18_top
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_axi_dwidth_converter_v2_1_18_w_upsizer
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_axi_register_slice_v2_1_18_axi_register_slice
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_axi_register_slice_v2_1_18_axi_register_slice__parameterized0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_axi_register_slice_v2_1_18_axic_register_slice__parameterized2
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_axi_register_slice_v2_1_18_axic_register_slice__parameterized3
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_axi_register_slice_v2_1_18_axic_register_slice__parameterized3_0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_generic_baseblocks_v2_1_0_command_fifo
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_generic_baseblocks_v2_1_0_command_fifo_2
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_generic_baseblocks_v2_1_0_command_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_generic_baseblocks_v2_1_0_command_fifo__parameterized0_1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_axic_fifo
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_axic_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_axic_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_axic_fifo__parameterized2
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_axic_fifo__parameterized2__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_axic_fifo__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_fifo_gen
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_fifo_gen__parameterized0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_fifo_gen__parameterized1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_fifo_gen__parameterized2
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_fifo_gen__parameterized2__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_fifo_gen__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_dwidth_converter_v2_1_18_a_downsizer
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_dwidth_converter_v2_1_18_a_downsizer__parameterized0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_dwidth_converter_v2_1_18_axi_downsizer
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_dwidth_converter_v2_1_18_b_downsizer
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_dwidth_converter_v2_1_18_r_downsizer
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_dwidth_converter_v2_1_18_top
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_dwidth_converter_v2_1_18_w_downsizer
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_protocol_converter_v2_1_18_a_axi3_conv
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_protocol_converter_v2_1_18_axi3_conv
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_protocol_converter_v2_1_18_axi_protocol_converter
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_protocol_converter_v2_1_18_b_downsizer
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_protocol_converter_v2_1_18_w_axi3_conv
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_dmem
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_dmem_3
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_dmem__parameterized0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_dmem__parameterized1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_dmem__parameterized2
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_dmem__parameterized2_33
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_ramfifo__parameterized0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_ramfifo__parameterized1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_ramfifo__parameterized2
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_ramfifo__parameterized2__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_ramfifo__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_top
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_top__parameterized0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_top__parameterized1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_top__parameterized2
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_top__parameterized2__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_top__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_v13_2_3
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_v13_2_3__parameterized0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_v13_2_3__parameterized1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_v13_2_3__parameterized2
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_v13_2_3__parameterized2__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_v13_2_3__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_v13_2_3_synth
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_v13_2_3_synth__parameterized0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_v13_2_3_synth__parameterized1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_v13_2_3_synth__parameterized2
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_v13_2_3_synth__parameterized2__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_v13_2_3_synth__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_memory
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_memory_2
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_memory__parameterized0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_memory__parameterized1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_memory__parameterized2
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_memory__parameterized2_32
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_bin_cntr_15
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_bin_cntr_22
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_bin_cntr_29
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_bin_cntr_38
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_bin_cntr_8
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_fwft
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_fwft_13
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_fwft_20
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_fwft_27
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_fwft_36
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_fwft_6
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_logic
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_logic_0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_logic_16
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_logic_23
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_logic_30
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_logic_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_status_flags_ss_14
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_status_flags_ss_21
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_status_flags_ss_28
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_status_flags_ss_37
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_status_flags_ss_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_reset_blk_ramfifo__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_reset_blk_ramfifo__xdcDup__2
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_reset_blk_ramfifo__xdcDup__3
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_reset_blk_ramfifo__xdcDup__4
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_reset_blk_ramfifo__xdcDup__5
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_bin_cntr_12
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_bin_cntr_19
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_bin_cntr_26
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_bin_cntr_35
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_bin_cntr_5
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_logic
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_logic_1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_logic_10
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_logic_17
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_logic_24
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_logic_31
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_status_flags_ss_11
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_status_flags_ss_18
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_status_flags_ss_25
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_status_flags_ss_34
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_status_flags_ss_4
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_xpm_cdc_async_rst
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_xpm_cdc_async_rst__10
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_xpm_cdc_async_rst__6
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_xpm_cdc_async_rst__7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_xpm_cdc_async_rst__8
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_xpm_cdc_async_rst__9
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-311] analyzing module f_IOPAD_H_ALL
INFO: [VRFC 10-311] analyzing module f_IOPAD_TOP
INFO: [VRFC 10-311] analyzing module f_IOPAD_V_ALL
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_19
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_20
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_21
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_22
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_23
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_24
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_25
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_26
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_27
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_28
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_29
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_30
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_31
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_32
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_33
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_34
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_35
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_36
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_37
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_38
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_39
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_40
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_41
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_42
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_43
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_44
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_45
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_46
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_47
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_48
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_49
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_50
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_51
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_52
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_53
INFO: [VRFC 10-311] analyzing module f_aim_dflop
INFO: [VRFC 10-311] analyzing module f_aim_dflop_11
INFO: [VRFC 10-311] analyzing module f_aim_dflop_12
INFO: [VRFC 10-311] analyzing module f_aim_dflop_13
INFO: [VRFC 10-311] analyzing module f_aim_dflop_14
INFO: [VRFC 10-311] analyzing module f_aim_dflop_15
INFO: [VRFC 10-311] analyzing module f_aim_dflop_16
INFO: [VRFC 10-311] analyzing module f_aim_dflop_17
INFO: [VRFC 10-311] analyzing module f_aim_dflop_18
INFO: [VRFC 10-311] analyzing module f_aim_dflop_3
INFO: [VRFC 10-311] analyzing module f_aim_dflop_4
INFO: [VRFC 10-311] analyzing module f_aim_dflop_5
INFO: [VRFC 10-311] analyzing module f_aim_dflop_6
INFO: [VRFC 10-311] analyzing module f_aim_dflop_63
INFO: [VRFC 10-311] analyzing module f_aim_dflop_64
INFO: [VRFC 10-311] analyzing module f_aim_dflop_65
INFO: [VRFC 10-311] analyzing module f_aim_dflop_67
INFO: [VRFC 10-311] analyzing module f_aim_dflop_68
INFO: [VRFC 10-311] analyzing module f_aim_dflop_69
INFO: [VRFC 10-311] analyzing module f_aim_dflop_7
INFO: [VRFC 10-311] analyzing module f_aim_dflop_70
INFO: [VRFC 10-311] analyzing module f_aim_dflop_71
INFO: [VRFC 10-311] analyzing module f_aim_dflop_72
INFO: [VRFC 10-311] analyzing module f_aim_dflop_73
INFO: [VRFC 10-311] analyzing module f_aim_dflop_76
INFO: [VRFC 10-311] analyzing module f_aim_dflop_77
INFO: [VRFC 10-311] analyzing module f_aim_dflop_78
INFO: [VRFC 10-311] analyzing module f_aim_dflop_79
INFO: [VRFC 10-311] analyzing module f_aim_dflop_80
INFO: [VRFC 10-311] analyzing module f_aim_dflop_81
INFO: [VRFC 10-311] analyzing module f_aim_dflop_82
INFO: [VRFC 10-311] analyzing module f_aim_dflop_85
INFO: [VRFC 10-311] analyzing module f_aim_dflop_86
INFO: [VRFC 10-311] analyzing module f_aim_pulse_sync
INFO: [VRFC 10-311] analyzing module f_aim_pulse_sync_58
INFO: [VRFC 10-311] analyzing module f_aim_pulse_sync_61
INFO: [VRFC 10-311] analyzing module f_aim_rego_sync
INFO: [VRFC 10-311] analyzing module f_aim_rego_sync_56
INFO: [VRFC 10-311] analyzing module f_aim_rego_sync_57
INFO: [VRFC 10-311] analyzing module f_aim_rego_sync_59
INFO: [VRFC 10-311] analyzing module f_aim_rego_sync_60
INFO: [VRFC 10-311] analyzing module f_aim_rego_sync_62
INFO: [VRFC 10-311] analyzing module f_aim_rego_sync_66
INFO: [VRFC 10-311] analyzing module f_aim_rego_sync_74
INFO: [VRFC 10-311] analyzing module f_aim_rego_sync_83
INFO: [VRFC 10-311] analyzing module f_aim_reset_sync
INFO: [VRFC 10-311] analyzing module f_aim_reset_sync_1
INFO: [VRFC 10-311] analyzing module f_aim_reset_sync_10
INFO: [VRFC 10-311] analyzing module f_aim_reset_sync_2
INFO: [VRFC 10-311] analyzing module f_aim_reset_sync_8
INFO: [VRFC 10-311] analyzing module f_aim_reset_sync_9
INFO: [VRFC 10-311] analyzing module f_aim_tflop
INFO: [VRFC 10-311] analyzing module f_aim_tflop_75
INFO: [VRFC 10-311] analyzing module f_aim_tflop_84
INFO: [VRFC 10-311] analyzing module f_bio_axi_rslice
INFO: [VRFC 10-311] analyzing module f_bio_cdc
INFO: [VRFC 10-311] analyzing module f_bio_core
INFO: [VRFC 10-311] analyzing module f_bio_cpum_ctrl
INFO: [VRFC 10-311] analyzing module f_bio_cpus_ctrl
INFO: [VRFC 10-311] analyzing module f_bio_rst_ctrl
INFO: [VRFC 10-311] analyzing module f_bio_rx_ctrl
INFO: [VRFC 10-311] analyzing module f_bio_rx_pkt
INFO: [VRFC 10-311] analyzing module f_bio_tx_ctrl
INFO: [VRFC 10-311] analyzing module f_bio_tx_pkt
INFO: [VRFC 10-311] analyzing module f_fbio_top
INFO: [VRFC 10-311] analyzing module f_fbio_wrap
INFO: [VRFC 10-311] analyzing module fbio_fpga
INFO: [VRFC 10-311] analyzing module pll0
INFO: [VRFC 10-311] analyzing module pll0_clk_wiz
INFO: [VRFC 10-311] analyzing module s1p_ram64x72
INFO: [VRFC 10-311] analyzing module s2p_ram128x64
INFO: [VRFC 10-311] analyzing module s2p_ram64x64
INFO: [VRFC 10-311] analyzing module s2p_ram64x72
INFO: [VRFC 10-311] analyzing module sim_ASYNC_FIFO8X72_LATCH
INFO: [VRFC 10-311] analyzing module sim_ASYNC_FIFO8X72_LATCH_55
INFO: [VRFC 10-311] analyzing module sim_Bisted_S1P64X72
INFO: [VRFC 10-311] analyzing module sim_Bisted_S2P128X64
INFO: [VRFC 10-311] analyzing module sim_Bisted_S2P64X64
INFO: [VRFC 10-311] analyzing module sim_Bisted_S2P64X64_54
INFO: [VRFC 10-311] analyzing module sim_Bisted_S2P64X72
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smn90/Desktop/axi_slave_soc/sim/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2235.035 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.sim/sim_1/synth/func/xsim'
"xelab -wto 97d7cdc8490f4fae9894d1b454867128 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sim_top_func_synth xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97d7cdc8490f4fae9894d1b454867128 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sim_top_func_synth xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PULLDOWN
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_gene...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_gene...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_gene...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_gene...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_f...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_l...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_dmem...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_memo...
Compiling module unisims_ver.FDPE(INIT=1'b0)
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_xpm_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rese...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_f...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_dmem...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_memo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_xpm_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rese...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_f...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_dmem...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_memo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_xpm_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rese...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_f...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_l...
Compiling module unisims_ver.RAM32X1D
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_dmem...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_memo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_xpm_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rese...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_f...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_dmem...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_memo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_xpm_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rese...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_f...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_dmem
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_memo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_xpm_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rese...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32
Compiling module xil_defaultlib.f_bio_axi_rslice
Compiling module xil_defaultlib.FPGA_REMPTY_SCALAFIFO_to_ASFIFO8...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_MODE="SDP...
Compiling module unisims_ver.RAMB36E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.DP8X72
Compiling module xil_defaultlib.FPGA_SCALRPTR8x72_89
Compiling module xil_defaultlib.FPGA_SCALWPTR8x72_90
Compiling module xil_defaultlib.FPGA_SCALAFIFO8x72_88
Compiling module xil_defaultlib.sim_ASYNC_FIFO8X72_LATCH
Compiling module xil_defaultlib.FPGA_REMPTY_SCALAFIFO_to_ASFIFO8...
Compiling module xil_defaultlib.FPGA_SCALRPTR8x72
Compiling module xil_defaultlib.FPGA_SCALWPTR8x72
Compiling module xil_defaultlib.FPGA_SCALAFIFO8x72
Compiling module xil_defaultlib.sim_ASYNC_FIFO8X72_LATCH_55
Compiling module xil_defaultlib.f_aim_dflop_82
Compiling module xil_defaultlib.f_aim_dflop_85
Compiling module xil_defaultlib.f_aim_dflop_86
Compiling module xil_defaultlib.f_aim_rego_sync_83
Compiling module xil_defaultlib.f_aim_tflop_84
Compiling module xil_defaultlib.f_aim_pulse_sync
Compiling module xil_defaultlib.f_aim_dflop_80
Compiling module xil_defaultlib.f_aim_dflop_81
Compiling module xil_defaultlib.f_aim_rego_sync_56
Compiling module xil_defaultlib.f_aim_dflop_78
Compiling module xil_defaultlib.f_aim_dflop_79
Compiling module xil_defaultlib.f_aim_rego_sync_57
Compiling module xil_defaultlib.f_aim_dflop_73
Compiling module xil_defaultlib.f_aim_dflop_76
Compiling module xil_defaultlib.f_aim_dflop_77
Compiling module xil_defaultlib.f_aim_rego_sync_74
Compiling module xil_defaultlib.f_aim_tflop_75
Compiling module xil_defaultlib.f_aim_pulse_sync_58
Compiling module xil_defaultlib.f_aim_dflop_71
Compiling module xil_defaultlib.f_aim_dflop_72
Compiling module xil_defaultlib.f_aim_rego_sync_59
Compiling module xil_defaultlib.f_aim_dflop_69
Compiling module xil_defaultlib.f_aim_dflop_70
Compiling module xil_defaultlib.f_aim_rego_sync_60
Compiling module xil_defaultlib.f_aim_dflop_65
Compiling module xil_defaultlib.f_aim_dflop_67
Compiling module xil_defaultlib.f_aim_dflop_68
Compiling module xil_defaultlib.f_aim_rego_sync_66
Compiling module xil_defaultlib.f_aim_tflop
Compiling module xil_defaultlib.f_aim_pulse_sync_61
Compiling module xil_defaultlib.f_aim_dflop_63
Compiling module xil_defaultlib.f_aim_dflop_64
Compiling module xil_defaultlib.f_aim_rego_sync_62
Compiling module xil_defaultlib.f_bio_cdc
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_MODE="SDP...
Compiling module unisims_ver.RAMB36E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.s2p_ram128x64
Compiling module xil_defaultlib.sim_Bisted_S2P128X64
Compiling module xil_defaultlib.s2p_ram64x72
Compiling module xil_defaultlib.sim_Bisted_S2P64X72
Compiling module xil_defaultlib.f_bio_cpum_ctrl
Compiling module xil_defaultlib.s2p_ram64x64
Compiling module xil_defaultlib.sim_Bisted_S2P64X64
Compiling module xil_defaultlib.sim_Bisted_S2P64X64_54
Compiling module xil_defaultlib.f_bio_cpus_ctrl
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.s1p_ram64x72
Compiling module xil_defaultlib.sim_Bisted_S1P64X72
Compiling module xil_defaultlib.f_bio_rx_ctrl
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.f_bio_rx_pkt
Compiling module xil_defaultlib.f_bio_tx_ctrl
Compiling module xil_defaultlib.f_bio_tx_pkt
Compiling module xil_defaultlib.f_bio_core
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_36
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_37
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_38
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_39
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_40
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_41
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_42
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_43
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_44
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_45
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_46
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_47
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_48
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_49
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_50
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_51
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_52
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_53
Compiling module xil_defaultlib.f_IOPAD_H_ALL
Compiling module xil_defaultlib.f_PAD_RGMII_DATA
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_19
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_20
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_21
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_22
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_23
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_24
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_25
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_26
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_27
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_28
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_29
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_30
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_31
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_32
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_33
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_34
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_35
Compiling module xil_defaultlib.f_IOPAD_V_ALL
Compiling module xil_defaultlib.f_IOPAD_TOP
Compiling module xil_defaultlib.f_fbio_wrap
Compiling module xil_defaultlib.f_aim_dflop_17
Compiling module xil_defaultlib.f_aim_dflop_18
Compiling module xil_defaultlib.f_aim_reset_sync_8
Compiling module xil_defaultlib.f_aim_dflop_15
Compiling module xil_defaultlib.f_aim_dflop_16
Compiling module xil_defaultlib.f_aim_reset_sync_9
Compiling module xil_defaultlib.f_aim_dflop_13
Compiling module xil_defaultlib.f_aim_dflop_14
Compiling module xil_defaultlib.f_aim_reset_sync_10
Compiling module xil_defaultlib.f_aim_dflop_11
Compiling module xil_defaultlib.f_aim_dflop_12
Compiling module xil_defaultlib.f_aim_rego_sync
Compiling module xil_defaultlib.f_bio_rst_ctrl
Compiling module xil_defaultlib.f_fbio_top
Compiling module xil_defaultlib.f_aim_dflop_6
Compiling module xil_defaultlib.f_aim_dflop_7
Compiling module xil_defaultlib.f_aim_reset_sync
Compiling module xil_defaultlib.f_aim_dflop_4
Compiling module xil_defaultlib.f_aim_dflop_5
Compiling module xil_defaultlib.f_aim_reset_sync_1
Compiling module xil_defaultlib.f_aim_dflop
Compiling module xil_defaultlib.f_aim_dflop_3
Compiling module xil_defaultlib.f_aim_reset_sync_2
Compiling module xil_defaultlib.fbio_fpga
Compiling module xil_defaultlib.aim_dflop
Compiling module xil_defaultlib.aim_dflop_0
Compiling module xil_defaultlib.aim_reset_sync
Compiling module xil_defaultlib.axi_bus_m32_bridge
Compiling module xil_defaultlib.axi_slave
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=57.25...
Compiling module xil_defaultlib.pll0_clk_wiz
Compiling module xil_defaultlib.pll0
Compiling module xil_defaultlib.soc_top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_func_synth

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.sim/sim_1/synth/func/xsim/xsim.dir/sim_top_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 17 10:10:29 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 2235.035 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_func_synth -key {Post-Synthesis:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -view {C:/Users/smn90/Desktop/axi_slave_soc/sim/sim_top.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/smn90/Desktop/axi_slave_soc/sim/sim_top.wcfg
WARNING: Simulation object /sim_top/u_soc_0/u_axi_slave/axis_awaddr was not found in the design.
WARNING: Simulation object /sim_top/u_soc_0/u_axi_slave/axim32_rlast was not found in the design.
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50000ns
======I am after locked here =================
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2256.848 ; gain = 0.000
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2256.848 ; gain = 21.813
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50000ns
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:01:08 . Memory (MB): peak = 2256.848 ; gain = 731.012
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Jan 17 10:18:23 2022] Launched synth_1...
Run output will be captured here: C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-2
INFO: [Netlist 29-17] Analyzing 186 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0_board.xdc] for cell 'u_clk_gen_0/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0_board.xdc] for cell 'u_clk_gen_0/inst'
Parsing XDC File [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0.xdc] for cell 'u_clk_gen_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0.xdc:57]
Finished Parsing XDC File [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0.xdc] for cell 'u_clk_gen_0/inst'
Parsing XDC File [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'GCLK' already exists, overwriting the previous clock with the same name. [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.xdc:2]
Finished Parsing XDC File [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.xdc]
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2369.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2369.891 ; gain = 19.832
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.sim/sim_1/synth/func/xsim/sim_top_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.sim/sim_1/synth/func/xsim/sim_top_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.sim/sim_1/synth/func/xsim/sim_top_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP8X72
INFO: [VRFC 10-311] analyzing module FPGA_REMPTY_SCALAFIFO_to_ASFIFO8x72
INFO: [VRFC 10-311] analyzing module FPGA_REMPTY_SCALAFIFO_to_ASFIFO8x72_87
INFO: [VRFC 10-311] analyzing module FPGA_SCALAFIFO8x72
INFO: [VRFC 10-311] analyzing module FPGA_SCALAFIFO8x72_88
INFO: [VRFC 10-311] analyzing module FPGA_SCALRPTR8x72
INFO: [VRFC 10-311] analyzing module FPGA_SCALRPTR8x72_89
INFO: [VRFC 10-311] analyzing module FPGA_SCALWPTR8x72
INFO: [VRFC 10-311] analyzing module FPGA_SCALWPTR8x72_90
INFO: [VRFC 10-311] analyzing module aim_dflop
INFO: [VRFC 10-311] analyzing module aim_dflop_0
INFO: [VRFC 10-311] analyzing module aim_reset_sync
INFO: [VRFC 10-311] analyzing module axi_bus_m32_bridge
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_axi_dwidth_converter_v2_1_18_a_upsizer
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_axi_dwidth_converter_v2_1_18_axi_upsizer
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_axi_dwidth_converter_v2_1_18_r_upsizer
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_axi_dwidth_converter_v2_1_18_top
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_axi_dwidth_converter_v2_1_18_w_upsizer
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_axi_register_slice_v2_1_18_axi_register_slice
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_axi_register_slice_v2_1_18_axi_register_slice__parameterized0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_axi_register_slice_v2_1_18_axic_register_slice__parameterized2
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_axi_register_slice_v2_1_18_axic_register_slice__parameterized3
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_axi_register_slice_v2_1_18_axic_register_slice__parameterized3_0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_generic_baseblocks_v2_1_0_command_fifo
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_generic_baseblocks_v2_1_0_command_fifo_2
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_generic_baseblocks_v2_1_0_command_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s32m64_generic_baseblocks_v2_1_0_command_fifo__parameterized0_1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_axic_fifo
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_axic_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_axic_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_axic_fifo__parameterized2
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_axic_fifo__parameterized2__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_axic_fifo__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_fifo_gen
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_fifo_gen__parameterized0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_fifo_gen__parameterized1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_fifo_gen__parameterized2
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_fifo_gen__parameterized2__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_data_fifo_v2_1_17_fifo_gen__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_dwidth_converter_v2_1_18_a_downsizer
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_dwidth_converter_v2_1_18_a_downsizer__parameterized0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_dwidth_converter_v2_1_18_axi_downsizer
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_dwidth_converter_v2_1_18_b_downsizer
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_dwidth_converter_v2_1_18_r_downsizer
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_dwidth_converter_v2_1_18_top
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_dwidth_converter_v2_1_18_w_downsizer
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_protocol_converter_v2_1_18_a_axi3_conv
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_protocol_converter_v2_1_18_axi3_conv
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_protocol_converter_v2_1_18_axi_protocol_converter
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_protocol_converter_v2_1_18_b_downsizer
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_axi_protocol_converter_v2_1_18_w_axi3_conv
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_dmem
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_dmem_3
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_dmem__parameterized0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_dmem__parameterized1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_dmem__parameterized2
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_dmem__parameterized2_33
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_ramfifo__parameterized0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_ramfifo__parameterized1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_ramfifo__parameterized2
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_ramfifo__parameterized2__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_ramfifo__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_top
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_top__parameterized0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_top__parameterized1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_top__parameterized2
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_top__parameterized2__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_top__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_v13_2_3
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_v13_2_3__parameterized0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_v13_2_3__parameterized1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_v13_2_3__parameterized2
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_v13_2_3__parameterized2__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_v13_2_3__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_v13_2_3_synth
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_v13_2_3_synth__parameterized0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_v13_2_3_synth__parameterized1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_v13_2_3_synth__parameterized2
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_v13_2_3_synth__parameterized2__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_fifo_generator_v13_2_3_synth__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_memory
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_memory_2
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_memory__parameterized0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_memory__parameterized1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_memory__parameterized2
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_memory__parameterized2_32
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_bin_cntr_15
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_bin_cntr_22
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_bin_cntr_29
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_bin_cntr_38
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_bin_cntr_8
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_fwft
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_fwft_13
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_fwft_20
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_fwft_27
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_fwft_36
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_fwft_6
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_logic
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_logic_0
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_logic_16
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_logic_23
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_logic_30
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_logic_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_status_flags_ss_14
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_status_flags_ss_21
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_status_flags_ss_28
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_status_flags_ss_37
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_rd_status_flags_ss_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_reset_blk_ramfifo__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_reset_blk_ramfifo__xdcDup__2
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_reset_blk_ramfifo__xdcDup__3
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_reset_blk_ramfifo__xdcDup__4
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_reset_blk_ramfifo__xdcDup__5
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_bin_cntr_12
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_bin_cntr_19
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_bin_cntr_26
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_bin_cntr_35
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_bin_cntr_5
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_logic
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_logic_1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_logic_10
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_logic_17
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_logic_24
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_logic_31
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_status_flags_ss_11
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_status_flags_ss_18
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_status_flags_ss_25
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_status_flags_ss_34
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_wr_status_flags_ss_4
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_xpm_cdc_async_rst
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_xpm_cdc_async_rst__10
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_xpm_cdc_async_rst__6
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_xpm_cdc_async_rst__7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_xpm_cdc_async_rst__8
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_s64m32_xpm_cdc_async_rst__9
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-311] analyzing module f_IOPAD_H_ALL
INFO: [VRFC 10-311] analyzing module f_IOPAD_TOP
INFO: [VRFC 10-311] analyzing module f_IOPAD_V_ALL
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_19
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_20
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_21
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_22
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_23
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_24
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_25
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_26
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_27
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_28
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_29
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_30
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_31
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_32
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_33
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_34
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_35
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_36
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_37
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_38
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_39
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_40
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_41
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_42
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_43
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_44
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_45
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_46
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_47
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_48
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_49
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_50
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_51
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_52
INFO: [VRFC 10-311] analyzing module f_PAD_RGMII_DATA_53
INFO: [VRFC 10-311] analyzing module f_aim_dflop
INFO: [VRFC 10-311] analyzing module f_aim_dflop_11
INFO: [VRFC 10-311] analyzing module f_aim_dflop_12
INFO: [VRFC 10-311] analyzing module f_aim_dflop_13
INFO: [VRFC 10-311] analyzing module f_aim_dflop_14
INFO: [VRFC 10-311] analyzing module f_aim_dflop_15
INFO: [VRFC 10-311] analyzing module f_aim_dflop_16
INFO: [VRFC 10-311] analyzing module f_aim_dflop_17
INFO: [VRFC 10-311] analyzing module f_aim_dflop_18
INFO: [VRFC 10-311] analyzing module f_aim_dflop_3
INFO: [VRFC 10-311] analyzing module f_aim_dflop_4
INFO: [VRFC 10-311] analyzing module f_aim_dflop_5
INFO: [VRFC 10-311] analyzing module f_aim_dflop_6
INFO: [VRFC 10-311] analyzing module f_aim_dflop_63
INFO: [VRFC 10-311] analyzing module f_aim_dflop_64
INFO: [VRFC 10-311] analyzing module f_aim_dflop_65
INFO: [VRFC 10-311] analyzing module f_aim_dflop_67
INFO: [VRFC 10-311] analyzing module f_aim_dflop_68
INFO: [VRFC 10-311] analyzing module f_aim_dflop_69
INFO: [VRFC 10-311] analyzing module f_aim_dflop_7
INFO: [VRFC 10-311] analyzing module f_aim_dflop_70
INFO: [VRFC 10-311] analyzing module f_aim_dflop_71
INFO: [VRFC 10-311] analyzing module f_aim_dflop_72
INFO: [VRFC 10-311] analyzing module f_aim_dflop_73
INFO: [VRFC 10-311] analyzing module f_aim_dflop_76
INFO: [VRFC 10-311] analyzing module f_aim_dflop_77
INFO: [VRFC 10-311] analyzing module f_aim_dflop_78
INFO: [VRFC 10-311] analyzing module f_aim_dflop_79
INFO: [VRFC 10-311] analyzing module f_aim_dflop_80
INFO: [VRFC 10-311] analyzing module f_aim_dflop_81
INFO: [VRFC 10-311] analyzing module f_aim_dflop_82
INFO: [VRFC 10-311] analyzing module f_aim_dflop_85
INFO: [VRFC 10-311] analyzing module f_aim_dflop_86
INFO: [VRFC 10-311] analyzing module f_aim_pulse_sync
INFO: [VRFC 10-311] analyzing module f_aim_pulse_sync_58
INFO: [VRFC 10-311] analyzing module f_aim_pulse_sync_61
INFO: [VRFC 10-311] analyzing module f_aim_rego_sync
INFO: [VRFC 10-311] analyzing module f_aim_rego_sync_56
INFO: [VRFC 10-311] analyzing module f_aim_rego_sync_57
INFO: [VRFC 10-311] analyzing module f_aim_rego_sync_59
INFO: [VRFC 10-311] analyzing module f_aim_rego_sync_60
INFO: [VRFC 10-311] analyzing module f_aim_rego_sync_62
INFO: [VRFC 10-311] analyzing module f_aim_rego_sync_66
INFO: [VRFC 10-311] analyzing module f_aim_rego_sync_74
INFO: [VRFC 10-311] analyzing module f_aim_rego_sync_83
INFO: [VRFC 10-311] analyzing module f_aim_reset_sync
INFO: [VRFC 10-311] analyzing module f_aim_reset_sync_1
INFO: [VRFC 10-311] analyzing module f_aim_reset_sync_10
INFO: [VRFC 10-311] analyzing module f_aim_reset_sync_2
INFO: [VRFC 10-311] analyzing module f_aim_reset_sync_8
INFO: [VRFC 10-311] analyzing module f_aim_reset_sync_9
INFO: [VRFC 10-311] analyzing module f_aim_tflop
INFO: [VRFC 10-311] analyzing module f_aim_tflop_75
INFO: [VRFC 10-311] analyzing module f_aim_tflop_84
INFO: [VRFC 10-311] analyzing module f_bio_axi_rslice
INFO: [VRFC 10-311] analyzing module f_bio_cdc
INFO: [VRFC 10-311] analyzing module f_bio_core
INFO: [VRFC 10-311] analyzing module f_bio_cpum_ctrl
INFO: [VRFC 10-311] analyzing module f_bio_cpus_ctrl
INFO: [VRFC 10-311] analyzing module f_bio_rst_ctrl
INFO: [VRFC 10-311] analyzing module f_bio_rx_ctrl
INFO: [VRFC 10-311] analyzing module f_bio_rx_pkt
INFO: [VRFC 10-311] analyzing module f_bio_tx_ctrl
INFO: [VRFC 10-311] analyzing module f_bio_tx_pkt
INFO: [VRFC 10-311] analyzing module f_fbio_top
INFO: [VRFC 10-311] analyzing module f_fbio_wrap
INFO: [VRFC 10-311] analyzing module fbio_fpga
INFO: [VRFC 10-311] analyzing module pll0
INFO: [VRFC 10-311] analyzing module pll0_clk_wiz
INFO: [VRFC 10-311] analyzing module s1p_ram64x72
INFO: [VRFC 10-311] analyzing module s2p_ram128x64
INFO: [VRFC 10-311] analyzing module s2p_ram64x64
INFO: [VRFC 10-311] analyzing module s2p_ram64x72
INFO: [VRFC 10-311] analyzing module sim_ASYNC_FIFO8X72_LATCH
INFO: [VRFC 10-311] analyzing module sim_ASYNC_FIFO8X72_LATCH_55
INFO: [VRFC 10-311] analyzing module sim_Bisted_S1P64X72
INFO: [VRFC 10-311] analyzing module sim_Bisted_S2P128X64
INFO: [VRFC 10-311] analyzing module sim_Bisted_S2P64X64
INFO: [VRFC 10-311] analyzing module sim_Bisted_S2P64X64_54
INFO: [VRFC 10-311] analyzing module sim_Bisted_S2P64X72
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smn90/Desktop/axi_slave_soc/sim/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2369.891 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.sim/sim_1/synth/func/xsim'
"xelab -wto 97d7cdc8490f4fae9894d1b454867128 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sim_top_func_synth xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97d7cdc8490f4fae9894d1b454867128 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sim_top_func_synth xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PULLDOWN
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_gene...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_gene...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_gene...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_gene...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_f...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_l...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_dmem...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_memo...
Compiling module unisims_ver.FDPE(INIT=1'b0)
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_xpm_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rese...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_f...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_dmem...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_memo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_xpm_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rese...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_f...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_dmem...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_memo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_xpm_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rese...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_f...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_l...
Compiling module unisims_ver.RAM32X1D
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_dmem...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_memo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_xpm_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rese...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_f...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_dmem...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_memo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_xpm_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rese...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_f...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_dmem
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_memo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_xpm_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rese...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32
Compiling module xil_defaultlib.f_bio_axi_rslice
Compiling module xil_defaultlib.FPGA_REMPTY_SCALAFIFO_to_ASFIFO8...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_MODE="SDP...
Compiling module unisims_ver.RAMB36E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.DP8X72
Compiling module xil_defaultlib.FPGA_SCALRPTR8x72_89
Compiling module xil_defaultlib.FPGA_SCALWPTR8x72_90
Compiling module xil_defaultlib.FPGA_SCALAFIFO8x72_88
Compiling module xil_defaultlib.sim_ASYNC_FIFO8X72_LATCH
Compiling module xil_defaultlib.FPGA_REMPTY_SCALAFIFO_to_ASFIFO8...
Compiling module xil_defaultlib.FPGA_SCALRPTR8x72
Compiling module xil_defaultlib.FPGA_SCALWPTR8x72
Compiling module xil_defaultlib.FPGA_SCALAFIFO8x72
Compiling module xil_defaultlib.sim_ASYNC_FIFO8X72_LATCH_55
Compiling module xil_defaultlib.f_aim_dflop_82
Compiling module xil_defaultlib.f_aim_dflop_85
Compiling module xil_defaultlib.f_aim_dflop_86
Compiling module xil_defaultlib.f_aim_rego_sync_83
Compiling module xil_defaultlib.f_aim_tflop_84
Compiling module xil_defaultlib.f_aim_pulse_sync
Compiling module xil_defaultlib.f_aim_dflop_80
Compiling module xil_defaultlib.f_aim_dflop_81
Compiling module xil_defaultlib.f_aim_rego_sync_56
Compiling module xil_defaultlib.f_aim_dflop_78
Compiling module xil_defaultlib.f_aim_dflop_79
Compiling module xil_defaultlib.f_aim_rego_sync_57
Compiling module xil_defaultlib.f_aim_dflop_73
Compiling module xil_defaultlib.f_aim_dflop_76
Compiling module xil_defaultlib.f_aim_dflop_77
Compiling module xil_defaultlib.f_aim_rego_sync_74
Compiling module xil_defaultlib.f_aim_tflop_75
Compiling module xil_defaultlib.f_aim_pulse_sync_58
Compiling module xil_defaultlib.f_aim_dflop_71
Compiling module xil_defaultlib.f_aim_dflop_72
Compiling module xil_defaultlib.f_aim_rego_sync_59
Compiling module xil_defaultlib.f_aim_dflop_69
Compiling module xil_defaultlib.f_aim_dflop_70
Compiling module xil_defaultlib.f_aim_rego_sync_60
Compiling module xil_defaultlib.f_aim_dflop_65
Compiling module xil_defaultlib.f_aim_dflop_67
Compiling module xil_defaultlib.f_aim_dflop_68
Compiling module xil_defaultlib.f_aim_rego_sync_66
Compiling module xil_defaultlib.f_aim_tflop
Compiling module xil_defaultlib.f_aim_pulse_sync_61
Compiling module xil_defaultlib.f_aim_dflop_63
Compiling module xil_defaultlib.f_aim_dflop_64
Compiling module xil_defaultlib.f_aim_rego_sync_62
Compiling module xil_defaultlib.f_bio_cdc
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_MODE="SDP...
Compiling module unisims_ver.RAMB36E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.s2p_ram128x64
Compiling module xil_defaultlib.sim_Bisted_S2P128X64
Compiling module xil_defaultlib.s2p_ram64x72
Compiling module xil_defaultlib.sim_Bisted_S2P64X72
Compiling module xil_defaultlib.f_bio_cpum_ctrl
Compiling module xil_defaultlib.s2p_ram64x64
Compiling module xil_defaultlib.sim_Bisted_S2P64X64
Compiling module xil_defaultlib.sim_Bisted_S2P64X64_54
Compiling module xil_defaultlib.f_bio_cpus_ctrl
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.s1p_ram64x72
Compiling module xil_defaultlib.sim_Bisted_S1P64X72
Compiling module xil_defaultlib.f_bio_rx_ctrl
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.f_bio_rx_pkt
Compiling module xil_defaultlib.f_bio_tx_ctrl
Compiling module xil_defaultlib.f_bio_tx_pkt
Compiling module xil_defaultlib.f_bio_core
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_36
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_37
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_38
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_39
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_40
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_41
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_42
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_43
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_44
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_45
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_46
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_47
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_48
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_49
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_50
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_51
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_52
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_53
Compiling module xil_defaultlib.f_IOPAD_H_ALL
Compiling module xil_defaultlib.f_PAD_RGMII_DATA
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_19
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_20
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_21
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_22
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_23
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_24
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_25
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_26
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_27
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_28
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_29
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_30
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_31
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_32
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_33
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_34
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_35
Compiling module xil_defaultlib.f_IOPAD_V_ALL
Compiling module xil_defaultlib.f_IOPAD_TOP
Compiling module xil_defaultlib.f_fbio_wrap
Compiling module xil_defaultlib.f_aim_dflop_17
Compiling module xil_defaultlib.f_aim_dflop_18
Compiling module xil_defaultlib.f_aim_reset_sync_8
Compiling module xil_defaultlib.f_aim_dflop_15
Compiling module xil_defaultlib.f_aim_dflop_16
Compiling module xil_defaultlib.f_aim_reset_sync_9
Compiling module xil_defaultlib.f_aim_dflop_13
Compiling module xil_defaultlib.f_aim_dflop_14
Compiling module xil_defaultlib.f_aim_reset_sync_10
Compiling module xil_defaultlib.f_aim_dflop_11
Compiling module xil_defaultlib.f_aim_dflop_12
Compiling module xil_defaultlib.f_aim_rego_sync
Compiling module xil_defaultlib.f_bio_rst_ctrl
Compiling module xil_defaultlib.f_fbio_top
Compiling module xil_defaultlib.f_aim_dflop_6
Compiling module xil_defaultlib.f_aim_dflop_7
Compiling module xil_defaultlib.f_aim_reset_sync
Compiling module xil_defaultlib.f_aim_dflop_4
Compiling module xil_defaultlib.f_aim_dflop_5
Compiling module xil_defaultlib.f_aim_reset_sync_1
Compiling module xil_defaultlib.f_aim_dflop
Compiling module xil_defaultlib.f_aim_dflop_3
Compiling module xil_defaultlib.f_aim_reset_sync_2
Compiling module xil_defaultlib.fbio_fpga
Compiling module xil_defaultlib.aim_dflop
Compiling module xil_defaultlib.aim_dflop_0
Compiling module xil_defaultlib.aim_reset_sync
Compiling module xil_defaultlib.axi_bus_m32_bridge
Compiling module xil_defaultlib.axi_slave
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=57.25...
Compiling module xil_defaultlib.pll0_clk_wiz
Compiling module xil_defaultlib.pll0
Compiling module xil_defaultlib.soc_top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 2369.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_func_synth -key {Post-Synthesis:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -view {C:/Users/smn90/Desktop/axi_slave_soc/sim/sim_top.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/smn90/Desktop/axi_slave_soc/sim/sim_top.wcfg
WARNING: Simulation object /sim_top/u_soc_0/u_axi_slave/axis_awaddr was not found in the design.
WARNING: Simulation object /sim_top/u_soc_0/u_axi_slave/axim32_rlast was not found in the design.
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50000ns
======I am after locked here =================
======I am  finish here =================
$finish called at time : 33287161 ps : File "C:/Users/smn90/Desktop/axi_slave_soc/sim/sim_top.v" Line 66
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2369.891 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:01:05 . Memory (MB): peak = 2369.891 ; gain = 19.832
launch_runs impl_1 -jobs 6
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2369.891 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2369.891 ; gain = 0.000
[Mon Jan 17 10:27:43 2022] Launched impl_1...
Run output will be captured here: C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Jan 17 10:31:17 2022] Launched impl_1...
Run output will be captured here: C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/25163300278AA
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property mark_debug true [get_nets [list axim32_awready]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list u_clk_gen_0/inst/clk_out3 ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list axim32_awready ]]
set_property target_constrs_file C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3767.492 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 3767.492 ; gain = 0.000
[Mon Jan 17 15:29:12 2022] Launched impl_1...
Run output will be captured here: C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3767.492 ; gain = 0.000
set_property PROBES.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes axim32_awready -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 15:37:18
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/25163300278AA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/25163300278AA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 16:04:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Jan-17 16:05:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3822.566 ; gain = 31.043
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_top' [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'pll0' [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0.v:72]
INFO: [Synth 8-6157] synthesizing module 'pll0_clk_wiz' [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0_clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 57.250000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 40.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 39.750000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 53 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 22 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'pll0_clk_wiz' (4#1) [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0_clk_wiz.v:70]
INFO: [Synth 8-6155] done synthesizing module 'pll0' (5#1) [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0.v:72]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_m32_bridge' [C:/Users/smn90/Desktop/axi_slave_soc/src/axi_bus_m32_bridge.v:15]
WARNING: [Synth 8-7023] instance 'u_axi_bus_m32_bridge_0' of module 'axi_bus_m32_bridge' has 43 connections declared, but only 38 given [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'axi_slave' [C:/Users/smn90/Desktop/axi_slave_soc/src/axi_slave.v:14]
INFO: [Synth 8-226] default block is never used [C:/Users/smn90/Desktop/axi_slave_soc/src/axi_slave.v:204]
INFO: [Synth 8-226] default block is never used [C:/Users/smn90/Desktop/axi_slave_soc/src/axi_slave.v:301]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [C:/Users/smn90/Desktop/axi_slave_soc/src/axi_slave.v:167]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [C:/Users/smn90/Desktop/axi_slave_soc/src/axi_slave.v:264]
WARNING: [Synth 8-3848] Net axis_bid in module/entity axi_slave does not have driver. [C:/Users/smn90/Desktop/axi_slave_soc/src/axi_slave.v:59]
WARNING: [Synth 8-3848] Net axis_rid in module/entity axi_slave does not have driver. [C:/Users/smn90/Desktop/axi_slave_soc/src/axi_slave.v:81]
INFO: [Synth 8-6155] done synthesizing module 'axi_slave' (6#1) [C:/Users/smn90/Desktop/axi_slave_soc/src/axi_slave.v:14]
INFO: [Synth 8-6155] done synthesizing module 'soc_top' (7#1) [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.v:1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_bid[3]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_bid[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_bid[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_bid[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_rid[3]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_rid[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_rid[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_rid[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awid[3]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awid[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awid[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awid[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[31]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[30]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[29]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[28]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[27]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[26]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[25]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[24]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[23]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[22]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[21]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[20]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[19]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[18]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[17]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[16]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[15]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[14]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[13]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[12]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[11]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[10]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[9]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[8]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[7]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[6]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[5]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[4]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awaddr[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awlen[3]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awlen[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awlen[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awlen[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awsize[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awsize[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awsize[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awburst[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awburst[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awlock[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awlock[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awcache[3]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awcache[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awcache[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awcache[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awprot[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awprot[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_awprot[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_wid[3]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_wid[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_wid[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_wid[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_wstrb[3]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_wstrb[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_wstrb[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_wstrb[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_wlast
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_arid[3]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_arid[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_arid[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_arid[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[31]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[30]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[29]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[28]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[27]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[26]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[25]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[24]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[23]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[22]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[21]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[20]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[19]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[18]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[17]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[16]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[15]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[14]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[13]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[12]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[11]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[10]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[9]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[8]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[7]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[6]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axis_araddr[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3845.203 ; gain = 53.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3863.121 ; gain = 71.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3863.121 ; gain = 71.598
---------------------------------------------------------------------------------
Parsing EDIF File [C:/Users/smn90/Desktop/axi_slave_soc/src/axi_bus_m32_bridge.edf]
Finished Parsing EDIF File [C:/Users/smn90/Desktop/axi_slave_soc/src/axi_bus_m32_bridge.edf]
INFO: [Netlist 29-17] Analyzing 186 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_arready_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_awready_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_bresp_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_bresp_IBUF[1]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_bvalid_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[10]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[11]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[12]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[13]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[14]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[15]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[16]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[17]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[18]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[19]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[1]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[20]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[21]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[22]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[23]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[24]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[25]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[26]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[27]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[28]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[29]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[2]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[30]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[31]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[3]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[4]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[5]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[6]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[7]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[8]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rdata_IBUF[9]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rlast_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rresp_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rresp_IBUF[1]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_rvalid_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/axim32_wready_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/ext0_int_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/ext1_int_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/io_clk_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/ref_clk_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_axi_bus_m32_bridge_0/sysclk_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[15]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[16]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[17]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[18]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[19]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[20]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[21]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[22]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[23]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[24]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[25]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[26]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[27]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[28]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[29]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[30]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[31]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_araddr_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arburst_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arburst_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arcache_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arcache_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arcache_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arcache_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arlen_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arlen_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arlen_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arlen_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arlock_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arlock_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arprot_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arprot_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arprot_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arsize_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arsize_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arsize_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_arvalid_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[15]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[16]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[17]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[18]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[19]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[20]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[21]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[22]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[23]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[24]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[25]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[26]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[27]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[28]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[29]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[30]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[31]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awaddr_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awburst_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awburst_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awcache_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awcache_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awcache_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awcache_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awlen_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awlen_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awlen_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awlen_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awlock_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awlock_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awprot_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awprot_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awprot_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awsize_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_axi_bus_m32_bridge_0/axim32_awsize_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
INFO: [Common 17-14] Message 'Opt 31-33' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0_board.xdc] for cell 'u_clk_gen_0/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0_board.xdc] for cell 'u_clk_gen_0/inst'
Parsing XDC File [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0.xdc] for cell 'u_clk_gen_0/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0.xdc] for cell 'u_clk_gen_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/smn90/Desktop/axi_slave_soc/pll0/pll0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'GCLK' already exists, overwriting the previous clock with the same name. [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.xdc:2]
Finished Parsing XDC File [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3871.438 ; gain = 79.914
current_design synth_1
set_property mark_debug true [get_nets [list axim32_awvalid]]
set_property mark_debug true [get_nets [list axim32_rready]]
set_property mark_debug true [get_nets [list axim32_rvalid]]
set_property mark_debug true [get_nets [list axim32_wready]]
set_property mark_debug true [get_nets [list axim32_wvalid]]
set_property mark_debug true [get_nets [list {axim32_wdata[3]} {axim32_wdata[1]} {axim32_wdata[7]} {axim32_wdata[11]} {axim32_wdata[14]} {axim32_wdata[15]} {axim32_wdata[26]} {axim32_wdata[19]} {axim32_wdata[22]} {axim32_wdata[29]} {axim32_wdata[23]} {axim32_wdata[6]} {axim32_wdata[0]} {axim32_wdata[4]} {axim32_wdata[31]} {axim32_wdata[10]} {axim32_wdata[12]} {axim32_wdata[16]} {axim32_wdata[18]} {axim32_wdata[25]} {axim32_wdata[28]} {axim32_wdata[2]} {axim32_wdata[9]} {axim32_wdata[13]} {axim32_wdata[20]} {axim32_wdata[21]} {axim32_wdata[24]} {axim32_wdata[5]} {axim32_wdata[8]} {axim32_wdata[17]} {axim32_wdata[27]} {axim32_wdata[30]}]]
set_property mark_debug true [get_nets [list {axim32_rdata[8]} {axim32_rdata[9]} {axim32_rdata[11]} {axim32_rdata[17]} {axim32_rdata[21]} {axim32_rdata[26]} {axim32_rdata[30]} {axim32_rdata[6]} {axim32_rdata[7]} {axim32_rdata[15]} {axim32_rdata[16]} {axim32_rdata[24]} {axim32_rdata[25]} {axim32_rdata[28]} {axim32_rdata[2]} {axim32_rdata[0]} {axim32_rdata[1]} {axim32_rdata[3]} {axim32_rdata[4]} {axim32_rdata[27]} {axim32_rdata[31]} {axim32_rdata[5]} {axim32_rdata[13]} {axim32_rdata[23]} {axim32_rdata[20]} {axim32_rdata[22]} {axim32_rdata[10]} {axim32_rdata[12]} {axim32_rdata[14]} {axim32_rdata[18]} {axim32_rdata[19]} {axim32_rdata[29]}]]
set_property mark_debug true [get_nets [list {axim32_awaddr[8]} {axim32_awaddr[1]} {axim32_awaddr[14]} {axim32_awaddr[15]} {axim32_awaddr[17]} {axim32_awaddr[18]} {axim32_awaddr[19]} {axim32_awaddr[22]} {axim32_awaddr[23]} {axim32_awaddr[2]} {axim32_awaddr[4]} {axim32_awaddr[9]} {axim32_awaddr[12]} {axim32_awaddr[16]} {axim32_awaddr[20]} {axim32_awaddr[25]} {axim32_awaddr[26]} {axim32_awaddr[3]} {axim32_awaddr[6]} {axim32_awaddr[10]} {axim32_awaddr[13]} {axim32_awaddr[0]} {axim32_awaddr[5]} {axim32_awaddr[7]} {axim32_awaddr[11]} {axim32_awaddr[21]} {axim32_awaddr[24]} {axim32_awaddr[27]}]]
set_property mark_debug true [get_nets [list {axim32_araddr[3]} {axim32_araddr[5]} {axim32_araddr[10]} {axim32_araddr[14]} {axim32_araddr[24]} {axim32_araddr[25]} {axim32_araddr[8]} {axim32_araddr[13]} {axim32_araddr[17]} {axim32_araddr[19]} {axim32_araddr[26]} {axim32_araddr[1]} {axim32_araddr[4]} {axim32_araddr[6]} {axim32_araddr[12]} {axim32_araddr[16]} {axim32_araddr[20]} {axim32_araddr[23]} {axim32_araddr[11]} {axim32_araddr[0]} {axim32_araddr[2]} {axim32_araddr[7]} {axim32_araddr[9]} {axim32_araddr[15]} {axim32_araddr[18]} {axim32_araddr[21]} {axim32_araddr[22]} {axim32_araddr[27]}]]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list u_axi_bus_m32_bridge_0/sysclk_IBUF_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {axim32_rdata[0]} {axim32_rdata[1]} {axim32_rdata[2]} {axim32_rdata[3]} {axim32_rdata[4]} {axim32_rdata[5]} {axim32_rdata[6]} {axim32_rdata[7]} {axim32_rdata[8]} {axim32_rdata[9]} {axim32_rdata[10]} {axim32_rdata[11]} {axim32_rdata[12]} {axim32_rdata[13]} {axim32_rdata[14]} {axim32_rdata[15]} {axim32_rdata[16]} {axim32_rdata[17]} {axim32_rdata[18]} {axim32_rdata[19]} {axim32_rdata[20]} {axim32_rdata[21]} {axim32_rdata[22]} {axim32_rdata[23]} {axim32_rdata[24]} {axim32_rdata[25]} {axim32_rdata[26]} {axim32_rdata[27]} {axim32_rdata[28]} {axim32_rdata[29]} {axim32_rdata[30]} {axim32_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {axim32_awaddr[0]} {axim32_awaddr[1]} {axim32_awaddr[2]} {axim32_awaddr[3]} {axim32_awaddr[4]} {axim32_awaddr[5]} {axim32_awaddr[6]} {axim32_awaddr[7]} {axim32_awaddr[8]} {axim32_awaddr[9]} {axim32_awaddr[10]} {axim32_awaddr[11]} {axim32_awaddr[12]} {axim32_awaddr[13]} {axim32_awaddr[14]} {axim32_awaddr[15]} {axim32_awaddr[16]} {axim32_awaddr[17]} {axim32_awaddr[18]} {axim32_awaddr[19]} {axim32_awaddr[20]} {axim32_awaddr[21]} {axim32_awaddr[22]} {axim32_awaddr[23]} {axim32_awaddr[24]} {axim32_awaddr[25]} {axim32_awaddr[26]} {axim32_awaddr[27]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {axim32_wdata[0]} {axim32_wdata[1]} {axim32_wdata[2]} {axim32_wdata[3]} {axim32_wdata[4]} {axim32_wdata[5]} {axim32_wdata[6]} {axim32_wdata[7]} {axim32_wdata[8]} {axim32_wdata[9]} {axim32_wdata[10]} {axim32_wdata[11]} {axim32_wdata[12]} {axim32_wdata[13]} {axim32_wdata[14]} {axim32_wdata[15]} {axim32_wdata[16]} {axim32_wdata[17]} {axim32_wdata[18]} {axim32_wdata[19]} {axim32_wdata[20]} {axim32_wdata[21]} {axim32_wdata[22]} {axim32_wdata[23]} {axim32_wdata[24]} {axim32_wdata[25]} {axim32_wdata[26]} {axim32_wdata[27]} {axim32_wdata[28]} {axim32_wdata[29]} {axim32_wdata[30]} {axim32_wdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {axim32_araddr[0]} {axim32_araddr[1]} {axim32_araddr[2]} {axim32_araddr[3]} {axim32_araddr[4]} {axim32_araddr[5]} {axim32_araddr[6]} {axim32_araddr[7]} {axim32_araddr[8]} {axim32_araddr[9]} {axim32_araddr[10]} {axim32_araddr[11]} {axim32_araddr[12]} {axim32_araddr[13]} {axim32_araddr[14]} {axim32_araddr[15]} {axim32_araddr[16]} {axim32_araddr[17]} {axim32_araddr[18]} {axim32_araddr[19]} {axim32_araddr[20]} {axim32_araddr[21]} {axim32_araddr[22]} {axim32_araddr[23]} {axim32_araddr[24]} {axim32_araddr[25]} {axim32_araddr[26]} {axim32_araddr[27]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list axim32_awready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list axim32_awvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list axim32_rready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list axim32_rvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list axim32_wready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list axim32_wvalid ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4064.289 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.063 . Memory (MB): peak = 4064.289 ; gain = 0.000
[Mon Jan 17 16:17:34 2022] Launched impl_1...
Run output will be captured here: C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {axim32_araddr} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {axim32_awaddr} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {axim32_awvalid} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {axim32_rdata} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {axim32_rready} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {axim32_rvalid} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {axim32_wdata} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {axim32_wready} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {axim32_wvalid} }
set_property PROBES.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jan-17 16:31:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Jan-17 16:32:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_wave_config {C:/Users/smn90/Desktop/axi_slave_soc/axi_slave/axi_slave.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 17 17:09:28 2022...
