// Seed: 2745717316
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_4;
  assign id_3 = 1;
  logic [7:0] id_5;
  initial id_2[1'b0] = #1 1 + id_3;
  assign id_4[1'b0-:!1'b0] = id_5[1];
  wire id_6;
  assign id_1 = id_5;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6
  );
  wire id_9, id_10, id_11;
endmodule
