{"ss_cfg",         0, INSN_CLASS_I, "s,j",   MATCH_SS_CFG,         MASK_SS_CFG,         match_opcode, 0},
{"ss_cfg_port",    0, INSN_CLASS_I, "s,t,q", MATCH_SS_CFG_PORT,    MASK_SS_CFG_PORT,    match_opcode, 0},
{"ss_ctx",         0, INSN_CLASS_I, "s,t,q", MATCH_SS_CTX,         MASK_SS_CTX,         match_opcode, 0},
{"ss_fill_mode",   0, INSN_CLASS_I, "s,t,q", MATCH_SS_FILL_MODE,   MASK_SS_FILL_MODE,   match_opcode, 0},
{"ss_stride",      0, INSN_CLASS_I, "s,t,q", MATCH_SS_STRIDE,      MASK_SS_STRIDE,      match_opcode, 0},
{"ss_add_port",    0, INSN_CLASS_I, "s,t,q", MATCH_SS_ADD_PORT,    MASK_SS_ADD_PORT,    match_opcode, 0},
{"ss_scr_rd",      0, INSN_CLASS_I, "s,t,q", MATCH_SS_SCR_RD,      MASK_SS_SCR_RD,      match_opcode, 0},
{"ss_dma_rd",      0, INSN_CLASS_I, "s,t,q", MATCH_SS_DMA_RD,      MASK_SS_DMA_RD,      match_opcode, 0},
{"ss_set_iter",    0, INSN_CLASS_I, "s",     MATCH_SS_SET_ITER,    MASK_SS_SET_ITER,    match_opcode, 0},
{"ss_const",       0, INSN_CLASS_I, "s,t,q", MATCH_SS_CONST,       MASK_SS_CONST,       match_opcode, 0},
{"ss_recv",        0, INSN_CLASS_I, "d,s,j", MATCH_SS_RECV,        MASK_SS_RECV,        match_opcode, 0},
{"ss_garb",        0, INSN_CLASS_I, "s,t,q", MATCH_SS_GARB,        MASK_SS_GARB,        match_opcode, 0},
{"ss_wr_scr",      0, INSN_CLASS_I, "s,t,q", MATCH_SS_WR_SCR,      MASK_SS_WR_SCR,      match_opcode, 0},
{"ss_wr_dma",      0, INSN_CLASS_I, "s,t,q", MATCH_SS_WR_DMA,      MASK_SS_WR_DMA,      match_opcode, 0},
{"ss_wr_rd",       0, INSN_CLASS_I, "s,t,q", MATCH_SS_WR_RD,       MASK_SS_WR_RD,       match_opcode, 0},
{"ss_rem_port",    0, INSN_CLASS_I, "s,t,q", MATCH_SS_REM_PORT,    MASK_SS_REM_PORT,    match_opcode, 0},
{"ss_ind",         0, INSN_CLASS_I, "s,t,q", MATCH_SS_IND,         MASK_SS_IND,         match_opcode, 0},
{"ss_ind_wr",      0, INSN_CLASS_I, "s,t,q", MATCH_SS_IND_WR,      MASK_SS_IND_WR,      match_opcode, 0},
{"ss_atom_op",     0, INSN_CLASS_I, "s,t,q", MATCH_SS_ATOM_OP,     MASK_SS_ATOM_OP,     match_opcode, 0},
{"ss_const_scr",   0, INSN_CLASS_I, "s,t,q", MATCH_SS_CONST_SCR,   MASK_SS_CONST_SCR,   match_opcode, 0},
{"ss_cfg_ind",     0, INSN_CLASS_I, "s,t,q", MATCH_SS_CFG_IND,     MASK_SS_CFG_IND,     match_opcode, 0},
{"ss_cfg_atom_op", 0, INSN_CLASS_I, "s,t,q", MATCH_SS_CFG_ATOM_OP, MASK_SS_CFG_ATOM_OP, match_opcode, 0},
{"ss_wait",        0, INSN_CLASS_I, "s,t,q", MATCH_SS_WAIT,        MASK_SS_WAIT,        match_opcode, 0},
{"ss_wait_df",     0, INSN_CLASS_I, "s,j",   MATCH_SS_WAIT_DF,     MASK_SS_WAIT_DF,     match_opcode, 0},
