

================================================================
== Vitis HLS Report for 'paralleltostreamwithburst'
================================================================
* Date:           Sun May 19 03:36:00 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        userdma_fir
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_161  |paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2  |        4|        ?|  40.000 ns|         ?|    4|    ?|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_102_1  |        ?|        ?|     3 ~ ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 22 2 
2 --> 3 4 
3 --> 22 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_m2s_len_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_m2s_len"   --->   Operation 23 'read' 'in_m2s_len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_en_clrsts_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %in_en_clrsts"   --->   Operation 24 'read' 'in_en_clrsts_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_memory_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_memory"   --->   Operation 25 'read' 'in_memory_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%dec_phi_loc = alloca i64 1"   --->   Operation 26 'alloca' 'dec_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m2s_enb_clrsts_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %m2s_enb_clrsts_c, i1 %in_en_clrsts_read"   --->   Operation 28 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outcount41, void @empty_14, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %outbuf, void @empty_14, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_25, i32 0, i32 0, void @empty_26, i32 10, i32 1024, void @empty_29, void @empty_28, void @empty_26, i32 16, i32 16, i32 16, i32 64, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %in_en_clrsts_read, void %if.then, void %if.end20" [hls_userdma/userdma.cpp:97]   --->   Operation 32 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%first_load = load i1 %first" [hls_userdma/userdma.cpp:98]   --->   Operation 33 'load' 'first_load' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %first_load, void %VITIS_LOOP_102_1, void %if.then1" [hls_userdma/userdma.cpp:98]   --->   Operation 34 'br' 'br_ln98' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln99 = store i32 %in_m2s_len_read, i32 %m2s_len" [hls_userdma/userdma.cpp:99]   --->   Operation 35 'store' 'store_ln99' <Predicate = (!in_en_clrsts_read & first_load)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln100 = store i1 0, i1 %first" [hls_userdma/userdma.cpp:100]   --->   Operation 36 'store' 'store_ln100' <Predicate = (!in_en_clrsts_read & first_load)> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln101 = br void %VITIS_LOOP_102_1" [hls_userdma/userdma.cpp:101]   --->   Operation 37 'br' 'br_ln101' <Predicate = (!in_en_clrsts_read & first_load)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 38 'alloca' 'idx' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%count = alloca i32 1"   --->   Operation 39 'alloca' 'count' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%m2s_len_load = load i32 %m2s_len" [hls_userdma/userdma.cpp:103]   --->   Operation 40 'load' 'm2s_len_load' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 %m2s_len_load, i32 %count" [hls_userdma/userdma.cpp:102]   --->   Operation 41 'store' 'store_ln102' <Predicate = (!in_en_clrsts_read)> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln102 = store i64 0, i64 %idx" [hls_userdma/userdma.cpp:102]   --->   Operation 42 'store' 'store_ln102' <Predicate = (!in_en_clrsts_read)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln102 = br void %do.body" [hls_userdma/userdma.cpp:102]   --->   Operation 43 'br' 'br_ln102' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.58>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%count_2 = load i32 %count"   --->   Operation 44 'load' 'count_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [hls_userdma/userdma.cpp:103]   --->   Operation 45 'specloopname' 'specloopname_ln103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.47ns)   --->   "%icmp_ln103 = icmp_sgt  i32 %count_2, i32 16" [hls_userdma/userdma.cpp:103]   --->   Operation 46 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.58ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %if.else, void %VITIS_LOOP_110_2" [hls_userdma/userdma.cpp:103]   --->   Operation 47 'br' 'br_ln103' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln107 = store i1 1, i1 %first" [hls_userdma/userdma.cpp:107]   --->   Operation 48 'store' 'store_ln107' <Predicate = (!icmp_ln103)> <Delay = 1.58>
ST_2 : Operation 49 [1/1] (1.58ns)   --->   "%br_ln0 = br void %VITIS_LOOP_110_2"   --->   Operation 49 'br' 'br_ln0' <Predicate = (!icmp_ln103)> <Delay = 1.58>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%count_1 = phi i32 %count_2, void %if.else, i32 16, void %do.body"   --->   Operation 50 'phi' 'count_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i32 %count_1" [hls_userdma/userdma.cpp:90]   --->   Operation 51 'trunc' 'trunc_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.52ns)   --->   "%sub = add i31 %trunc_ln90, i31 2147483647" [hls_userdma/userdma.cpp:90]   --->   Operation 52 'add' 'sub' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln110 = icmp_sgt  i32 %count_1, i32 0" [hls_userdma/userdma.cpp:110]   --->   Operation 53 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %do.condthread-pre-split, void %for.body.lr.ph" [hls_userdma/userdma.cpp:110]   --->   Operation 54 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%idx_load = load i64 %idx" [hls_userdma/userdma.cpp:110]   --->   Operation 55 'load' 'idx_load' <Predicate = (icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln110)   --->   "%shl_ln110 = shl i64 %idx_load, i64 2" [hls_userdma/userdma.cpp:110]   --->   Operation 56 'shl' 'shl_ln110' <Predicate = (icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln110 = add i64 %shl_ln110, i64 %in_memory_read" [hls_userdma/userdma.cpp:110]   --->   Operation 57 'add' 'add_ln110' <Predicate = (icmp_ln110)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln110, i32 2, i32 63" [hls_userdma/userdma.cpp:110]   --->   Operation 58 'partselect' 'trunc_ln1' <Predicate = (icmp_ln110)> <Delay = 0.00>

State 3 <SV = 19> <Delay = 1.58>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%m2s_len_load_1 = load i32 %m2s_len" [hls_userdma/userdma.cpp:136]   --->   Operation 59 'load' 'm2s_len_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.58ns)   --->   "%br_ln174 = br void %do.cond" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 60 'br' 'br_ln174' <Predicate = true> <Delay = 1.58>

State 4 <SV = 2> <Delay = 7.30>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i62 %trunc_ln1" [hls_userdma/userdma.cpp:110]   --->   Operation 61 'sext' 'sext_ln110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln110" [hls_userdma/userdma.cpp:110]   --->   Operation 62 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [16/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [hls_userdma/userdma.cpp:110]   --->   Operation 63 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 3> <Delay = 7.30>
ST_5 : Operation 64 [15/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [hls_userdma/userdma.cpp:110]   --->   Operation 64 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 4> <Delay = 7.30>
ST_6 : Operation 65 [14/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [hls_userdma/userdma.cpp:110]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 5> <Delay = 7.30>
ST_7 : Operation 66 [13/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [hls_userdma/userdma.cpp:110]   --->   Operation 66 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 6> <Delay = 7.30>
ST_8 : Operation 67 [12/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [hls_userdma/userdma.cpp:110]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 7> <Delay = 7.30>
ST_9 : Operation 68 [11/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [hls_userdma/userdma.cpp:110]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 8> <Delay = 7.30>
ST_10 : Operation 69 [10/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [hls_userdma/userdma.cpp:110]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 7.30>
ST_11 : Operation 70 [9/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [hls_userdma/userdma.cpp:110]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 10> <Delay = 7.30>
ST_12 : Operation 71 [8/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [hls_userdma/userdma.cpp:110]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 11> <Delay = 7.30>
ST_13 : Operation 72 [7/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [hls_userdma/userdma.cpp:110]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 12> <Delay = 7.30>
ST_14 : Operation 73 [6/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [hls_userdma/userdma.cpp:110]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 13> <Delay = 7.30>
ST_15 : Operation 74 [5/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [hls_userdma/userdma.cpp:110]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 14> <Delay = 7.30>
ST_16 : Operation 75 [4/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [hls_userdma/userdma.cpp:110]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 15> <Delay = 7.30>
ST_17 : Operation 76 [3/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [hls_userdma/userdma.cpp:110]   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 16> <Delay = 7.30>
ST_18 : Operation 77 [2/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [hls_userdma/userdma.cpp:110]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 17> <Delay = 7.30>
ST_19 : Operation 78 [1/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [hls_userdma/userdma.cpp:110]   --->   Operation 78 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 18> <Delay = 4.05>
ST_20 : Operation 79 [1/1] (0.00ns)   --->   "%empty_56 = wait i32 @_ssdm_op_Wait"   --->   Operation 79 'wait' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 80 [2/2] (4.05ns)   --->   "%call_ln110 = call void @paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2, i32 %gmem1, i62 %trunc_ln1, i31 %trunc_ln90, i31 %sub, i32 %in_m2s_len_read, i40 %outbuf, i32 %dec_phi_loc, i32 %m2s_len" [hls_userdma/userdma.cpp:110]   --->   Operation 80 'call' 'call_ln110' <Predicate = true> <Delay = 4.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 19> <Delay = 0.00>
ST_21 : Operation 81 [1/2] (0.00ns)   --->   "%call_ln110 = call void @paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2, i32 %gmem1, i62 %trunc_ln1, i31 %trunc_ln90, i31 %sub, i32 %in_m2s_len_read, i40 %outbuf, i32 %dec_phi_loc, i32 %m2s_len" [hls_userdma/userdma.cpp:110]   --->   Operation 81 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 20> <Delay = 5.64>
ST_22 : Operation 82 [1/1] (0.00ns)   --->   "%dec_phi_loc_load = load i32 %dec_phi_loc"   --->   Operation 82 'load' 'dec_phi_loc_load' <Predicate = (!in_en_clrsts_read & icmp_ln110)> <Delay = 0.00>
ST_22 : Operation 83 [1/1] (0.00ns)   --->   "%empty_57 = wait i32 @_ssdm_op_Wait"   --->   Operation 83 'wait' 'empty_57' <Predicate = (!in_en_clrsts_read & icmp_ln110)> <Delay = 0.00>
ST_22 : Operation 84 [1/1] (1.58ns)   --->   "%br_ln0 = br void %do.cond"   --->   Operation 84 'br' 'br_ln0' <Predicate = (!in_en_clrsts_read & icmp_ln110)> <Delay = 1.58>
ST_22 : Operation 85 [1/1] (0.00ns)   --->   "%empty_58 = phi i32 %m2s_len_load_1, void %do.condthread-pre-split, i32 %dec_phi_loc_load, void %for.body.lr.ph" [hls_userdma/userdma.cpp:136]   --->   Operation 85 'phi' 'empty_58' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_22 : Operation 86 [1/1] (0.00ns)   --->   "%idx_load_2 = load i64 %idx" [hls_userdma/userdma.cpp:134]   --->   Operation 86 'load' 'idx_load_2' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_22 : Operation 87 [1/1] (3.56ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %outcount41, i32 %count_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 87 'write' 'write_ln174' <Predicate = (!in_en_clrsts_read)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_22 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln134 = sext i32 %count_1" [hls_userdma/userdma.cpp:134]   --->   Operation 88 'sext' 'sext_ln134' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_22 : Operation 89 [1/1] (3.52ns)   --->   "%add_ln134 = add i64 %sext_ln134, i64 %idx_load_2" [hls_userdma/userdma.cpp:134]   --->   Operation 89 'add' 'add_ln134' <Predicate = (!in_en_clrsts_read)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 90 [1/1] (2.47ns)   --->   "%icmp_ln136 = icmp_eq  i32 %empty_58, i32 0" [hls_userdma/userdma.cpp:136]   --->   Operation 90 'icmp' 'icmp_ln136' <Predicate = (!in_en_clrsts_read)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %do.cond.do.body_crit_edge, void %if.end20.loopexit" [hls_userdma/userdma.cpp:136]   --->   Operation 91 'br' 'br_ln136' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_22 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln136 = store i32 %empty_58, i32 %count" [hls_userdma/userdma.cpp:136]   --->   Operation 92 'store' 'store_ln136' <Predicate = (!in_en_clrsts_read & !icmp_ln136)> <Delay = 1.58>
ST_22 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln136 = store i64 %add_ln134, i64 %idx" [hls_userdma/userdma.cpp:136]   --->   Operation 93 'store' 'store_ln136' <Predicate = (!in_en_clrsts_read & !icmp_ln136)> <Delay = 1.58>
ST_22 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln136 = br void %do.body" [hls_userdma/userdma.cpp:136]   --->   Operation 94 'br' 'br_ln136' <Predicate = (!in_en_clrsts_read & !icmp_ln136)> <Delay = 0.00>
ST_22 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end20"   --->   Operation 95 'br' 'br_ln0' <Predicate = (!in_en_clrsts_read & icmp_ln136)> <Delay = 0.00>
ST_22 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln138 = ret" [hls_userdma/userdma.cpp:138]   --->   Operation 96 'ret' 'ret_ln138' <Predicate = (icmp_ln136) | (in_en_clrsts_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_memory]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_en_clrsts]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_m2s_len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outcount41]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ m2s_enb_clrsts_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ first]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ m2s_len]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_m2s_len_read    (read         ) [ 00111111111111111111111]
in_en_clrsts_read  (read         ) [ 01111111111111111111111]
in_memory_read     (read         ) [ 00111111111111111111111]
dec_phi_loc        (alloca       ) [ 00111111111111111111111]
specinterface_ln0  (specinterface) [ 00000000000000000000000]
write_ln0          (write        ) [ 00000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000]
br_ln97            (br           ) [ 00000000000000000000000]
first_load         (load         ) [ 01000000000000000000000]
br_ln98            (br           ) [ 00000000000000000000000]
store_ln99         (store        ) [ 00000000000000000000000]
store_ln100        (store        ) [ 00000000000000000000000]
br_ln101           (br           ) [ 00000000000000000000000]
idx                (alloca       ) [ 01111111111111111111111]
count              (alloca       ) [ 01111111111111111111111]
m2s_len_load       (load         ) [ 00000000000000000000000]
store_ln102        (store        ) [ 00000000000000000000000]
store_ln102        (store        ) [ 00000000000000000000000]
br_ln102           (br           ) [ 00000000000000000000000]
count_2            (load         ) [ 00000000000000000000000]
specloopname_ln103 (specloopname ) [ 00000000000000000000000]
icmp_ln103         (icmp         ) [ 00111111111111111111111]
br_ln103           (br           ) [ 00000000000000000000000]
store_ln107        (store        ) [ 00000000000000000000000]
br_ln0             (br           ) [ 00000000000000000000000]
count_1            (phi          ) [ 00011111111111111111111]
trunc_ln90         (trunc        ) [ 00001111111111111111110]
sub                (add          ) [ 00001111111111111111110]
icmp_ln110         (icmp         ) [ 00111111111111111111111]
br_ln110           (br           ) [ 00000000000000000000000]
idx_load           (load         ) [ 00000000000000000000000]
shl_ln110          (shl          ) [ 00000000000000000000000]
add_ln110          (add          ) [ 00000000000000000000000]
trunc_ln1          (partselect   ) [ 00001111111111111111110]
m2s_len_load_1     (load         ) [ 00111111111111111111111]
br_ln174           (br           ) [ 00111111111111111111111]
sext_ln110         (sext         ) [ 00000000000000000000000]
gmem1_addr         (getelementptr) [ 00000111111111111111000]
empty              (readreq      ) [ 00000000000000000000000]
empty_56           (wait         ) [ 00000000000000000000000]
call_ln110         (call         ) [ 00000000000000000000000]
dec_phi_loc_load   (load         ) [ 00000000000000000000000]
empty_57           (wait         ) [ 00000000000000000000000]
br_ln0             (br           ) [ 00000000000000000000000]
empty_58           (phi          ) [ 00000000000000000000001]
idx_load_2         (load         ) [ 00000000000000000000000]
write_ln174        (write        ) [ 00000000000000000000000]
sext_ln134         (sext         ) [ 00000000000000000000000]
add_ln134          (add          ) [ 00000000000000000000000]
icmp_ln136         (icmp         ) [ 00111111111111111111111]
br_ln136           (br           ) [ 00000000000000000000000]
store_ln136        (store        ) [ 00000000000000000000000]
store_ln136        (store        ) [ 00000000000000000000000]
br_ln136           (br           ) [ 00000000000000000000000]
br_ln0             (br           ) [ 00000000000000000000000]
ret_ln138          (ret          ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_memory">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_memory"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_en_clrsts">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_en_clrsts"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_m2s_len">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_m2s_len"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outbuf">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outcount41">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outcount41"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m2s_enb_clrsts_c">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2s_enb_clrsts_c"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="first">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="m2s_len">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2s_len"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="dec_phi_loc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dec_phi_loc/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="idx_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="count_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="in_m2s_len_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_m2s_len_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="in_en_clrsts_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_en_clrsts_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="in_memory_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_memory_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln0_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_readreq_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="1"/>
<pin id="130" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln174_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="19"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/22 "/>
</bind>
</comp>

<comp id="139" class="1005" name="count_1_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_1 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="count_1_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_1/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="empty_58_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_58 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="empty_58_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="32" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_58/22 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="62" slack="17"/>
<pin id="165" dir="0" index="3" bw="31" slack="17"/>
<pin id="166" dir="0" index="4" bw="31" slack="17"/>
<pin id="167" dir="0" index="5" bw="32" slack="18"/>
<pin id="168" dir="0" index="6" bw="40" slack="0"/>
<pin id="169" dir="0" index="7" bw="32" slack="18"/>
<pin id="170" dir="0" index="8" bw="32" slack="0"/>
<pin id="171" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln110/20 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m2s_len_load/1 m2s_len_load_1/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="1"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 idx_load_2/22 "/>
</bind>
</comp>

<comp id="183" class="1004" name="first_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="first_load/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln99_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln100_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln102_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln102_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="count_2_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_2/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln103_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="6" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln107_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="trunc_ln90_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln90/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sub_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="31" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="31" slack="17"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln110_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="shl_ln110_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="0" index="1" bw="3" slack="0"/>
<pin id="244" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln110/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln110_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="0"/>
<pin id="249" dir="0" index="1" bw="64" slack="1"/>
<pin id="250" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="trunc_ln1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="62" slack="0"/>
<pin id="254" dir="0" index="1" bw="64" slack="0"/>
<pin id="255" dir="0" index="2" bw="3" slack="0"/>
<pin id="256" dir="0" index="3" bw="7" slack="0"/>
<pin id="257" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sext_ln110_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="62" slack="1"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln110/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="gmem1_addr_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="62" slack="0"/>
<pin id="268" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="dec_phi_loc_load_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="20"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_phi_loc_load/22 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sext_ln134_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="19"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln134/22 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln134_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="64" slack="0"/>
<pin id="283" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/22 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln136_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/22 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln136_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="20"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/22 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln136_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="0" index="1" bw="64" slack="20"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/22 "/>
</bind>
</comp>

<comp id="302" class="1005" name="in_m2s_len_read_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="18"/>
<pin id="304" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="in_m2s_len_read "/>
</bind>
</comp>

<comp id="307" class="1005" name="in_en_clrsts_read_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="20"/>
<pin id="309" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="in_en_clrsts_read "/>
</bind>
</comp>

<comp id="311" class="1005" name="in_memory_read_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="1"/>
<pin id="313" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_memory_read "/>
</bind>
</comp>

<comp id="316" class="1005" name="dec_phi_loc_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="18"/>
<pin id="318" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="dec_phi_loc "/>
</bind>
</comp>

<comp id="325" class="1005" name="idx_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="332" class="1005" name="count_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="342" class="1005" name="trunc_ln90_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="31" slack="17"/>
<pin id="344" dir="1" index="1" bw="31" slack="17"/>
</pin_list>
<bind>
<opset="trunc_ln90 "/>
</bind>
</comp>

<comp id="347" class="1005" name="sub_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="31" slack="17"/>
<pin id="349" dir="1" index="1" bw="31" slack="17"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="352" class="1005" name="icmp_ln110_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="19"/>
<pin id="354" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln110 "/>
</bind>
</comp>

<comp id="356" class="1005" name="trunc_ln1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="62" slack="1"/>
<pin id="358" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="362" class="1005" name="m2s_len_load_1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m2s_len_load_1 "/>
</bind>
</comp>

<comp id="367" class="1005" name="gmem1_addr_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="62" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="62" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="106" pin="2"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="80" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="86" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="139" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="151"><net_src comp="144" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="172"><net_src comp="84" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="161" pin=6"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="161" pin=8"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="100" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="16" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="60" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="176" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="64" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="217"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="70" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="144" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="72" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="144" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="30" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="180" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="74" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="76" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="247" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="34" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="78" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="269"><net_src comp="0" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="262" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="271"><net_src comp="265" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="275"><net_src comp="272" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="279"><net_src comp="139" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="180" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="155" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="155" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="280" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="100" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="161" pin=5"/></net>

<net id="310"><net_src comp="106" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="112" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="319"><net_src comp="88" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="161" pin=7"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="328"><net_src comp="92" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="335"><net_src comp="96" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="345"><net_src comp="225" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="161" pin=3"/></net>

<net id="350"><net_src comp="229" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="161" pin=4"/></net>

<net id="355"><net_src comp="235" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="252" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="365"><net_src comp="176" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="370"><net_src comp="265" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="126" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outbuf | {20 21 }
	Port: outcount41 | {22 }
	Port: m2s_enb_clrsts_c | {1 }
	Port: first | {1 2 }
	Port: m2s_len | {1 20 21 }
 - Input state : 
	Port: paralleltostreamwithburst : gmem1 | {4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
	Port: paralleltostreamwithburst : in_memory | {1 }
	Port: paralleltostreamwithburst : in_en_clrsts | {1 }
	Port: paralleltostreamwithburst : in_m2s_len | {1 }
	Port: paralleltostreamwithburst : first | {1 }
	Port: paralleltostreamwithburst : m2s_len | {1 3 20 21 }
  - Chain level:
	State 1
		br_ln98 : 1
		store_ln102 : 1
		store_ln102 : 1
	State 2
		icmp_ln103 : 1
		br_ln103 : 2
		count_1 : 3
		trunc_ln90 : 4
		sub : 5
		icmp_ln110 : 4
		br_ln110 : 5
		shl_ln110 : 1
		add_ln110 : 1
		trunc_ln1 : 2
	State 3
	State 4
		gmem1_addr : 1
		empty : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		empty_58 : 1
		add_ln134 : 1
		icmp_ln136 : 2
		br_ln136 : 3
		store_ln136 : 2
		store_ln136 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|
| Operation|                         Functional Unit                        |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|
|   call   | grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_161 |   162   |   152   |
|----------|----------------------------------------------------------------|---------|---------|
|          |                           sub_fu_229                           |    0    |    38   |
|    add   |                        add_ln110_fu_247                        |    0    |    71   |
|          |                        add_ln134_fu_280                        |    0    |    71   |
|----------|----------------------------------------------------------------|---------|---------|
|          |                        icmp_ln103_fu_213                       |    0    |    18   |
|   icmp   |                        icmp_ln110_fu_235                       |    0    |    18   |
|          |                        icmp_ln136_fu_286                       |    0    |    18   |
|----------|----------------------------------------------------------------|---------|---------|
|          |                   in_m2s_len_read_read_fu_100                  |    0    |    0    |
|   read   |                  in_en_clrsts_read_read_fu_106                 |    0    |    0    |
|          |                   in_memory_read_read_fu_112                   |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|   write  |                     write_ln0_write_fu_118                     |    0    |    0    |
|          |                    write_ln174_write_fu_132                    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|  readreq |                       grp_readreq_fu_126                       |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|   trunc  |                        trunc_ln90_fu_225                       |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|    shl   |                        shl_ln110_fu_241                        |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|partselect|                        trunc_ln1_fu_252                        |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|   sext   |                        sext_ln110_fu_262                       |    0    |    0    |
|          |                        sext_ln134_fu_276                       |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|   Total  |                                                                |   162   |   386   |
|----------|----------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     count_1_reg_139     |   32   |
|      count_reg_332      |   32   |
|   dec_phi_loc_reg_316   |   32   |
|     empty_58_reg_152    |   32   |
|    gmem1_addr_reg_367   |   32   |
|    icmp_ln110_reg_352   |    1   |
|       idx_reg_325       |   64   |
|in_en_clrsts_read_reg_307|    1   |
| in_m2s_len_read_reg_302 |   32   |
|  in_memory_read_reg_311 |   64   |
|  m2s_len_load_1_reg_362 |   32   |
|       sub_reg_347       |   31   |
|    trunc_ln1_reg_356    |   62   |
|    trunc_ln90_reg_342   |   31   |
+-------------------------+--------+
|          Total          |   478  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_126 |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   64   ||  1.588  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   162  |   386  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   478  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   640  |   395  |
+-----------+--------+--------+--------+
