**************************************************
Report         : passing_points

Reference      : Ref:/WORK/UART_TX
Implementation : Imp:/WORK/UART_TX
Version        : L-2016.03-SP1
Date           : Tue Sep  5 20:48:35 2023
**************************************************

8 Passing compare points:

  Ref  DFF        Ref:/WORK/UART_TX/Counter_reg[0]
  Impl DFF        Imp:/WORK/UART_TX/Counter_reg_0_

  Ref  DFF        Ref:/WORK/UART_TX/Counter_reg[1]
  Impl DFF        Imp:/WORK/UART_TX/Counter_reg_1_

  Ref  DFF        Ref:/WORK/UART_TX/Counter_reg[2]
  Impl DFF        Imp:/WORK/UART_TX/Counter_reg_2_

  Ref  DFF        Ref:/WORK/UART_TX/Counter_reg[3]
  Impl DFF        Imp:/WORK/UART_TX/Counter_reg_3_

  Ref  DFF        Ref:/WORK/UART_TX/current_state_reg[0]
  Impl DFF        Imp:/WORK/UART_TX/current_state_reg_0_

  Ref  DFF        Ref:/WORK/UART_TX/current_state_reg[1]
  Impl DFF        Imp:/WORK/UART_TX/current_state_reg_1_

  Ref  Port       Ref:/WORK/UART_TX/Busy
  Impl Port       Imp:/WORK/UART_TX/Busy

  Ref  Port       Ref:/WORK/UART_TX/TX_OUT
  Impl Port       Imp:/WORK/UART_TX/TX_OUT

 [BBNet: multiply-driven net
  BBPin: black-box pin
  Cut:   cut-point
  DFF:   non-constant DFF register
  DFF0:  constant 0 DFF register
  DFF1:  constant 1 DFF register
  DFFX:  constant X DFF register
  DFF0X: constrained 0X DFF register
  DFF1X: constrained 1X DFF register
  LAT:   non-constant latch register
  LAT0:  constant 0 latch register
  LAT1:  constant 1 latch register
  LATX:  constant X latch register
  LAT0X: constrained 0X latch register
  LAT1X: constrained 1X latch register
  LATCG: clock-gating latch register
  TLA:   transparent latch register
  TLA0X: transparent constrained 0X latch register
  TLA1X: transparent constrained 1X latch register
  Loop:  cycle break point
  Port:  primary (top-level) port
  Und:   undriven signal cut-point
  Unk:   unknown signal cut-point]

1
