It is critical to functional operation of an ASIC design to insure:

- the pads have adequate power and ground connections
- the pads are placed properly

ğŸ“Œ ç›®çš„ï¼šeliminate electromigration and current-switching noise related problems.


è®¾ç½® I/O Pad Cell çº¦æŸ
""""""""""""""""""""""""

ä»¥ ICC ä¸ºä¾‹ï¼Œåœ¨ initializing the floorplan ä¹‹å‰ï¼Œé¦–å…ˆä¸º I/O pad cells è®¾ç½®çº¦æŸï¼š

.. code-block:: console
    :linenos:

    $ set_pad_physical_constraints

çº¦æŸå†…å®¹ä¸ºæŒ‡å®š the pad cell ordering, orientation, placement side, offset from die edge, and pad-to-pad spacing for each I/O pad 

.. note::
    ä¸Šè¿°å·¥ä½œå³ä¸ºè®¾ç½®ç®¡è„šçº¦æŸçš„ `tdf` æ–‡ä»¶äº†ï¼Œå®ƒæŒ‡å®šäº†æ¯ä¸ª IO cell åœ¨æ•´ä¸ªèŠ¯ç‰‡ä¸­çš„ä½ç½®å’Œæ’åˆ—é¡ºåº â€”â€” å¯¹äºChip levelçš„è®¾è®¡è€Œè¨€ï¼Œè¯¥æ–‡ä»¶ä¸»è¦ç”¨æ¥å®šä¹‰è®¾è®¡ä¸­æ‰€æœ‰IOä»¥åŠIOCornerçš„ä½ç½®ï¼ˆä¸Šä¸‹å·¦å³çš„æ–¹ä½ä»¥åŠæ’åˆ—é¡ºåºï¼Œä¹Ÿå¯ä»¥å®šä¹‰å…·ä½“çš„åæ ‡ï¼‰

    å¦‚æœæ˜¯ Block Levelçš„è®¾è®¡è€Œè¨€ï¼Œå› ä¸ºè®¾è®¡ä¸­æ²¡æœ‰IO cellï¼Œæ‰€ä»¥å¯ä»¥è¯»å…¥piné¡ºåºå’Œä½ç½®çš„ `tdf` æ–‡ä»¶ â€”â€” å¯¹äºBlock levelçš„è®¾è®¡è€Œè¨€ï¼Œå®ƒç”¨æ¥æŒ‡å®šæ‰€æœ‰pinçš„ä½ç½®å’Œæ‰€ç”¨çš„metalçš„å±‚æ¬¡ã€‚

ä¹‹ååœ¨æ‰§è¡Œ

.. code-block:: console
    :linenos:

    $ initialize_floorplan

åœ¨è¯»å…¥ç®¡è„šçº¦æŸæ–‡ä»¶ï¼ˆ `.tdf` æ–‡ä»¶ï¼‰åï¼Œå¯ä»¥åˆ›å»ºFloorplanå¾—åˆ°èŠ¯ç‰‡å¤§æ¦‚çš„ç‰©ç†å½¢çŠ¶å’Œå°ºå¯¸ï¼Œåœ¨è¿™ä¸€æ­¥æ‰§è¡Œå®Œæ¯•ä¹‹åï¼ŒIO pad cell æˆ–è€… pin å°±ä¼šæŒ‰ç…§å‰é¢çš„çº¦æŸè¿›è¡Œæ‘†æ”¾ã€‚

P.S. The `initialize_floorplan` command places constrained pads first. Any unconstrained pads are placed next, using any available pad location. The tool does not place unconstrained pads between consecutively ordered constrained pads

.. figure:: ./img/pad_placement.png