

================================================================
== Vivado HLS Report for 'lenetSynthMatlab_fixpt'
================================================================
* Date:           Mon Dec 10 15:19:46 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8Bit16Quant
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.360|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2729254|  6861094|  2729254|  6861094|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+-------+-------+-------+-------+---------+
        |                  |       |    Latency    |    Interval   | Pipeline|
        |     Instance     | Module|  min  |  max  |  min  |  max  |   Type  |
        +------------------+-------+-------+-------+-------+-------+---------+
        |grp_c_sum_fu_618  |c_sum  |    781|   2311|    781|   2311|   none  |
        |grp_f_sum_fu_624  |f_sum  |   2161|   6721|   2161|   6721|   none  |
        |grp_g_sum_fu_630  |g_sum  |    241|    881|    241|    881|   none  |
        |grp_d_sum_fu_636  |d_sum  |     91|    283|     91|    283|   none  |
        |grp_sum_fu_642    |sum    |     76|    236|     76|    236|   none  |
        |grp_b_max_fu_648  |b_max  |  15737|  15737|  15737|  15737|   none  |
        |grp_d_max_fu_654  |d_max  |   5021|   5021|   5021|   5021|   none  |
        +------------------+-------+-------+-------+-------+-------+---------+

        * Loop: 
        +-----------------------------+---------+---------+-----------------+-----------+-----------+------+----------+
        |                             |      Latency      |    Iteration    |  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |     Latency     |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+-----------------+-----------+-----------+------+----------+
        |- Loop 1                     |   593052|  1345692|  98842 ~ 224282 |          -|          -|     6|    no    |
        | + Loop 1.1                  |    98840|   224280|   3530 ~ 8010   |          -|          -|    28|    no    |
        |  ++ Loop 1.1.1              |     3528|     8008|    126 ~ 286    |          -|          -|    28|    no    |
        |   +++ Loop 1.1.1.1          |       35|       35|                7|          -|          -|     5|    no    |
        |    ++++ Loop 1.1.1.1.1      |        5|        5|                1|          -|          -|     5|    no    |
        |   +++ Loop 1.1.1.2          |        8|        8|                2|          -|          -|     4|    no    |
        |- Loop 2                     |  1760352|  4515552| 110022 ~ 282222 |          -|          -|    16|    no    |
        | + Loop 2.1                  |   110020|   282220|  11002 ~ 28222  |          -|          -|    10|    no    |
        |  ++ Loop 2.1.1              |    11000|    28220|   1100 ~ 2822   |          -|          -|    10|    no    |
        |   +++ Loop 2.1.1.1          |      210|      210|               42|          -|          -|     5|    no    |
        |    ++++ Loop 2.1.1.1.1      |       40|       40|                8|          -|          -|     5|    no    |
        |     +++++ Loop 2.1.1.1.1.1  |        6|        6|                1|          -|          -|     6|    no    |
        |   +++ Loop 2.1.1.2          |       10|       10|                2|          -|          -|     5|    no    |
        |- Loop 3                     |   344040|   968040|   2867 ~ 8067   |          -|          -|   120|    no    |
        | + Loop 3.1                  |      460|      460|               92|          -|          -|     5|    no    |
        |  ++ Loop 3.1.1              |       90|       90|               18|          -|          -|     5|    no    |
        |   +++ Loop 3.1.1.1          |       16|       16|                1|          -|          -|    16|    no    |
        |- Loop 4                     |    10164|    10164|              121|          -|          -|    84|    no    |
        | + Loop 4.1                  |      119|      119|                1|          -|          -|   120|    no    |
        |- Loop 5                     |      860|      860|               86|          -|          -|    10|    no    |
        | + Loop 5.1                  |       84|       84|                1|          -|          -|    84|    no    |
        |- Loop 6                     |       20|       20|                2|          -|          -|    10|    no    |
        +-----------------------------+---------+---------+-----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1548|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|    2613|   6627|
|Memory           |       26|      -|     326|     30|
|Multiplexer      |        -|      -|       -|    748|
|Register         |        -|      -|     473|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       26|      5|    3412|   8953|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        9|      2|       2|     14|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------+-------+---------+-------+-----+------+
    |     Instance     | Module| BRAM_18K| DSP48E|  FF |  LUT |
    +------------------+-------+---------+-------+-----+------+
    |grp_b_max_fu_648  |b_max  |        0|      0|  127|   249|
    |grp_c_sum_fu_618  |c_sum  |        0|      0|  724|  1775|
    |grp_d_max_fu_654  |d_max  |        0|      0|   69|   215|
    |grp_d_sum_fu_636  |d_sum  |        0|      0|  271|  1005|
    |grp_f_sum_fu_624  |f_sum  |        0|      5|  876|  1579|
    |grp_g_sum_fu_630  |g_sum  |        0|      0|  308|  1045|
    |grp_sum_fu_642    |sum    |        0|      0|  238|   759|
    +------------------+-------+---------+-------+-----+------+
    |Total             |       |        0|      5| 2613|  6627|
    +------------------+-------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |conv1ActivationMap_U    |lenetSynthMatlab_jbC  |        8|    0|   0|  4704|   16|     1|        75264|
    |iv10_U                  |lenetSynthMatlab_kbM  |        8|    0|   0|  4704|   16|     1|        75264|
    |iv11_U                  |lenetSynthMatlab_lbW  |        0|    2|   1|    25|    1|     1|           25|
    |iv12_U                  |lenetSynthMatlab_mb6  |        0|   64|   3|     5|   32|     1|          160|
    |conv2ActivationMap_U    |lenetSynthMatlab_ncg  |        2|    0|   0|  1600|   16|     1|        25600|
    |iv13_U                  |lenetSynthMatlab_ocq  |        2|    0|   0|  1600|   16|     1|        25600|
    |iv14_U                  |lenetSynthMatlab_pcA  |        0|    2|   3|   150|    1|     1|          150|
    |iv15_U                  |lenetSynthMatlab_qcK  |        2|    0|   0|    30|   64|     1|         1920|
    |iv16_U                  |lenetSynthMatlab_rcU  |        0|  128|   6|     6|   64|     1|          384|
    |b_pool2ActivationMap_U  |lenetSynthMatlab_sc4  |        0|    2|   7|   400|    1|     1|          400|
    |iv17_U                  |lenetSynthMatlab_tde  |        2|    0|   0|    80|   64|     1|         5120|
    |iv18_U                  |lenetSynthMatlab_udo  |        2|    0|   0|    16|   64|     1|         1024|
    |c_assign_1_U            |lenetSynthMatlab_vdy  |        0|  128|  10|    10|   64|     1|          640|
    +------------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |Total                   |                      |       26|  326|  30| 13330|  419|    13|       211551|
    +------------------------+----------------------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Y_10_fu_1231_p2           |     +    |      0|  0|  47|          40|          40|
    |Y_8_fu_878_p2             |     +    |      0|  0|  36|          29|          29|
    |c_1_fu_704_p2             |     +    |      0|  0|  15|           5|           1|
    |c_3_fu_995_p2             |     +    |      0|  0|  13|           4|           1|
    |f_1_fu_670_p2             |     +    |      0|  0|  12|           3|           1|
    |f_3_fu_945_p2             |     +    |      0|  0|  15|           5|           1|
    |f_5_fu_1275_p2            |     +    |      0|  0|  15|           7|           1|
    |i0_1_fu_720_p2            |     +    |      0|  0|  12|           3|           1|
    |i0_2_fu_1007_p2           |     +    |      0|  0|  12|           3|           1|
    |i0_fu_1287_p2             |     +    |      0|  0|  12|           3|           1|
    |i1_1_fu_744_p2            |     +    |      0|  0|  12|           3|           1|
    |i1_3_fu_1325_p2           |     +    |      0|  0|  12|           3|           1|
    |i1_5_fu_1049_p2           |     +    |      0|  0|  12|           3|           1|
    |i20_1_cast_fu_884_p2      |     +    |      0|  0|  37|          30|          30|
    |i20_1_fu_872_p2           |     +    |      0|  0|  39|          32|          32|
    |i22_1_cast_fu_1237_p2     |     +    |      0|  0|  48|          41|          41|
    |i22_1_fu_1225_p2          |     +    |      0|  0|  71|          64|          64|
    |i_2_fu_1349_p2            |     +    |      0|  0|  15|           5|           1|
    |i_3_fu_1095_p2            |     +    |      0|  0|  12|           3|           1|
    |i_fu_1463_p2              |     +    |      0|  0|  13|           4|           1|
    |k_1_fu_1392_p2            |     +    |      0|  0|  15|           7|           1|
    |k_2_fu_1421_p2            |     +    |      0|  0|  15|           7|           1|
    |k_fu_801_p2               |     +    |      0|  0|  12|           3|           1|
    |l_1_fu_1404_p2            |     +    |      0|  0|  13|           4|           1|
    |l_fu_1380_p2              |     +    |      0|  0|  15|           7|           1|
    |next_mul_fu_680_p2        |     +    |      0|  0|  20|          13|           8|
    |phitmp_i_fu_1165_p2       |     +    |      0|  0|  12|           1|           3|
    |r_1_fu_692_p2             |     +    |      0|  0|  15|           5|           1|
    |r_3_fu_957_p2             |     +    |      0|  0|  13|           4|           1|
    |tmp1_fu_750_p2            |     +    |      0|  0|  14|           5|           5|
    |tmp2_fu_846_p2            |     +    |      0|  0|  14|          14|          14|
    |tmp3_fu_1101_p2           |     +    |      0|  0|  15|           7|           7|
    |tmp4_fu_983_p2            |     +    |      0|  0|  18|          11|          11|
    |tmp5_fu_1190_p2           |     +    |      0|  0|  15|           8|           8|
    |tmp6_fu_1313_p2           |     +    |      0|  0|  16|           9|           9|
    |tmp7_fu_1355_p2           |     +    |      0|  0|  15|           7|           7|
    |tmp_16_fu_851_p2          |     +    |      0|  0|  14|          14|          14|
    |tmp_18_fu_755_p2          |     +    |      0|  0|  14|           5|           5|
    |tmp_25_fu_1364_p2         |     +    |      0|  0|  16|           9|           9|
    |tmp_29_fu_1199_p2         |     +    |      0|  0|  18|          11|          11|
    |tmp_32_fu_1110_p2         |     +    |      0|  0|  16|           9|           9|
    |tmp_13_fu_1037_p2         |     -    |      0|  0|  16|           9|           9|
    |tmp_15_fu_836_p2          |     -    |      0|  0|  16|           9|           9|
    |tmp_31_fu_1079_p2         |     -    |      0|  0|  15|           7|           7|
    |exitcond10_fu_989_p2      |   icmp   |      0|  0|   9|           4|           4|
    |exitcond11_fu_714_p2      |   icmp   |      0|  0|   9|           3|           3|
    |exitcond12_fu_1001_p2     |   icmp   |      0|  0|   9|           3|           3|
    |exitcond13_fu_1089_p2     |   icmp   |      0|  0|   9|           3|           3|
    |exitcond14_fu_1043_p2     |   icmp   |      0|  0|   9|           3|           3|
    |exitcond15_fu_738_p2      |   icmp   |      0|  0|   9|           3|           3|
    |exitcond1_fu_664_p2       |   icmp   |      0|  0|   9|           3|           3|
    |exitcond1_i1_fu_1398_p2   |   icmp   |      0|  0|   9|           4|           4|
    |exitcond1_i_fu_1374_p2    |   icmp   |      0|  0|  11|           7|           7|
    |exitcond2_fu_939_p2       |   icmp   |      0|  0|  11|           5|           6|
    |exitcond3_fu_1343_p2      |   icmp   |      0|  0|  11|           5|           6|
    |exitcond4_fu_1319_p2      |   icmp   |      0|  0|   9|           3|           3|
    |exitcond5_fu_1281_p2      |   icmp   |      0|  0|   9|           3|           3|
    |exitcond6_fu_1269_p2      |   icmp   |      0|  0|  11|           7|           5|
    |exitcond7_fu_686_p2       |   icmp   |      0|  0|  11|           5|           4|
    |exitcond8_fu_951_p2       |   icmp   |      0|  0|   9|           4|           4|
    |exitcond9_fu_698_p2       |   icmp   |      0|  0|  11|           5|           4|
    |exitcond_fu_1457_p2       |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_i2_fu_1154_p2    |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_i4_fu_1386_p2    |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_i6_fu_1415_p2    |   icmp   |      0|  0|  11|           7|           7|
    |exitcond_i_fu_795_p2      |   icmp   |      0|  0|   9|           3|           4|
    |Y_3_fu_898_p2             |    or    |      0|  0|  32|          32|          31|
    |Y_4_fu_1136_p2            |    or    |      0|  0|  64|          64|          42|
    |Y_9_fu_1251_p2            |    or    |      0|  0|  64|          64|          42|
    |Y_fu_777_p2               |    or    |      0|  0|  32|          32|          31|
    |tmp_259_i_fu_1439_p2      |    or    |      0|  0|  64|          64|          40|
    |Y_11_fu_1261_p3           |  select  |      0|  0|  64|           1|          64|
    |Y_2_fu_787_p3             |  select  |      0|  0|  32|           1|          32|
    |Y_5_fu_908_p3             |  select  |      0|  0|  32|           1|          32|
    |Y_7_fu_1146_p3            |  select  |      0|  0|  64|           1|          64|
    |storemerge_i1_fu_1449_p3  |  select  |      0|  0|  64|           1|          64|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|1548|         830|         935|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |Y_1_i1_reg_497                 |    9|          2|   64|        128|
    |Y_1_i_reg_398                  |    9|          2|   32|         64|
    |ap_NS_fsm                      |  181|         41|    1|         41|
    |b_pool2ActivationMap_address0  |   15|          3|    9|         27|
    |b_pool2ActivationMap_ce0       |   15|          3|    1|          3|
    |c_2_reg_441                    |    9|          2|    4|          8|
    |c_assign_1_address0            |   15|          3|    4|         12|
    |c_reg_364                      |    9|          2|    5|         10|
    |conv1ActivationMap_address0    |   15|          3|   13|         39|
    |conv1ActivationMap_ce0         |   15|          3|    1|          3|
    |conv2ActivationMap_address0    |   15|          3|   11|         33|
    |conv2ActivationMap_ce0         |   15|          3|    1|          3|
    |f_2_reg_419                    |    9|          2|    5|         10|
    |f_4_reg_507                    |    9|          2|    7|         14|
    |f_reg_331                      |    9|          2|    3|          6|
    |i0_3_reg_453                   |    9|          2|    3|          6|
    |i0_6_reg_518                   |    9|          2|    3|          6|
    |i1_2_reg_464                   |    9|          2|    3|          6|
    |i1_4_reg_529                   |    9|          2|    3|          6|
    |i1_reg_387                     |    9|          2|    3|          6|
    |i26_reg_584                    |    9|          2|   64|        128|
    |i3_reg_376                     |    9|          2|    3|          6|
    |i9_reg_475                     |    9|          2|    3|          6|
    |i_1_reg_540                    |    9|          2|    5|         10|
    |i_4_reg_607                    |    9|          2|    4|          8|
    |iv11_address0                  |   15|          3|    5|         15|
    |iv11_ce0                       |   15|          3|    1|          3|
    |iv12_address0                  |   21|          4|    3|         12|
    |iv12_ce0                       |   15|          3|    1|          3|
    |iv12_we0                       |    9|          2|    1|          2|
    |iv14_address0                  |   15|          3|    8|         24|
    |iv14_ce0                       |   15|          3|    1|          3|
    |iv15_address0                  |   15|          3|    5|         15|
    |iv15_ce0                       |   15|          3|    1|          3|
    |iv15_we0                       |    9|          2|    1|          2|
    |iv16_address0                  |   21|          4|    3|         12|
    |iv16_ce0                       |   15|          3|    1|          3|
    |iv16_we0                       |    9|          2|    1|          2|
    |iv17_address0                  |   15|          3|    7|         21|
    |iv17_ce0                       |   15|          3|    1|          3|
    |iv17_we0                       |    9|          2|    1|          2|
    |ix_reg_486                     |    9|          2|    3|          6|
    |k_i1_reg_562                   |    9|          2|    7|         14|
    |k_i2_reg_596                   |    9|          2|    7|         14|
    |k_i_reg_408                    |    9|          2|    3|          6|
    |l_i1_reg_573                   |    9|          2|    4|          8|
    |l_i_reg_551                    |    9|          2|    7|         14|
    |phi_mul_reg_353                |    9|          2|   13|         26|
    |r_2_reg_430                    |    9|          2|    4|          8|
    |r_reg_342                      |    9|          2|    5|         10|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  748|        160|  349|        820|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |Y_1_i1_reg_497                 |  64|   0|   64|          0|
    |Y_1_i_reg_398                  |  32|   0|   32|          0|
    |ap_CS_fsm                      |  40|   0|   40|          0|
    |c_1_reg_1524                   |   5|   0|    5|          0|
    |c_2_reg_441                    |   4|   0|    4|          0|
    |c_3_reg_1617                   |   4|   0|    4|          0|
    |c_assign_1_addr_reg_1745       |   4|   0|    4|          0|
    |c_reg_364                      |   5|   0|    5|          0|
    |f_1_reg_1498                   |   3|   0|    3|          0|
    |f_2_cast_reg_1588              |   5|   0|    8|          3|
    |f_2_reg_419                    |   5|   0|    5|          0|
    |f_3_reg_1596                   |   5|   0|    5|          0|
    |f_4_reg_507                    |   7|   0|    7|          0|
    |f_5_reg_1682                   |   7|   0|    7|          0|
    |f_cast_reg_1490                |   3|   0|   14|         11|
    |f_reg_331                      |   3|   0|    3|          0|
    |grp_b_max_fu_648_ap_start_reg  |   1|   0|    1|          0|
    |grp_c_sum_fu_618_ap_start_reg  |   1|   0|    1|          0|
    |grp_d_max_fu_654_ap_start_reg  |   1|   0|    1|          0|
    |grp_d_sum_fu_636_ap_start_reg  |   1|   0|    1|          0|
    |grp_f_sum_fu_624_ap_start_reg  |   1|   0|    1|          0|
    |grp_g_sum_fu_630_ap_start_reg  |   1|   0|    1|          0|
    |grp_sum_fu_642_ap_start_reg    |   1|   0|    1|          0|
    |i0_1_reg_1537                  |   3|   0|    3|          0|
    |i0_2_reg_1625                  |   3|   0|    3|          0|
    |i0_3_reg_453                   |   3|   0|    3|          0|
    |i0_6_reg_518                   |   3|   0|    3|          0|
    |i0_reg_1690                    |   3|   0|    3|          0|
    |i1_2_reg_464                   |   3|   0|    3|          0|
    |i1_3_reg_1703                  |   3|   0|    3|          0|
    |i1_4_reg_529                   |   3|   0|    3|          0|
    |i1_5_reg_1638                  |   3|   0|    3|          0|
    |i1_reg_387                     |   3|   0|    3|          0|
    |i26_reg_584                    |  64|   0|   64|          0|
    |i3_cast_reg_1529               |   3|   0|    5|          2|
    |i3_reg_376                     |   3|   0|    3|          0|
    |i9_reg_475                     |   3|   0|    3|          0|
    |i_1_reg_540                    |   5|   0|    5|          0|
    |i_4_reg_607                    |   4|   0|    4|          0|
    |i_reg_1766                     |   4|   0|    4|          0|
    |ix_reg_486                     |   3|   0|    3|          0|
    |k_i1_reg_562                   |   7|   0|    7|          0|
    |k_i2_reg_596                   |   7|   0|    7|          0|
    |k_i_reg_408                    |   3|   0|    3|          0|
    |k_reg_1563                     |   3|   0|    3|          0|
    |l_1_reg_1740                   |   4|   0|    4|          0|
    |l_i1_reg_573                   |   4|   0|    4|          0|
    |l_i_reg_551                    |   7|   0|    7|          0|
    |l_reg_1724                     |   7|   0|    7|          0|
    |next_mul_reg_1508              |  13|   0|   13|          0|
    |p_shl6_reg_1542                |   3|   0|    5|          2|
    |phi_mul_cast_reg_1503          |  13|   0|   14|          1|
    |phi_mul_reg_353                |  13|   0|   13|          0|
    |phitmp_i_reg_1669              |   3|   0|    3|          0|
    |r_1_reg_1516                   |   5|   0|    5|          0|
    |r_2_reg_430                    |   4|   0|    4|          0|
    |r_3_reg_1604                   |   4|   0|    4|          0|
    |r_reg_342                      |   5|   0|    5|          0|
    |tmp4_reg_1609                  |   6|   0|   11|          5|
    |tmp6_reg_1695                  |   5|   0|    9|          4|
    |tmp_13_reg_1630                |   8|   0|    9|          1|
    |tmp_16_reg_1573                |  14|   0|   14|          0|
    |tmp_20_reg_1771                |   4|   0|   64|         60|
    |tmp_31_reg_1643                |   6|   0|    7|          1|
    |tmp_s_reg_1708                 |   3|   0|    7|          4|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 473|   0|  567|         94|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------+-----+-----+------------+------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | lenetSynthMatlab_fixpt | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | lenetSynthMatlab_fixpt | return value |
|ap_start            |  in |    1| ap_ctrl_hs | lenetSynthMatlab_fixpt | return value |
|ap_done             | out |    1| ap_ctrl_hs | lenetSynthMatlab_fixpt | return value |
|ap_idle             | out |    1| ap_ctrl_hs | lenetSynthMatlab_fixpt | return value |
|ap_ready            | out |    1| ap_ctrl_hs | lenetSynthMatlab_fixpt | return value |
|inputImg_address0   | out |   10|  ap_memory |        inputImg        |     array    |
|inputImg_ce0        | out |    1|  ap_memory |        inputImg        |     array    |
|inputImg_we0        | out |    1|  ap_memory |        inputImg        |     array    |
|inputImg_d0         | out |    8|  ap_memory |        inputImg        |     array    |
|inputImg_q0         |  in |    8|  ap_memory |        inputImg        |     array    |
|inputImg_address1   | out |   10|  ap_memory |        inputImg        |     array    |
|inputImg_ce1        | out |    1|  ap_memory |        inputImg        |     array    |
|inputImg_we1        | out |    1|  ap_memory |        inputImg        |     array    |
|inputImg_d1         | out |    8|  ap_memory |        inputImg        |     array    |
|inputImg_q1         |  in |    8|  ap_memory |        inputImg        |     array    |
|netScores_address0  | out |    4|  ap_memory |        netScores       |     array    |
|netScores_ce0       | out |    1|  ap_memory |        netScores       |     array    |
|netScores_we0       | out |    1|  ap_memory |        netScores       |     array    |
|netScores_d0        | out |   16|  ap_memory |        netScores       |     array    |
+--------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	13  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond7)
	2  / (exitcond7)
4 --> 
	5  / (!exitcond9)
	3  / (exitcond9)
5 --> 
	7  / (exitcond11)
	6  / (!exitcond11)
6 --> 
	6  / (!exitcond15)
	5  / (exitcond15)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / (!exitcond_i)
	12  / (exitcond_i)
11 --> 
	10  / true
12 --> 
	4  / true
13 --> 
	14  / true
14 --> 
	27  / (exitcond2)
	15  / (!exitcond2)
15 --> 
	16  / (!exitcond8)
	14  / (exitcond8)
16 --> 
	17  / (!exitcond10)
	15  / (exitcond10)
17 --> 
	20  / (exitcond12)
	18  / (!exitcond12)
18 --> 
	19  / (!exitcond14)
	17  / (exitcond14)
19 --> 
	19  / (!exitcond13)
	18  / (exitcond13)
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / (!exitcond_i2)
	16  / (exitcond_i2)
26 --> 
	25  / true
27 --> 
	28  / true
28 --> 
	29  / (!exitcond6)
	35  / (exitcond6)
29 --> 
	32  / (exitcond5)
	30  / (!exitcond5)
30 --> 
	31  / (!exitcond4)
	29  / (exitcond4)
31 --> 
	31  / (!exitcond3)
	30  / (exitcond3)
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	28  / true
35 --> 
	36  / (!exitcond1_i)
	37  / (exitcond1_i)
36 --> 
	36  / (!exitcond_i4)
	35  / (exitcond_i4)
37 --> 
	38  / (!exitcond1_i1)
	39  / (exitcond1_i1)
38 --> 
	38  / (!exitcond_i6)
	37  / (exitcond_i6)
39 --> 
	40  / (!exitcond)
40 --> 
	39  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %inputImg) nounwind, !map !112"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i16]* %netScores) nounwind, !map !118"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @lenetSynthMatlab_fix) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%conv1ActivationMap = alloca [4704 x i16], align 16" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:33]   --->   Operation 44 'alloca' 'conv1ActivationMap' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%iv10 = alloca [4704 x i16], align 16"   --->   Operation 45 'alloca' 'iv10' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 46 [1/1] (2.15ns)   --->   "%iv11 = alloca [25 x i1], align 1" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:41]   --->   Operation 46 'alloca' 'iv11' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 47 [1/1] (2.15ns)   --->   "%iv12 = alloca [5 x i32], align 16" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:42]   --->   Operation 47 'alloca' 'iv12' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%conv2ActivationMap = alloca [1600 x i16], align 16" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:49]   --->   Operation 48 'alloca' 'conv2ActivationMap' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%iv13 = alloca [1600 x i16], align 16"   --->   Operation 49 'alloca' 'iv13' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 50 [1/1] (2.28ns)   --->   "%iv14 = alloca [150 x i1], align 1" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:60]   --->   Operation 50 'alloca' 'iv14' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 51 [1/1] (3.25ns)   --->   "%iv15 = alloca [30 x i64], align 16" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:61]   --->   Operation 51 'alloca' 'iv15' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 52 [1/1] (2.15ns)   --->   "%iv16 = alloca [6 x i64], align 16" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:62]   --->   Operation 52 'alloca' 'iv16' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 53 [1/1] (2.43ns)   --->   "%b_pool2ActivationMap = alloca [400 x i1], align 1" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:65]   --->   Operation 53 'alloca' 'b_pool2ActivationMap' <Predicate = true> <Delay = 2.43> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 54 [1/1] (3.25ns)   --->   "%iv17 = alloca [80 x i64], align 16" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:66]   --->   Operation 54 'alloca' 'iv17' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 55 [1/1] (3.25ns)   --->   "%iv18 = alloca [16 x i64], align 16"   --->   Operation 55 'alloca' 'iv18' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 56 [1/1] (2.15ns)   --->   "%c_assign_1 = alloca [10 x i64], align 16"   --->   Operation 56 'alloca' 'c_assign_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%iv12_addr = getelementptr [5 x i32]* %iv12, i64 0, i64 0"   --->   Operation 57 'getelementptr' 'iv12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.66ns)   --->   "br label %.loopexit" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:107]   --->   Operation 58 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 1.68>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%f = phi i3 [ 0, %0 ], [ %f_1, %.loopexit.loopexit ]"   --->   Operation 59 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%f_cast = zext i3 %f to i14" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:107]   --->   Operation 60 'zext' 'f_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.18ns)   --->   "%exitcond1 = icmp eq i3 %f, -2" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:107]   --->   Operation 61 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 62 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.68ns)   --->   "%f_1 = add i3 %f, 1" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:107]   --->   Operation 63 'add' 'f_1' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader137.preheader, label %.preheader46.preheader" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:107]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.66ns)   --->   "br label %.preheader46"   --->   Operation 65 'br' <Predicate = (!exitcond1)> <Delay = 1.66>
ST_2 : Operation 66 [2/2] (0.00ns)   --->   "call fastcc void @b_max([4704 x i16]* %conv1ActivationMap, [4704 x i16]* %iv10) nounwind" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:157]   --->   Operation 66 'call' <Predicate = (exitcond1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.13>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%r = phi i5 [ %r_1, %.preheader46.loopexit ], [ 0, %.preheader46.preheader ]"   --->   Operation 67 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 [ %next_mul, %.preheader46.loopexit ], [ 0, %.preheader46.preheader ]"   --->   Operation 68 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%phi_mul_cast = zext i13 %phi_mul to i14"   --->   Operation 69 'zext' 'phi_mul_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (2.13ns)   --->   "%next_mul = add i13 %phi_mul, 168"   --->   Operation 70 'add' 'next_mul' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.44ns)   --->   "%exitcond7 = icmp eq i5 %r, -4" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:111]   --->   Operation 71 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 72 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.86ns)   --->   "%r_1 = add i5 %r, 1" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:111]   --->   Operation 73 'add' 'r_1' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.loopexit.loopexit, label %.preheader45.preheader" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:111]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.66ns)   --->   "br label %.preheader45" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:113]   --->   Operation 75 'br' <Predicate = (!exitcond7)> <Delay = 1.66>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 76 'br' <Predicate = (exitcond7)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.86>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%c = phi i5 [ %c_1, %b_sum.exit ], [ 0, %.preheader45.preheader ]"   --->   Operation 77 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.44ns)   --->   "%exitcond9 = icmp eq i5 %c, -4" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:113]   --->   Operation 78 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 79 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.86ns)   --->   "%c_1 = add i5 %c, 1" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:113]   --->   Operation 80 'add' 'c_1' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.preheader46.loopexit, label %.preheader44.preheader" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:113]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.66ns)   --->   "br label %.preheader44" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:116]   --->   Operation 82 'br' <Predicate = (!exitcond9)> <Delay = 1.66>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "br label %.preheader46"   --->   Operation 83 'br' <Predicate = (exitcond9)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.68>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%i3 = phi i3 [ %i0_1, %.preheader44.loopexit ], [ 0, %.preheader44.preheader ]"   --->   Operation 84 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%i3_cast = zext i3 %i3 to i5" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:116]   --->   Operation 85 'zext' 'i3_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (1.18ns)   --->   "%exitcond11 = icmp eq i3 %i3, -3" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:116]   --->   Operation 86 'icmp' 'exitcond11' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 87 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (1.68ns)   --->   "%i0_1 = add i3 %i3, 1" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:116]   --->   Operation 88 'add' 'i0_1' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %exitcond11, label %2, label %.preheader43.preheader" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:116]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl6 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i3, i2 0)" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:118]   --->   Operation 90 'bitconcatenate' 'p_shl6' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.66ns)   --->   "br label %.preheader43" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:117]   --->   Operation 91 'br' <Predicate = (!exitcond11)> <Delay = 1.66>
ST_5 : Operation 92 [2/2] (0.00ns)   --->   "call fastcc void @sum([25 x i1]* %iv11, [5 x i32]* %iv12) nounwind" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:128]   --->   Operation 92 'call' <Predicate = (exitcond11)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.43>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%i1 = phi i3 [ %i1_1, %1 ], [ 0, %.preheader43.preheader ]"   --->   Operation 93 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%i1_cast = zext i3 %i1 to i5" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:117]   --->   Operation 94 'zext' 'i1_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.18ns)   --->   "%exitcond15 = icmp eq i3 %i1, -3" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:117]   --->   Operation 95 'icmp' 'exitcond15' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 96 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (1.68ns)   --->   "%i1_1 = add i3 %i1, 1" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:117]   --->   Operation 97 'add' 'i1_1' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %exitcond15, label %.preheader44.loopexit, label %1" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:117]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i5 %p_shl6, %i1_cast" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:118]   --->   Operation 99 'add' 'tmp1' <Predicate = (!exitcond15)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.97> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 100 [1/1] (3.27ns) (root node of TernaryAdder)   --->   "%tmp_18 = add i5 %tmp1, %i3_cast" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:118]   --->   Operation 100 'add' 'tmp_18' <Predicate = (!exitcond15)> <Delay = 3.27> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.97> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_19 = zext i5 %tmp_18 to i64" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:118]   --->   Operation 101 'zext' 'tmp_19' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%iv11_addr = getelementptr [25 x i1]* %iv11, i64 0, i64 %tmp_19" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:123]   --->   Operation 102 'getelementptr' 'iv11_addr' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (2.15ns)   --->   "store i1 false, i1* %iv11_addr, align 1" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:123]   --->   Operation 103 'store' <Predicate = (!exitcond15)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "br label %.preheader43" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:117]   --->   Operation 104 'br' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "br label %.preheader44"   --->   Operation 105 'br' <Predicate = (exitcond15)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 106 [1/2] (0.00ns)   --->   "call fastcc void @sum([25 x i1]* %iv11, [5 x i32]* %iv12) nounwind" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:128]   --->   Operation 106 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 2.15>
ST_8 : Operation 107 [2/2] (2.15ns)   --->   "%i20 = load i32* %iv12_addr, align 16" [../Desktop/quantTest/sum.c:26->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 107 'load' 'i20' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 9 <SV = 7> <Delay = 2.94>
ST_9 : Operation 108 [1/2] (2.15ns)   --->   "%i20 = load i32* %iv12_addr, align 16" [../Desktop/quantTest/sum.c:26->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 108 'load' 'i20' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node Y_2)   --->   "%Y_1 = trunc i32 %i20 to i29" [../Desktop/quantTest/sum.c:26->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 109 'trunc' 'Y_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node Y_2)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i20, i32 29)" [../Desktop/quantTest/sum.c:27->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 110 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node Y_2)   --->   "%Y = or i32 %i20, -536870912" [../Desktop/quantTest/sum.c:28->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 111 'or' 'Y' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node Y_2)   --->   "%Y_1_cast = zext i29 %Y_1 to i32" [../Desktop/quantTest/sum.c:30->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 112 'zext' 'Y_1_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.79ns) (out node of the LUT)   --->   "%Y_2 = select i1 %tmp_21, i32 %Y, i32 %Y_1_cast" [../Desktop/quantTest/sum.c:27->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 113 'select' 'Y_2' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (1.66ns)   --->   "br label %3" [../Desktop/quantTest/sum.c:33->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 114 'br' <Predicate = true> <Delay = 1.66>

State 10 <SV = 8> <Delay = 6.06>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%Y_1_i = phi i32 [ %Y_2, %2 ], [ %Y_5, %4 ]"   --->   Operation 115 'phi' 'Y_1_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%k_i = phi i3 [ 0, %2 ], [ %k, %4 ]"   --->   Operation 116 'phi' 'k_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (1.18ns)   --->   "%exitcond_i = icmp eq i3 %k_i, -4" [../Desktop/quantTest/sum.c:33->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 117 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 118 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (1.68ns)   --->   "%k = add i3 %k_i, 1" [../Desktop/quantTest/sum.c:34->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 119 'add' 'k' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %b_sum.exit, label %4" [../Desktop/quantTest/sum.c:33->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_247_i = zext i3 %k to i64" [../Desktop/quantTest/sum.c:34->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 121 'zext' 'tmp_247_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%iv12_addr_1 = getelementptr [5 x i32]* %iv12, i64 0, i64 %tmp_247_i" [../Desktop/quantTest/sum.c:34->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 122 'getelementptr' 'iv12_addr_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_10 : Operation 123 [2/2] (2.15ns)   --->   "%iv12_load = load i32* %iv12_addr_1, align 4" [../Desktop/quantTest/sum.c:34->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 123 'load' 'iv12_load' <Predicate = (!exitcond_i)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %c, i3 0)" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:150]   --->   Operation 124 'bitconcatenate' 'p_shl' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %p_shl to i9" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:150]   --->   Operation 125 'zext' 'p_shl_cast' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%p_shl1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %c, i1 false)" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:150]   --->   Operation 126 'bitconcatenate' 'p_shl1' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %p_shl1 to i9" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:150]   --->   Operation 127 'zext' 'p_shl1_cast' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (2.11ns)   --->   "%tmp_15 = sub i9 %p_shl_cast, %p_shl1_cast" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:150]   --->   Operation 128 'sub' 'tmp_15' <Predicate = (exitcond_i)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_31_cast = sext i9 %tmp_15 to i14" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:150]   --->   Operation 129 'sext' 'tmp_31_cast' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i14 %tmp_31_cast, %phi_mul_cast" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:150]   --->   Operation 130 'add' 'tmp2' <Predicate = (exitcond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.97> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 131 [1/1] (3.94ns) (root node of TernaryAdder)   --->   "%tmp_16 = add i14 %f_cast, %tmp2" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:150]   --->   Operation 131 'add' 'tmp_16' <Predicate = (exitcond_i)> <Delay = 3.94> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.97> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 9> <Delay = 5.65>
ST_11 : Operation 132 [1/2] (2.15ns)   --->   "%iv12_load = load i32* %iv12_addr_1, align 4" [../Desktop/quantTest/sum.c:34->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 132 'load' 'iv12_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %Y_1_i to i30" [../Desktop/quantTest/sum.c:27->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 133 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i32 %iv12_load to i30" [../Desktop/quantTest/sum.c:34->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 134 'trunc' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i32 %Y_1_i to i29" [../Desktop/quantTest/sum.c:27->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 135 'trunc' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i32 %iv12_load to i29" [../Desktop/quantTest/sum.c:34->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 136 'trunc' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (2.70ns)   --->   "%i20_1 = add nsw i32 %Y_1_i, %iv12_load" [../Desktop/quantTest/sum.c:34->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 137 'add' 'i20_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (2.59ns)   --->   "%Y_8 = add i29 %tmp_35, %tmp_34" [../Desktop/quantTest/sum.c:34->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 138 'add' 'Y_8' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (2.63ns)   --->   "%i20_1_cast = add i30 %tmp_23, %tmp" [../Desktop/quantTest/sum.c:34->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 139 'add' 'i20_1_cast' <Predicate = true> <Delay = 2.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node Y_5)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %i20_1_cast, i32 29)" [../Desktop/quantTest/sum.c:35->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 140 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node Y_5)   --->   "%Y_3 = or i32 %i20_1, -536870912" [../Desktop/quantTest/sum.c:36->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 141 'or' 'Y_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node Y_5)   --->   "%Y_4_cast = zext i29 %Y_8 to i32" [../Desktop/quantTest/sum.c:38->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 142 'zext' 'Y_4_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.79ns) (out node of the LUT)   --->   "%Y_5 = select i1 %tmp_36, i32 %Y_3, i32 %Y_4_cast" [../Desktop/quantTest/sum.c:35->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 143 'select' 'Y_5' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "br label %3" [../Desktop/quantTest/sum.c:33->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 9> <Delay = 3.25>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_14 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %Y_1_i, i32 11, i32 26)" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:150]   --->   Operation 145 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_32_cast = sext i14 %tmp_16 to i32" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:150]   --->   Operation 146 'sext' 'tmp_32_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_17 = zext i32 %tmp_32_cast to i64" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:150]   --->   Operation 147 'zext' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%conv1ActivationMap_a = getelementptr inbounds [4704 x i16]* %conv1ActivationMap, i64 0, i64 %tmp_17" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:150]   --->   Operation 148 'getelementptr' 'conv1ActivationMap_a' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (3.25ns)   --->   "store i16 %tmp_14, i16* %conv1ActivationMap_a, align 2" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:150]   --->   Operation 149 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "br label %.preheader45" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:113]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 2> <Delay = 1.66>
ST_13 : Operation 151 [1/2] (0.00ns)   --->   "call fastcc void @b_max([4704 x i16]* %conv1ActivationMap, [4704 x i16]* %iv10) nounwind" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:157]   --->   Operation 151 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%iv16_addr = getelementptr [6 x i64]* %iv16, i64 0, i64 0"   --->   Operation 152 'getelementptr' 'iv16_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (1.66ns)   --->   "br label %.preheader40" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:211]   --->   Operation 153 'br' <Predicate = true> <Delay = 1.66>

State 14 <SV = 3> <Delay = 1.86>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%f_2 = phi i5 [ 0, %.preheader137.preheader ], [ %f_3, %.preheader40.loopexit ]"   --->   Operation 154 'phi' 'f_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%f_2_cast = zext i5 %f_2 to i8" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:211]   --->   Operation 155 'zext' 'f_2_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (1.44ns)   --->   "%exitcond2 = icmp eq i5 %f_2, -16" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:211]   --->   Operation 156 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 157 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (1.86ns)   --->   "%f_3 = add i5 %f_2, 1" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:211]   --->   Operation 158 'add' 'f_3' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader51.preheader, label %.preheader39.preheader" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:211]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (1.66ns)   --->   "br label %.preheader39" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:215]   --->   Operation 160 'br' <Predicate = (!exitcond2)> <Delay = 1.66>
ST_14 : Operation 161 [2/2] (0.00ns)   --->   "call fastcc void @d_max([1600 x i16]* %conv2ActivationMap, [1600 x i16]* %iv13) nounwind" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:261]   --->   Operation 161 'call' <Predicate = (exitcond2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 4> <Delay = 2.12>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%r_2 = phi i4 [ %r_3, %.preheader39.loopexit ], [ 0, %.preheader39.preheader ]"   --->   Operation 162 'phi' 'r_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (1.44ns)   --->   "%exitcond8 = icmp eq i4 %r_2, -6" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:215]   --->   Operation 163 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 164 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (1.77ns)   --->   "%r_3 = add i4 %r_2, 1" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:215]   --->   Operation 165 'add' 'r_3' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader40.loopexit, label %.preheader38.preheader" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:215]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%p_shl2 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %r_2, i7 0)" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:254]   --->   Operation 167 'bitconcatenate' 'p_shl2' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%p_shl3 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %r_2, i5 0)" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:254]   --->   Operation 168 'bitconcatenate' 'p_shl3' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i9 %p_shl3 to i11" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:254]   --->   Operation 169 'zext' 'p_shl3_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (2.12ns)   --->   "%tmp4 = add i11 %p_shl3_cast, %p_shl2" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:254]   --->   Operation 170 'add' 'tmp4' <Predicate = (!exitcond8)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (1.66ns)   --->   "br label %.preheader38" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:217]   --->   Operation 171 'br' <Predicate = (!exitcond8)> <Delay = 1.66>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "br label %.preheader40"   --->   Operation 172 'br' <Predicate = (exitcond8)> <Delay = 0.00>

State 16 <SV = 5> <Delay = 1.77>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%c_2 = phi i4 [ %c_3, %e_sum.exit ], [ 0, %.preheader38.preheader ]"   --->   Operation 173 'phi' 'c_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (1.44ns)   --->   "%exitcond10 = icmp eq i4 %c_2, -6" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:217]   --->   Operation 174 'icmp' 'exitcond10' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 175 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (1.77ns)   --->   "%c_3 = add i4 %c_2, 1" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:217]   --->   Operation 176 'add' 'c_3' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "br i1 %exitcond10, label %.preheader39.loopexit, label %.preheader37.preheader" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:217]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (1.66ns)   --->   "br label %.preheader37" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:220]   --->   Operation 178 'br' <Predicate = (!exitcond10)> <Delay = 1.66>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "br label %.preheader39"   --->   Operation 179 'br' <Predicate = (exitcond10)> <Delay = 0.00>

State 17 <SV = 6> <Delay = 2.11>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%i0_3 = phi i3 [ %i0_2, %.preheader37.loopexit ], [ 0, %.preheader37.preheader ]"   --->   Operation 180 'phi' 'i0_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 181 [1/1] (1.18ns)   --->   "%exitcond12 = icmp eq i3 %i0_3, -3" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:220]   --->   Operation 181 'icmp' 'exitcond12' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 182 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (1.68ns)   --->   "%i0_2 = add i3 %i0_3, 1" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:220]   --->   Operation 183 'add' 'i0_2' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "br i1 %exitcond12, label %6, label %.preheader36.preheader" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:220]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%p_shl9 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %i0_3, i5 0)" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:223]   --->   Operation 185 'bitconcatenate' 'p_shl9' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i8 %p_shl9 to i9" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:223]   --->   Operation 186 'zext' 'p_shl9_cast' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%p_shl4 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i0_3, i1 false)" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:223]   --->   Operation 187 'bitconcatenate' 'p_shl4' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i4 %p_shl4 to i9" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:223]   --->   Operation 188 'zext' 'p_shl4_cast' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_17 : Operation 189 [1/1] (2.11ns)   --->   "%tmp_13 = sub i9 %p_shl9_cast, %p_shl4_cast" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:223]   --->   Operation 189 'sub' 'tmp_13' <Predicate = (!exitcond12)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 190 [1/1] (1.66ns)   --->   "br label %.preheader36" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:221]   --->   Operation 190 'br' <Predicate = (!exitcond12)> <Delay = 1.66>
ST_17 : Operation 191 [2/2] (0.00ns)   --->   "call fastcc void @c_sum([150 x i1]* %iv14, [30 x i64]* %iv15) nounwind" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:231]   --->   Operation 191 'call' <Predicate = (exitcond12)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 7> <Delay = 1.94>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%i1_2 = phi i3 [ 0, %.preheader36.preheader ], [ %i1_5, %.preheader36.loopexit ]"   --->   Operation 192 'phi' 'i1_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 193 [1/1] (1.18ns)   --->   "%exitcond14 = icmp eq i3 %i1_2, -3" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:221]   --->   Operation 193 'icmp' 'exitcond14' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 194 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 195 [1/1] (1.68ns)   --->   "%i1_5 = add i3 %i1_2, 1" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:221]   --->   Operation 195 'add' 'i1_5' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %exitcond14, label %.preheader37.loopexit, label %.preheader35.preheader" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:221]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 197 [1/1] (0.00ns)   --->   "%p_shl8 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i1_2, i3 0)" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:223]   --->   Operation 197 'bitconcatenate' 'p_shl8' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i6 %p_shl8 to i7" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:223]   --->   Operation 198 'zext' 'p_shl8_cast' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (0.00ns)   --->   "%p_shl10 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i1_2, i1 false)" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:223]   --->   Operation 199 'bitconcatenate' 'p_shl10' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%p_shl10_cast = zext i4 %p_shl10 to i7" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:223]   --->   Operation 200 'zext' 'p_shl10_cast' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_18 : Operation 201 [1/1] (1.94ns)   --->   "%tmp_31 = sub i7 %p_shl8_cast, %p_shl10_cast" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:223]   --->   Operation 201 'sub' 'tmp_31' <Predicate = (!exitcond14)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 202 [1/1] (1.66ns)   --->   "br label %.preheader35" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:222]   --->   Operation 202 'br' <Predicate = (!exitcond14)> <Delay = 1.66>
ST_18 : Operation 203 [1/1] (0.00ns)   --->   "br label %.preheader37"   --->   Operation 203 'br' <Predicate = (exitcond14)> <Delay = 0.00>

State 19 <SV = 8> <Delay = 6.43>
ST_19 : Operation 204 [1/1] (0.00ns)   --->   "%i9 = phi i3 [ %i_3, %5 ], [ 0, %.preheader35.preheader ]"   --->   Operation 204 'phi' 'i9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "%i9_cast = zext i3 %i9 to i7" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:222]   --->   Operation 205 'zext' 'i9_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 206 [1/1] (1.18ns)   --->   "%exitcond13 = icmp eq i3 %i9, -2" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:222]   --->   Operation 206 'icmp' 'exitcond13' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 207 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 207 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 208 [1/1] (1.68ns)   --->   "%i_3 = add i3 %i9, 1" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:222]   --->   Operation 208 'add' 'i_3' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "br i1 %exitcond13, label %.preheader36.loopexit, label %5" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:222]   --->   Operation 209 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 210 [1/1] (2.03ns)   --->   "%tmp3 = add i7 %tmp_31, %i9_cast" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:223]   --->   Operation 210 'add' 'tmp3' <Predicate = (!exitcond13)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i7 %tmp3 to i9" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:223]   --->   Operation 211 'sext' 'tmp3_cast' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_19 : Operation 212 [1/1] (2.11ns)   --->   "%tmp_32 = add i9 %tmp3_cast, %tmp_13" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:223]   --->   Operation 212 'add' 'tmp_32' <Predicate = (!exitcond13)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_58_cast = sext i9 %tmp_32 to i32" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:223]   --->   Operation 213 'sext' 'tmp_58_cast' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_33 = zext i32 %tmp_58_cast to i64" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:223]   --->   Operation 214 'zext' 'tmp_33' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_19 : Operation 215 [1/1] (0.00ns)   --->   "%iv14_addr = getelementptr [150 x i1]* %iv14, i64 0, i64 %tmp_33" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:225]   --->   Operation 215 'getelementptr' 'iv14_addr' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_19 : Operation 216 [1/1] (2.28ns)   --->   "store i1 false, i1* %iv14_addr, align 1" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:225]   --->   Operation 216 'store' <Predicate = (!exitcond13)> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_19 : Operation 217 [1/1] (0.00ns)   --->   "br label %.preheader35" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:222]   --->   Operation 217 'br' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_19 : Operation 218 [1/1] (0.00ns)   --->   "br label %.preheader36"   --->   Operation 218 'br' <Predicate = (exitcond13)> <Delay = 0.00>

State 20 <SV = 7> <Delay = 0.00>
ST_20 : Operation 219 [1/2] (0.00ns)   --->   "call fastcc void @c_sum([150 x i1]* %iv14, [30 x i64]* %iv15) nounwind" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:231]   --->   Operation 219 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 8> <Delay = 0.00>
ST_21 : Operation 220 [2/2] (0.00ns)   --->   "call fastcc void @d_sum([30 x i64]* %iv15, [6 x i64]* %iv16) nounwind" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:232]   --->   Operation 220 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 9> <Delay = 0.00>
ST_22 : Operation 221 [1/2] (0.00ns)   --->   "call fastcc void @d_sum([30 x i64]* %iv15, [6 x i64]* %iv16) nounwind" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:232]   --->   Operation 221 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 10> <Delay = 2.15>
ST_23 : Operation 222 [2/2] (2.15ns)   --->   "%i22 = load i64* %iv16_addr, align 16" [../Desktop/quantTest/sum.c:194->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 222 'load' 'i22' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 24 <SV = 11> <Delay = 3.13>
ST_24 : Operation 223 [1/2] (2.15ns)   --->   "%i22 = load i64* %iv16_addr, align 16" [../Desktop/quantTest/sum.c:194->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 223 'load' 'i22' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_24 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node Y_7)   --->   "%Y_6 = trunc i64 %i22 to i40" [../Desktop/quantTest/sum.c:194->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 224 'trunc' 'Y_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node Y_7)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %i22, i32 40)" [../Desktop/quantTest/sum.c:195->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 225 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node Y_7)   --->   "%Y_4 = or i64 %i22, -1099511627776" [../Desktop/quantTest/sum.c:196->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 226 'or' 'Y_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node Y_7)   --->   "%Y_7_cast = zext i40 %Y_6 to i64" [../Desktop/quantTest/sum.c:198->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 227 'zext' 'Y_7_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 228 [1/1] (0.98ns) (out node of the LUT)   --->   "%Y_7 = select i1 %tmp_22, i64 %Y_4, i64 %Y_7_cast" [../Desktop/quantTest/sum.c:195->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 228 'select' 'Y_7' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 229 [1/1] (1.66ns)   --->   "br label %7" [../Desktop/quantTest/sum.c:201->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 229 'br' <Predicate = true> <Delay = 1.66>

State 25 <SV = 12> <Delay = 7.49>
ST_25 : Operation 230 [1/1] (0.00ns)   --->   "%ix = phi i3 [ 1, %6 ], [ %phitmp_i, %8 ]" [../Desktop/quantTest/sum.c:201->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 230 'phi' 'ix' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 231 [1/1] (0.00ns)   --->   "%Y_1_i1 = phi i64 [ %Y_7, %6 ], [ %Y_11, %8 ]"   --->   Operation 231 'phi' 'Y_1_i1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 232 [1/1] (1.18ns)   --->   "%exitcond_i2 = icmp eq i3 %ix, -2" [../Desktop/quantTest/sum.c:201->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 232 'icmp' 'exitcond_i2' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 233 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 233 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 234 [1/1] (0.00ns)   --->   "br i1 %exitcond_i2, label %e_sum.exit, label %8" [../Desktop/quantTest/sum.c:201->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 234 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_189_i = zext i3 %ix to i64" [../Desktop/quantTest/sum.c:203->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 235 'zext' 'tmp_189_i' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_25 : Operation 236 [1/1] (0.00ns)   --->   "%iv16_addr_1 = getelementptr [6 x i64]* %iv16, i64 0, i64 %tmp_189_i" [../Desktop/quantTest/sum.c:203->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 236 'getelementptr' 'iv16_addr_1' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_25 : Operation 237 [2/2] (2.15ns)   --->   "%iv16_load = load i64* %iv16_addr_1, align 8" [../Desktop/quantTest/sum.c:203->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 237 'load' 'iv16_load' <Predicate = (!exitcond_i2)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_25 : Operation 238 [1/1] (1.68ns)   --->   "%phitmp_i = add i3 1, %ix" [../Desktop/quantTest/sum.c:201->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 238 'add' 'phitmp_i' <Predicate = (!exitcond_i2)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_27 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %Y_1_i1, i32 18, i32 33)" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:254]   --->   Operation 239 'partselect' 'tmp_27' <Predicate = (exitcond_i2)> <Delay = 0.00>
ST_25 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %c_2, i4 0)" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:254]   --->   Operation 240 'bitconcatenate' 'tmp_28' <Predicate = (exitcond_i2)> <Delay = 0.00>
ST_25 : Operation 241 [1/1] (2.11ns)   --->   "%tmp5 = add i8 %tmp_28, %f_2_cast" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:254]   --->   Operation 241 'add' 'tmp5' <Predicate = (exitcond_i2)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 242 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i8 %tmp5 to i11" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:254]   --->   Operation 242 'zext' 'tmp5_cast' <Predicate = (exitcond_i2)> <Delay = 0.00>
ST_25 : Operation 243 [1/1] (2.12ns)   --->   "%tmp_29 = add i11 %tmp4, %tmp5_cast" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:254]   --->   Operation 243 'add' 'tmp_29' <Predicate = (exitcond_i2)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_30 = zext i11 %tmp_29 to i64" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:254]   --->   Operation 244 'zext' 'tmp_30' <Predicate = (exitcond_i2)> <Delay = 0.00>
ST_25 : Operation 245 [1/1] (0.00ns)   --->   "%conv2ActivationMap_a = getelementptr inbounds [1600 x i16]* %conv2ActivationMap, i64 0, i64 %tmp_30" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:254]   --->   Operation 245 'getelementptr' 'conv2ActivationMap_a' <Predicate = (exitcond_i2)> <Delay = 0.00>
ST_25 : Operation 246 [1/1] (3.25ns)   --->   "store i16 %tmp_27, i16* %conv2ActivationMap_a, align 2" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:254]   --->   Operation 246 'store' <Predicate = (exitcond_i2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_25 : Operation 247 [1/1] (0.00ns)   --->   "br label %.preheader38" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:217]   --->   Operation 247 'br' <Predicate = (exitcond_i2)> <Delay = 0.00>

State 26 <SV = 13> <Delay = 6.69>
ST_26 : Operation 248 [1/2] (2.15ns)   --->   "%iv16_load = load i64* %iv16_addr_1, align 8" [../Desktop/quantTest/sum.c:203->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 248 'load' 'iv16_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_26 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_42 = trunc i64 %Y_1_i1 to i41" [../Desktop/quantTest/sum.c:195->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 249 'trunc' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_43 = trunc i64 %iv16_load to i41" [../Desktop/quantTest/sum.c:203->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 250 'trunc' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_44 = trunc i64 %Y_1_i1 to i40" [../Desktop/quantTest/sum.c:195->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 251 'trunc' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i64 %iv16_load to i40" [../Desktop/quantTest/sum.c:203->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 252 'trunc' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 253 [1/1] (3.56ns)   --->   "%i22_1 = add nsw i64 %Y_1_i1, %iv16_load" [../Desktop/quantTest/sum.c:203->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 253 'add' 'i22_1' <Predicate = true> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 254 [1/1] (2.88ns)   --->   "%Y_10 = add i40 %tmp_45, %tmp_44" [../Desktop/quantTest/sum.c:203->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 254 'add' 'Y_10' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 255 [1/1] (2.91ns)   --->   "%i22_1_cast = add i41 %tmp_43, %tmp_42" [../Desktop/quantTest/sum.c:203->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 255 'add' 'i22_1_cast' <Predicate = true> <Delay = 2.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node Y_11)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %i22_1_cast, i32 40)" [../Desktop/quantTest/sum.c:204->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 256 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node Y_11)   --->   "%Y_9 = or i64 %i22_1, -1099511627776" [../Desktop/quantTest/sum.c:205->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 257 'or' 'Y_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node Y_11)   --->   "%Y_10_cast = zext i40 %Y_10 to i64" [../Desktop/quantTest/sum.c:207->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 258 'zext' 'Y_10_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 259 [1/1] (0.98ns) (out node of the LUT)   --->   "%Y_11 = select i1 %tmp_46, i64 %Y_9, i64 %Y_10_cast" [../Desktop/quantTest/sum.c:204->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 259 'select' 'Y_11' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 260 [1/1] (0.00ns)   --->   "br label %7" [../Desktop/quantTest/sum.c:201->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233]   --->   Operation 260 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 4> <Delay = 1.66>
ST_27 : Operation 261 [1/2] (0.00ns)   --->   "call fastcc void @d_max([1600 x i16]* %conv2ActivationMap, [1600 x i16]* %iv13) nounwind" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:261]   --->   Operation 261 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 262 [1/1] (1.66ns)   --->   "br label %.preheader32" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:315]   --->   Operation 262 'br' <Predicate = true> <Delay = 1.66>

State 28 <SV = 5> <Delay = 2.03>
ST_28 : Operation 263 [1/1] (0.00ns)   --->   "%f_4 = phi i7 [ %f_5, %h_sum.exit ], [ 0, %.preheader51.preheader ]"   --->   Operation 263 'phi' 'f_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 264 [1/1] (1.46ns)   --->   "%exitcond6 = icmp eq i7 %f_4, -8" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:315]   --->   Operation 264 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 265 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind"   --->   Operation 265 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 266 [1/1] (2.03ns)   --->   "%f_5 = add i7 %f_4, 1" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:315]   --->   Operation 266 'add' 'f_5' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 267 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader135.preheader, label %.preheader31.preheader" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:315]   --->   Operation 267 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 268 [1/1] (1.66ns)   --->   "br label %.preheader31" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:317]   --->   Operation 268 'br' <Predicate = (!exitcond6)> <Delay = 1.66>
ST_28 : Operation 269 [1/1] (1.66ns)   --->   "br label %.preheader135" [../Desktop/quantTest/mtimes.c:52->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:364]   --->   Operation 269 'br' <Predicate = (exitcond6)> <Delay = 1.66>

State 29 <SV = 6> <Delay = 2.11>
ST_29 : Operation 270 [1/1] (0.00ns)   --->   "%i0_6 = phi i3 [ %i0, %.preheader31.loopexit ], [ 0, %.preheader31.preheader ]"   --->   Operation 270 'phi' 'i0_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 271 [1/1] (1.18ns)   --->   "%exitcond5 = icmp eq i3 %i0_6, -3" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:317]   --->   Operation 271 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 272 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 272 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 273 [1/1] (1.68ns)   --->   "%i0 = add i3 %i0_6, 1" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:317]   --->   Operation 273 'add' 'i0' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 274 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %h_sum.exit, label %.preheader30.preheader" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:317]   --->   Operation 274 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 275 [1/1] (0.00ns)   --->   "%p_shl5 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %i0_6, i6 0)" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:320]   --->   Operation 275 'bitconcatenate' 'p_shl5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_29 : Operation 276 [1/1] (0.00ns)   --->   "%p_shl7 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %i0_6, i4 0)" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:320]   --->   Operation 276 'bitconcatenate' 'p_shl7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_29 : Operation 277 [1/1] (0.00ns)   --->   "%p_shl12_cast = zext i7 %p_shl7 to i9" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:320]   --->   Operation 277 'zext' 'p_shl12_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_29 : Operation 278 [1/1] (2.11ns)   --->   "%tmp6 = add i9 %p_shl12_cast, %p_shl5" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:320]   --->   Operation 278 'add' 'tmp6' <Predicate = (!exitcond5)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 279 [1/1] (1.66ns)   --->   "br label %.preheader30" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:318]   --->   Operation 279 'br' <Predicate = (!exitcond5)> <Delay = 1.66>
ST_29 : Operation 280 [2/2] (0.00ns)   --->   "call fastcc void @f_sum([400 x i1]* %b_pool2ActivationMap, [80 x i64]* %iv17) nounwind" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:327]   --->   Operation 280 'call' <Predicate = (exitcond5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 7> <Delay = 1.68>
ST_30 : Operation 281 [1/1] (0.00ns)   --->   "%i1_4 = phi i3 [ 0, %.preheader30.preheader ], [ %i1_3, %.preheader30.loopexit ]"   --->   Operation 281 'phi' 'i1_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 282 [1/1] (1.18ns)   --->   "%exitcond4 = icmp eq i3 %i1_4, -3" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:318]   --->   Operation 282 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 283 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 283 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 284 [1/1] (1.68ns)   --->   "%i1_3 = add i3 %i1_4, 1" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:318]   --->   Operation 284 'add' 'i1_3' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 285 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader31.loopexit, label %.preheader.preheader" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:318]   --->   Operation 285 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %i1_4, i4 0)" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:320]   --->   Operation 286 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_30 : Operation 287 [1/1] (1.66ns)   --->   "br label %.preheader" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:319]   --->   Operation 287 'br' <Predicate = (!exitcond4)> <Delay = 1.66>
ST_30 : Operation 288 [1/1] (0.00ns)   --->   "br label %.preheader31"   --->   Operation 288 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 31 <SV = 8> <Delay = 6.58>
ST_31 : Operation 289 [1/1] (0.00ns)   --->   "%i_1 = phi i5 [ %i_2, %9 ], [ 0, %.preheader.preheader ]"   --->   Operation 289 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 290 [1/1] (0.00ns)   --->   "%i_1_cast = zext i5 %i_1 to i7" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:319]   --->   Operation 290 'zext' 'i_1_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 291 [1/1] (1.44ns)   --->   "%exitcond3 = icmp eq i5 %i_1, -16" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:319]   --->   Operation 291 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 292 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 292 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 293 [1/1] (1.86ns)   --->   "%i_2 = add i5 %i_1, 1" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:319]   --->   Operation 293 'add' 'i_2' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 294 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader30.loopexit, label %9" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:319]   --->   Operation 294 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 295 [1/1] (2.03ns)   --->   "%tmp7 = add i7 %tmp_s, %i_1_cast" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:320]   --->   Operation 295 'add' 'tmp7' <Predicate = (!exitcond3)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 296 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i7 %tmp7 to i9" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:320]   --->   Operation 296 'zext' 'tmp7_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_31 : Operation 297 [1/1] (2.11ns)   --->   "%tmp_25 = add i9 %tmp7_cast, %tmp6" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:320]   --->   Operation 297 'add' 'tmp_25' <Predicate = (!exitcond3)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_26 = zext i9 %tmp_25 to i64" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:320]   --->   Operation 298 'zext' 'tmp_26' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_31 : Operation 299 [1/1] (0.00ns)   --->   "%b_pool2ActivationMap_1 = getelementptr [400 x i1]* %b_pool2ActivationMap, i64 0, i64 %tmp_26" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:320]   --->   Operation 299 'getelementptr' 'b_pool2ActivationMap_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_31 : Operation 300 [1/1] (2.43ns)   --->   "store i1 false, i1* %b_pool2ActivationMap_1, align 1" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:320]   --->   Operation 300 'store' <Predicate = (!exitcond3)> <Delay = 2.43> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_31 : Operation 301 [1/1] (0.00ns)   --->   "br label %.preheader" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:319]   --->   Operation 301 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_31 : Operation 302 [1/1] (0.00ns)   --->   "br label %.preheader30"   --->   Operation 302 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 32 <SV = 7> <Delay = 0.00>
ST_32 : Operation 303 [1/2] (0.00ns)   --->   "call fastcc void @f_sum([400 x i1]* %b_pool2ActivationMap, [80 x i64]* %iv17) nounwind" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:327]   --->   Operation 303 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 8> <Delay = 0.00>
ST_33 : Operation 304 [2/2] (0.00ns)   --->   "call fastcc void @g_sum([80 x i64]* %iv17, [16 x i64]* %iv18) nounwind" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:328]   --->   Operation 304 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 9> <Delay = 0.00>
ST_34 : Operation 305 [1/2] (0.00ns)   --->   "call fastcc void @g_sum([80 x i64]* %iv17, [16 x i64]* %iv18) nounwind" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:328]   --->   Operation 305 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 306 [1/1] (0.00ns)   --->   "br label %.preheader32" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:315]   --->   Operation 306 'br' <Predicate = true> <Delay = 0.00>

State 35 <SV = 6> <Delay = 2.03>
ST_35 : Operation 307 [1/1] (0.00ns)   --->   "%l_i = phi i7 [ %l, %.preheader135.loopexit ], [ 0, %.preheader135.preheader ]"   --->   Operation 307 'phi' 'l_i' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 308 [1/1] (1.46ns)   --->   "%exitcond1_i = icmp eq i7 %l_i, -44" [../Desktop/quantTest/mtimes.c:52->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:364]   --->   Operation 308 'icmp' 'exitcond1_i' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 309 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind"   --->   Operation 309 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 310 [1/1] (2.03ns)   --->   "%l = add i7 %l_i, 1" [../Desktop/quantTest/mtimes.c:52->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:364]   --->   Operation 310 'add' 'l' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 311 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i, label %.preheader134.preheader, label %.preheader2.preheader" [../Desktop/quantTest/mtimes.c:52->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:364]   --->   Operation 311 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 312 [1/1] (1.66ns)   --->   "br label %.preheader2" [../Desktop/quantTest/mtimes.c:54->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:364]   --->   Operation 312 'br' <Predicate = (!exitcond1_i)> <Delay = 1.66>
ST_35 : Operation 313 [1/1] (1.66ns)   --->   "br label %.preheader134" [../Desktop/quantTest/mtimes.c:28->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:390]   --->   Operation 313 'br' <Predicate = (exitcond1_i)> <Delay = 1.66>

State 36 <SV = 7> <Delay = 2.03>
ST_36 : Operation 314 [1/1] (0.00ns)   --->   "%k_i1 = phi i7 [ %k_1, %.preheader2 ], [ 0, %.preheader2.preheader ]"   --->   Operation 314 'phi' 'k_i1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 315 [1/1] (1.46ns)   --->   "%exitcond_i4 = icmp eq i7 %k_i1, -8" [../Desktop/quantTest/mtimes.c:54->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:364]   --->   Operation 315 'icmp' 'exitcond_i4' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 316 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind"   --->   Operation 316 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 317 [1/1] (2.03ns)   --->   "%k_1 = add i7 %k_i1, 1" [../Desktop/quantTest/mtimes.c:54->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:364]   --->   Operation 317 'add' 'k_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 318 [1/1] (0.00ns)   --->   "br i1 %exitcond_i4, label %.preheader135.loopexit, label %.preheader2" [../Desktop/quantTest/mtimes.c:54->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:364]   --->   Operation 318 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 319 [1/1] (0.00ns)   --->   "br label %.preheader135"   --->   Operation 319 'br' <Predicate = (exitcond_i4)> <Delay = 0.00>

State 37 <SV = 7> <Delay = 1.77>
ST_37 : Operation 320 [1/1] (0.00ns)   --->   "%l_i1 = phi i4 [ %l_1, %.preheader134.loopexit ], [ 0, %.preheader134.preheader ]"   --->   Operation 320 'phi' 'l_i1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 321 [1/1] (1.44ns)   --->   "%exitcond1_i1 = icmp eq i4 %l_i1, -6" [../Desktop/quantTest/mtimes.c:28->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:390]   --->   Operation 321 'icmp' 'exitcond1_i1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 322 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 322 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 323 [1/1] (1.77ns)   --->   "%l_1 = add i4 %l_i1, 1" [../Desktop/quantTest/mtimes.c:28->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:390]   --->   Operation 323 'add' 'l_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 324 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i1, label %b_mtimes.exit.preheader, label %10" [../Desktop/quantTest/mtimes.c:28->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:390]   --->   Operation 324 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_i4 = zext i4 %l_i1 to i64" [../Desktop/quantTest/mtimes.c:29->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:390]   --->   Operation 325 'zext' 'tmp_i4' <Predicate = (!exitcond1_i1)> <Delay = 0.00>
ST_37 : Operation 326 [1/1] (0.00ns)   --->   "%c_assign_1_addr = getelementptr [10 x i64]* %c_assign_1, i64 0, i64 %tmp_i4" [../Desktop/quantTest/mtimes.c:29->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:390]   --->   Operation 326 'getelementptr' 'c_assign_1_addr' <Predicate = (!exitcond1_i1)> <Delay = 0.00>
ST_37 : Operation 327 [1/1] (1.66ns)   --->   "br label %11" [../Desktop/quantTest/mtimes.c:30->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:390]   --->   Operation 327 'br' <Predicate = (!exitcond1_i1)> <Delay = 1.66>
ST_37 : Operation 328 [1/1] (1.66ns)   --->   "br label %b_mtimes.exit" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:391]   --->   Operation 328 'br' <Predicate = (exitcond1_i1)> <Delay = 1.66>

State 38 <SV = 8> <Delay = 2.15>
ST_38 : Operation 329 [1/1] (0.00ns)   --->   "%i26 = phi i64 [ 0, %10 ], [ %storemerge_i1, %12 ]" [../Desktop/quantTest/mtimes.c:32->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:390]   --->   Operation 329 'phi' 'i26' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 330 [1/1] (0.00ns)   --->   "%k_i2 = phi i7 [ 0, %10 ], [ %k_2, %12 ]"   --->   Operation 330 'phi' 'k_i2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 331 [1/1] (2.15ns)   --->   "store i64 %i26, i64* %c_assign_1_addr, align 8" [../Desktop/quantTest/mtimes.c:35->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:390]   --->   Operation 331 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_38 : Operation 332 [1/1] (1.46ns)   --->   "%exitcond_i6 = icmp eq i7 %k_i2, -44" [../Desktop/quantTest/mtimes.c:30->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:390]   --->   Operation 332 'icmp' 'exitcond_i6' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 333 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind"   --->   Operation 333 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 334 [1/1] (2.03ns)   --->   "%k_2 = add i7 %k_i2, 1" [../Desktop/quantTest/mtimes.c:30->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:390]   --->   Operation 334 'add' 'k_2' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 335 [1/1] (0.00ns)   --->   "br i1 %exitcond_i6, label %.preheader134.loopexit, label %12" [../Desktop/quantTest/mtimes.c:30->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:390]   --->   Operation 335 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node storemerge_i1)   --->   "%tmp_37 = trunc i64 %i26 to i38" [../Desktop/quantTest/mtimes.c:31->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:390]   --->   Operation 336 'trunc' 'tmp_37' <Predicate = (!exitcond_i6)> <Delay = 0.00>
ST_38 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node storemerge_i1)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %i26, i32 38)" [../Desktop/quantTest/mtimes.c:32->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:390]   --->   Operation 337 'bitselect' 'tmp_41' <Predicate = (!exitcond_i6)> <Delay = 0.00>
ST_38 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node storemerge_i1)   --->   "%tmp_259_i = or i64 %i26, -274877906944" [../Desktop/quantTest/mtimes.c:33->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:390]   --->   Operation 338 'or' 'tmp_259_i' <Predicate = (!exitcond_i6)> <Delay = 0.00>
ST_38 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node storemerge_i1)   --->   "%tmp_260_i_cast = zext i38 %tmp_37 to i64" [../Desktop/quantTest/mtimes.c:35->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:390]   --->   Operation 339 'zext' 'tmp_260_i_cast' <Predicate = (!exitcond_i6)> <Delay = 0.00>
ST_38 : Operation 340 [1/1] (0.98ns) (out node of the LUT)   --->   "%storemerge_i1 = select i1 %tmp_41, i64 %tmp_259_i, i64 %tmp_260_i_cast" [../Desktop/quantTest/mtimes.c:32->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:390]   --->   Operation 340 'select' 'storemerge_i1' <Predicate = (!exitcond_i6)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 341 [1/1] (0.00ns)   --->   "br label %11" [../Desktop/quantTest/mtimes.c:30->../Desktop/quantTest/lenetSynthMatlab_fixpt.c:390]   --->   Operation 341 'br' <Predicate = (!exitcond_i6)> <Delay = 0.00>
ST_38 : Operation 342 [1/1] (0.00ns)   --->   "br label %.preheader134"   --->   Operation 342 'br' <Predicate = (exitcond_i6)> <Delay = 0.00>

State 39 <SV = 8> <Delay = 2.15>
ST_39 : Operation 343 [1/1] (0.00ns)   --->   "%i_4 = phi i4 [ %i, %13 ], [ 0, %b_mtimes.exit.preheader ]"   --->   Operation 343 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 344 [1/1] (1.44ns)   --->   "%exitcond = icmp eq i4 %i_4, -6" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:391]   --->   Operation 344 'icmp' 'exitcond' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 345 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 345 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 346 [1/1] (1.77ns)   --->   "%i = add i4 %i_4, 1" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:391]   --->   Operation 346 'add' 'i' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 347 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %14, label %13" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:391]   --->   Operation 347 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_20 = zext i4 %i_4 to i64" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:392]   --->   Operation 348 'zext' 'tmp_20' <Predicate = (!exitcond)> <Delay = 0.00>
ST_39 : Operation 349 [1/1] (0.00ns)   --->   "%c_assign_1_addr_1 = getelementptr inbounds [10 x i64]* %c_assign_1, i64 0, i64 %tmp_20" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:392]   --->   Operation 349 'getelementptr' 'c_assign_1_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_39 : Operation 350 [2/2] (2.15ns)   --->   "%i2 = load i64* %c_assign_1_addr_1, align 8" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:392]   --->   Operation 350 'load' 'i2' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_39 : Operation 351 [1/1] (0.00ns)   --->   "ret void" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:415]   --->   Operation 351 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 40 <SV = 9> <Delay = 4.30>
ST_40 : Operation 352 [1/2] (2.15ns)   --->   "%i2 = load i64* %c_assign_1_addr_1, align 8" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:392]   --->   Operation 352 'load' 'i2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_40 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_24 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %i2, i32 17, i32 32)" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:413]   --->   Operation 353 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 354 [1/1] (0.00ns)   --->   "%netScores_addr = getelementptr [10 x i16]* %netScores, i64 0, i64 %tmp_20" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:413]   --->   Operation 354 'getelementptr' 'netScores_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 355 [1/1] (2.15ns)   --->   "store i16 %tmp_24, i16* %netScores_addr, align 2" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:413]   --->   Operation 355 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_40 : Operation 356 [1/1] (0.00ns)   --->   "br label %b_mtimes.exit" [../Desktop/quantTest/lenetSynthMatlab_fixpt.c:391]   --->   Operation 356 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputImg]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ netScores]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_41            (specbitsmap      ) [ 00000000000000000000000000000000000000000]
StgValue_42            (specbitsmap      ) [ 00000000000000000000000000000000000000000]
StgValue_43            (spectopmodule    ) [ 00000000000000000000000000000000000000000]
conv1ActivationMap     (alloca           ) [ 00111111111111000000000000000000000000000]
iv10                   (alloca           ) [ 00111111111111000000000000000000000000000]
iv11                   (alloca           ) [ 00111111111110000000000000000000000000000]
iv12                   (alloca           ) [ 00111111111110000000000000000000000000000]
conv2ActivationMap     (alloca           ) [ 00111111111111111111111111110000000000000]
iv13                   (alloca           ) [ 00111111111111111111111111110000000000000]
iv14                   (alloca           ) [ 00111111111111111111111111100000000000000]
iv15                   (alloca           ) [ 00111111111111111111111111100000000000000]
iv16                   (alloca           ) [ 00111111111111111111111111100000000000000]
b_pool2ActivationMap   (alloca           ) [ 00111111111111111111111111111111111000000]
iv17                   (alloca           ) [ 00111111111111111111111111111111111000000]
iv18                   (alloca           ) [ 00111111111111111111111111111111111000000]
c_assign_1             (alloca           ) [ 00111111111111111111111111111111111111111]
iv12_addr              (getelementptr    ) [ 00111111111110000000000000000000000000000]
StgValue_58            (br               ) [ 01111111111110000000000000000000000000000]
f                      (phi              ) [ 00100000000000000000000000000000000000000]
f_cast                 (zext             ) [ 00011111111110000000000000000000000000000]
exitcond1              (icmp             ) [ 00111111111110000000000000000000000000000]
empty                  (speclooptripcount) [ 00000000000000000000000000000000000000000]
f_1                    (add              ) [ 01111111111110000000000000000000000000000]
StgValue_64            (br               ) [ 00000000000000000000000000000000000000000]
StgValue_65            (br               ) [ 00111111111110000000000000000000000000000]
r                      (phi              ) [ 00010000000000000000000000000000000000000]
phi_mul                (phi              ) [ 00010000000000000000000000000000000000000]
phi_mul_cast           (zext             ) [ 00001111111110000000000000000000000000000]
next_mul               (add              ) [ 00111111111110000000000000000000000000000]
exitcond7              (icmp             ) [ 00111111111110000000000000000000000000000]
empty_16               (speclooptripcount) [ 00000000000000000000000000000000000000000]
r_1                    (add              ) [ 00111111111110000000000000000000000000000]
StgValue_74            (br               ) [ 00000000000000000000000000000000000000000]
StgValue_75            (br               ) [ 00111111111110000000000000000000000000000]
StgValue_76            (br               ) [ 01111111111110000000000000000000000000000]
c                      (phi              ) [ 00001111111100000000000000000000000000000]
exitcond9              (icmp             ) [ 00111111111110000000000000000000000000000]
empty_17               (speclooptripcount) [ 00000000000000000000000000000000000000000]
c_1                    (add              ) [ 00111111111110000000000000000000000000000]
StgValue_81            (br               ) [ 00000000000000000000000000000000000000000]
StgValue_82            (br               ) [ 00111111111110000000000000000000000000000]
StgValue_83            (br               ) [ 00111111111110000000000000000000000000000]
i3                     (phi              ) [ 00000100000000000000000000000000000000000]
i3_cast                (zext             ) [ 00000010000000000000000000000000000000000]
exitcond11             (icmp             ) [ 00111111111110000000000000000000000000000]
empty_18               (speclooptripcount) [ 00000000000000000000000000000000000000000]
i0_1                   (add              ) [ 00111111111110000000000000000000000000000]
StgValue_89            (br               ) [ 00000000000000000000000000000000000000000]
p_shl6                 (bitconcatenate   ) [ 00000010000000000000000000000000000000000]
StgValue_91            (br               ) [ 00111111111110000000000000000000000000000]
i1                     (phi              ) [ 00000010000000000000000000000000000000000]
i1_cast                (zext             ) [ 00000000000000000000000000000000000000000]
exitcond15             (icmp             ) [ 00111111111110000000000000000000000000000]
empty_19               (speclooptripcount) [ 00000000000000000000000000000000000000000]
i1_1                   (add              ) [ 00111111111110000000000000000000000000000]
StgValue_98            (br               ) [ 00000000000000000000000000000000000000000]
tmp1                   (add              ) [ 00000000000000000000000000000000000000000]
tmp_18                 (add              ) [ 00000000000000000000000000000000000000000]
tmp_19                 (zext             ) [ 00000000000000000000000000000000000000000]
iv11_addr              (getelementptr    ) [ 00000000000000000000000000000000000000000]
StgValue_103           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_104           (br               ) [ 00111111111110000000000000000000000000000]
StgValue_105           (br               ) [ 00111111111110000000000000000000000000000]
StgValue_106           (call             ) [ 00000000000000000000000000000000000000000]
i20                    (load             ) [ 00000000000000000000000000000000000000000]
Y_1                    (trunc            ) [ 00000000000000000000000000000000000000000]
tmp_21                 (bitselect        ) [ 00000000000000000000000000000000000000000]
Y                      (or               ) [ 00000000000000000000000000000000000000000]
Y_1_cast               (zext             ) [ 00000000000000000000000000000000000000000]
Y_2                    (select           ) [ 00111111111110000000000000000000000000000]
StgValue_114           (br               ) [ 00111111111110000000000000000000000000000]
Y_1_i                  (phi              ) [ 00000000001110000000000000000000000000000]
k_i                    (phi              ) [ 00000000001000000000000000000000000000000]
exitcond_i             (icmp             ) [ 00111111111110000000000000000000000000000]
empty_20               (speclooptripcount) [ 00000000000000000000000000000000000000000]
k                      (add              ) [ 00111111111110000000000000000000000000000]
StgValue_120           (br               ) [ 00000000000000000000000000000000000000000]
tmp_247_i              (zext             ) [ 00000000000000000000000000000000000000000]
iv12_addr_1            (getelementptr    ) [ 00000000000100000000000000000000000000000]
p_shl                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
p_shl_cast             (zext             ) [ 00000000000000000000000000000000000000000]
p_shl1                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
p_shl1_cast            (zext             ) [ 00000000000000000000000000000000000000000]
tmp_15                 (sub              ) [ 00000000000000000000000000000000000000000]
tmp_31_cast            (sext             ) [ 00000000000000000000000000000000000000000]
tmp2                   (add              ) [ 00000000000000000000000000000000000000000]
tmp_16                 (add              ) [ 00000000000010000000000000000000000000000]
iv12_load              (load             ) [ 00000000000000000000000000000000000000000]
tmp                    (trunc            ) [ 00000000000000000000000000000000000000000]
tmp_23                 (trunc            ) [ 00000000000000000000000000000000000000000]
tmp_34                 (trunc            ) [ 00000000000000000000000000000000000000000]
tmp_35                 (trunc            ) [ 00000000000000000000000000000000000000000]
i20_1                  (add              ) [ 00000000000000000000000000000000000000000]
Y_8                    (add              ) [ 00000000000000000000000000000000000000000]
i20_1_cast             (add              ) [ 00000000000000000000000000000000000000000]
tmp_36                 (bitselect        ) [ 00000000000000000000000000000000000000000]
Y_3                    (or               ) [ 00000000000000000000000000000000000000000]
Y_4_cast               (zext             ) [ 00000000000000000000000000000000000000000]
Y_5                    (select           ) [ 00111111111110000000000000000000000000000]
StgValue_144           (br               ) [ 00111111111110000000000000000000000000000]
tmp_14                 (partselect       ) [ 00000000000000000000000000000000000000000]
tmp_32_cast            (sext             ) [ 00000000000000000000000000000000000000000]
tmp_17                 (zext             ) [ 00000000000000000000000000000000000000000]
conv1ActivationMap_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
StgValue_149           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_150           (br               ) [ 00111111111110000000000000000000000000000]
StgValue_151           (call             ) [ 00000000000000000000000000000000000000000]
iv16_addr              (getelementptr    ) [ 00000000000000111111111111100000000000000]
StgValue_153           (br               ) [ 00000000000001111111111111100000000000000]
f_2                    (phi              ) [ 00000000000000100000000000000000000000000]
f_2_cast               (zext             ) [ 00000000000000011111111111100000000000000]
exitcond2              (icmp             ) [ 00000000000000111111111111100000000000000]
empty_21               (speclooptripcount) [ 00000000000000000000000000000000000000000]
f_3                    (add              ) [ 00000000000001111111111111100000000000000]
StgValue_159           (br               ) [ 00000000000000000000000000000000000000000]
StgValue_160           (br               ) [ 00000000000000111111111111100000000000000]
r_2                    (phi              ) [ 00000000000000010000000000000000000000000]
exitcond8              (icmp             ) [ 00000000000000111111111111100000000000000]
empty_22               (speclooptripcount) [ 00000000000000000000000000000000000000000]
r_3                    (add              ) [ 00000000000000111111111111100000000000000]
StgValue_166           (br               ) [ 00000000000000000000000000000000000000000]
p_shl2                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
p_shl3                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
p_shl3_cast            (zext             ) [ 00000000000000000000000000000000000000000]
tmp4                   (add              ) [ 00000000000000001111111111100000000000000]
StgValue_171           (br               ) [ 00000000000000111111111111100000000000000]
StgValue_172           (br               ) [ 00000000000001111111111111100000000000000]
c_2                    (phi              ) [ 00000000000000001111111111100000000000000]
exitcond10             (icmp             ) [ 00000000000000111111111111100000000000000]
empty_23               (speclooptripcount) [ 00000000000000000000000000000000000000000]
c_3                    (add              ) [ 00000000000000111111111111100000000000000]
StgValue_177           (br               ) [ 00000000000000000000000000000000000000000]
StgValue_178           (br               ) [ 00000000000000111111111111100000000000000]
StgValue_179           (br               ) [ 00000000000000111111111111100000000000000]
i0_3                   (phi              ) [ 00000000000000000100000000000000000000000]
exitcond12             (icmp             ) [ 00000000000000111111111111100000000000000]
empty_24               (speclooptripcount) [ 00000000000000000000000000000000000000000]
i0_2                   (add              ) [ 00000000000000111111111111100000000000000]
StgValue_184           (br               ) [ 00000000000000000000000000000000000000000]
p_shl9                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
p_shl9_cast            (zext             ) [ 00000000000000000000000000000000000000000]
p_shl4                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
p_shl4_cast            (zext             ) [ 00000000000000000000000000000000000000000]
tmp_13                 (sub              ) [ 00000000000000000011000000000000000000000]
StgValue_190           (br               ) [ 00000000000000111111111111100000000000000]
i1_2                   (phi              ) [ 00000000000000000010000000000000000000000]
exitcond14             (icmp             ) [ 00000000000000111111111111100000000000000]
empty_25               (speclooptripcount) [ 00000000000000000000000000000000000000000]
i1_5                   (add              ) [ 00000000000000111111111111100000000000000]
StgValue_196           (br               ) [ 00000000000000000000000000000000000000000]
p_shl8                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
p_shl8_cast            (zext             ) [ 00000000000000000000000000000000000000000]
p_shl10                (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
p_shl10_cast           (zext             ) [ 00000000000000000000000000000000000000000]
tmp_31                 (sub              ) [ 00000000000000000001000000000000000000000]
StgValue_202           (br               ) [ 00000000000000111111111111100000000000000]
StgValue_203           (br               ) [ 00000000000000111111111111100000000000000]
i9                     (phi              ) [ 00000000000000000001000000000000000000000]
i9_cast                (zext             ) [ 00000000000000000000000000000000000000000]
exitcond13             (icmp             ) [ 00000000000000111111111111100000000000000]
empty_26               (speclooptripcount) [ 00000000000000000000000000000000000000000]
i_3                    (add              ) [ 00000000000000111111111111100000000000000]
StgValue_209           (br               ) [ 00000000000000000000000000000000000000000]
tmp3                   (add              ) [ 00000000000000000000000000000000000000000]
tmp3_cast              (sext             ) [ 00000000000000000000000000000000000000000]
tmp_32                 (add              ) [ 00000000000000000000000000000000000000000]
tmp_58_cast            (sext             ) [ 00000000000000000000000000000000000000000]
tmp_33                 (zext             ) [ 00000000000000000000000000000000000000000]
iv14_addr              (getelementptr    ) [ 00000000000000000000000000000000000000000]
StgValue_216           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_217           (br               ) [ 00000000000000111111111111100000000000000]
StgValue_218           (br               ) [ 00000000000000111111111111100000000000000]
StgValue_219           (call             ) [ 00000000000000000000000000000000000000000]
StgValue_221           (call             ) [ 00000000000000000000000000000000000000000]
i22                    (load             ) [ 00000000000000000000000000000000000000000]
Y_6                    (trunc            ) [ 00000000000000000000000000000000000000000]
tmp_22                 (bitselect        ) [ 00000000000000000000000000000000000000000]
Y_4                    (or               ) [ 00000000000000000000000000000000000000000]
Y_7_cast               (zext             ) [ 00000000000000000000000000000000000000000]
Y_7                    (select           ) [ 00000000000000111111111111100000000000000]
StgValue_229           (br               ) [ 00000000000000111111111111100000000000000]
ix                     (phi              ) [ 00000000000000000000000001000000000000000]
Y_1_i1                 (phi              ) [ 00000000000000000000000001100000000000000]
exitcond_i2            (icmp             ) [ 00000000000000111111111111100000000000000]
empty_27               (speclooptripcount) [ 00000000000000000000000000000000000000000]
StgValue_234           (br               ) [ 00000000000000000000000000000000000000000]
tmp_189_i              (zext             ) [ 00000000000000000000000000000000000000000]
iv16_addr_1            (getelementptr    ) [ 00000000000000000000000000100000000000000]
phitmp_i               (add              ) [ 00000000000000111111111111100000000000000]
tmp_27                 (partselect       ) [ 00000000000000000000000000000000000000000]
tmp_28                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
tmp5                   (add              ) [ 00000000000000000000000000000000000000000]
tmp5_cast              (zext             ) [ 00000000000000000000000000000000000000000]
tmp_29                 (add              ) [ 00000000000000000000000000000000000000000]
tmp_30                 (zext             ) [ 00000000000000000000000000000000000000000]
conv2ActivationMap_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
StgValue_246           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_247           (br               ) [ 00000000000000111111111111100000000000000]
iv16_load              (load             ) [ 00000000000000000000000000000000000000000]
tmp_42                 (trunc            ) [ 00000000000000000000000000000000000000000]
tmp_43                 (trunc            ) [ 00000000000000000000000000000000000000000]
tmp_44                 (trunc            ) [ 00000000000000000000000000000000000000000]
tmp_45                 (trunc            ) [ 00000000000000000000000000000000000000000]
i22_1                  (add              ) [ 00000000000000000000000000000000000000000]
Y_10                   (add              ) [ 00000000000000000000000000000000000000000]
i22_1_cast             (add              ) [ 00000000000000000000000000000000000000000]
tmp_46                 (bitselect        ) [ 00000000000000000000000000000000000000000]
Y_9                    (or               ) [ 00000000000000000000000000000000000000000]
Y_10_cast              (zext             ) [ 00000000000000000000000000000000000000000]
Y_11                   (select           ) [ 00000000000000111111111111100000000000000]
StgValue_260           (br               ) [ 00000000000000111111111111100000000000000]
StgValue_261           (call             ) [ 00000000000000000000000000000000000000000]
StgValue_262           (br               ) [ 00000000000000000000000000011111111000000]
f_4                    (phi              ) [ 00000000000000000000000000001000000000000]
exitcond6              (icmp             ) [ 00000000000000000000000000001111111000000]
empty_28               (speclooptripcount) [ 00000000000000000000000000000000000000000]
f_5                    (add              ) [ 00000000000000000000000000011111111000000]
StgValue_267           (br               ) [ 00000000000000000000000000000000000000000]
StgValue_268           (br               ) [ 00000000000000000000000000001111111000000]
StgValue_269           (br               ) [ 00000000000000000000000000001111111110000]
i0_6                   (phi              ) [ 00000000000000000000000000000100000000000]
exitcond5              (icmp             ) [ 00000000000000000000000000001111111000000]
empty_29               (speclooptripcount) [ 00000000000000000000000000000000000000000]
i0                     (add              ) [ 00000000000000000000000000001111111000000]
StgValue_274           (br               ) [ 00000000000000000000000000000000000000000]
p_shl5                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
p_shl7                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
p_shl12_cast           (zext             ) [ 00000000000000000000000000000000000000000]
tmp6                   (add              ) [ 00000000000000000000000000000011000000000]
StgValue_279           (br               ) [ 00000000000000000000000000001111111000000]
i1_4                   (phi              ) [ 00000000000000000000000000000010000000000]
exitcond4              (icmp             ) [ 00000000000000000000000000001111111000000]
empty_30               (speclooptripcount) [ 00000000000000000000000000000000000000000]
i1_3                   (add              ) [ 00000000000000000000000000001111111000000]
StgValue_285           (br               ) [ 00000000000000000000000000000000000000000]
tmp_s                  (bitconcatenate   ) [ 00000000000000000000000000000001000000000]
StgValue_287           (br               ) [ 00000000000000000000000000001111111000000]
StgValue_288           (br               ) [ 00000000000000000000000000001111111000000]
i_1                    (phi              ) [ 00000000000000000000000000000001000000000]
i_1_cast               (zext             ) [ 00000000000000000000000000000000000000000]
exitcond3              (icmp             ) [ 00000000000000000000000000001111111000000]
empty_31               (speclooptripcount) [ 00000000000000000000000000000000000000000]
i_2                    (add              ) [ 00000000000000000000000000001111111000000]
StgValue_294           (br               ) [ 00000000000000000000000000000000000000000]
tmp7                   (add              ) [ 00000000000000000000000000000000000000000]
tmp7_cast              (zext             ) [ 00000000000000000000000000000000000000000]
tmp_25                 (add              ) [ 00000000000000000000000000000000000000000]
tmp_26                 (zext             ) [ 00000000000000000000000000000000000000000]
b_pool2ActivationMap_1 (getelementptr    ) [ 00000000000000000000000000000000000000000]
StgValue_300           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_301           (br               ) [ 00000000000000000000000000001111111000000]
StgValue_302           (br               ) [ 00000000000000000000000000001111111000000]
StgValue_303           (call             ) [ 00000000000000000000000000000000000000000]
StgValue_305           (call             ) [ 00000000000000000000000000000000000000000]
StgValue_306           (br               ) [ 00000000000000000000000000011111111000000]
l_i                    (phi              ) [ 00000000000000000000000000000000000100000]
exitcond1_i            (icmp             ) [ 00000000000000000000000000000000000110000]
empty_32               (speclooptripcount) [ 00000000000000000000000000000000000000000]
l                      (add              ) [ 00000000000000000000000000001000000110000]
StgValue_311           (br               ) [ 00000000000000000000000000000000000000000]
StgValue_312           (br               ) [ 00000000000000000000000000000000000110000]
StgValue_313           (br               ) [ 00000000000000000000000000000000000111100]
k_i1                   (phi              ) [ 00000000000000000000000000000000000010000]
exitcond_i4            (icmp             ) [ 00000000000000000000000000000000000110000]
empty_33               (speclooptripcount) [ 00000000000000000000000000000000000000000]
k_1                    (add              ) [ 00000000000000000000000000000000000110000]
StgValue_318           (br               ) [ 00000000000000000000000000000000000110000]
StgValue_319           (br               ) [ 00000000000000000000000000001000000110000]
l_i1                   (phi              ) [ 00000000000000000000000000000000000001000]
exitcond1_i1           (icmp             ) [ 00000000000000000000000000000000000001100]
empty_34               (speclooptripcount) [ 00000000000000000000000000000000000000000]
l_1                    (add              ) [ 00000000000000000000000000000000000101100]
StgValue_324           (br               ) [ 00000000000000000000000000000000000000000]
tmp_i4                 (zext             ) [ 00000000000000000000000000000000000000000]
c_assign_1_addr        (getelementptr    ) [ 00000000000000000000000000000000000000100]
StgValue_327           (br               ) [ 00000000000000000000000000000000000001100]
StgValue_328           (br               ) [ 00000000000000000000000000000000000001111]
i26                    (phi              ) [ 00000000000000000000000000000000000000100]
k_i2                   (phi              ) [ 00000000000000000000000000000000000000100]
StgValue_331           (store            ) [ 00000000000000000000000000000000000000000]
exitcond_i6            (icmp             ) [ 00000000000000000000000000000000000001100]
empty_35               (speclooptripcount) [ 00000000000000000000000000000000000000000]
k_2                    (add              ) [ 00000000000000000000000000000000000001100]
StgValue_335           (br               ) [ 00000000000000000000000000000000000000000]
tmp_37                 (trunc            ) [ 00000000000000000000000000000000000000000]
tmp_41                 (bitselect        ) [ 00000000000000000000000000000000000000000]
tmp_259_i              (or               ) [ 00000000000000000000000000000000000000000]
tmp_260_i_cast         (zext             ) [ 00000000000000000000000000000000000000000]
storemerge_i1          (select           ) [ 00000000000000000000000000000000000001100]
StgValue_341           (br               ) [ 00000000000000000000000000000000000001100]
StgValue_342           (br               ) [ 00000000000000000000000000000000000101100]
i_4                    (phi              ) [ 00000000000000000000000000000000000000010]
exitcond               (icmp             ) [ 00000000000000000000000000000000000000011]
empty_36               (speclooptripcount) [ 00000000000000000000000000000000000000000]
i                      (add              ) [ 00000000000000000000000000000000000001011]
StgValue_347           (br               ) [ 00000000000000000000000000000000000000000]
tmp_20                 (zext             ) [ 00000000000000000000000000000000000000001]
c_assign_1_addr_1      (getelementptr    ) [ 00000000000000000000000000000000000000001]
StgValue_351           (ret              ) [ 00000000000000000000000000000000000000000]
i2                     (load             ) [ 00000000000000000000000000000000000000000]
tmp_24                 (partselect       ) [ 00000000000000000000000000000000000000000]
netScores_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000]
StgValue_355           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_356           (br               ) [ 00000000000000000000000000000000000001011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputImg">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputImg"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="netScores">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="netScores"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenetSynthMatlab_fix"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_max"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i30.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_max"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_sum"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_sum"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i41.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i3.i6"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_sum"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g_sum"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1004" name="conv1ActivationMap_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1ActivationMap/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="iv10_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iv10/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="iv11_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iv11/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="iv12_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iv12/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="conv2ActivationMap_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2ActivationMap/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="iv13_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iv13/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="iv14_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iv14/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="iv15_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iv15/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="iv16_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iv16/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="b_pool2ActivationMap_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_pool2ActivationMap/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="iv17_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iv17/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="iv18_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iv18/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="c_assign_1_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_assign_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="iv12_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iv12_addr/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="iv11_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iv11_addr/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="StgValue_103_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_103/6 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i20/8 iv12_load/10 "/>
</bind>
</comp>

<comp id="224" class="1004" name="iv12_addr_1_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="3" slack="0"/>
<pin id="228" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iv12_addr_1/10 "/>
</bind>
</comp>

<comp id="231" class="1004" name="conv1ActivationMap_a_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="32" slack="0"/>
<pin id="235" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1ActivationMap_a/12 "/>
</bind>
</comp>

<comp id="237" class="1004" name="StgValue_149_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="13" slack="0"/>
<pin id="239" dir="0" index="1" bw="16" slack="0"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_149/12 "/>
</bind>
</comp>

<comp id="243" class="1004" name="iv16_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="3" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iv16_addr/13 "/>
</bind>
</comp>

<comp id="250" class="1004" name="iv14_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="32" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iv14_addr/19 "/>
</bind>
</comp>

<comp id="256" class="1004" name="StgValue_216_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_216/19 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i22/23 iv16_load/25 "/>
</bind>
</comp>

<comp id="268" class="1004" name="iv16_addr_1_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="3" slack="0"/>
<pin id="272" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iv16_addr_1/25 "/>
</bind>
</comp>

<comp id="275" class="1004" name="conv2ActivationMap_a_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="11" slack="0"/>
<pin id="279" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2ActivationMap_a/25 "/>
</bind>
</comp>

<comp id="281" class="1004" name="StgValue_246_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="11" slack="0"/>
<pin id="283" dir="0" index="1" bw="16" slack="0"/>
<pin id="284" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_246/25 "/>
</bind>
</comp>

<comp id="287" class="1004" name="b_pool2ActivationMap_1_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="9" slack="0"/>
<pin id="291" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_pool2ActivationMap_1/31 "/>
</bind>
</comp>

<comp id="293" class="1004" name="StgValue_300_access_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="9" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_300/31 "/>
</bind>
</comp>

<comp id="300" class="1004" name="c_assign_1_addr_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="4" slack="0"/>
<pin id="304" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_assign_1_addr/37 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="0"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_331/38 i2/39 "/>
</bind>
</comp>

<comp id="311" class="1004" name="c_assign_1_addr_1_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="4" slack="0"/>
<pin id="315" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_assign_1_addr_1/39 "/>
</bind>
</comp>

<comp id="318" class="1004" name="netScores_addr_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="4" slack="1"/>
<pin id="322" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="netScores_addr/40 "/>
</bind>
</comp>

<comp id="325" class="1004" name="StgValue_355_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="0" index="1" bw="16" slack="0"/>
<pin id="328" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_355/40 "/>
</bind>
</comp>

<comp id="331" class="1005" name="f_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="1"/>
<pin id="333" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="f_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="3" slack="0"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="342" class="1005" name="r_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="1"/>
<pin id="344" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="r_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="1" slack="1"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="353" class="1005" name="phi_mul_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="13" slack="1"/>
<pin id="355" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="phi_mul_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="13" slack="0"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="1" slack="1"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="364" class="1005" name="c_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="1"/>
<pin id="366" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="c_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="0"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="1" slack="1"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="376" class="1005" name="i3_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="1"/>
<pin id="378" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="i3_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="0"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="1" slack="1"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/5 "/>
</bind>
</comp>

<comp id="387" class="1005" name="i1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="1"/>
<pin id="389" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="i1_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="0"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="1" slack="1"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/6 "/>
</bind>
</comp>

<comp id="398" class="1005" name="Y_1_i_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Y_1_i (phireg) "/>
</bind>
</comp>

<comp id="401" class="1004" name="Y_1_i_phi_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="404" dir="0" index="2" bw="32" slack="1"/>
<pin id="405" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Y_1_i/10 "/>
</bind>
</comp>

<comp id="408" class="1005" name="k_i_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="3" slack="1"/>
<pin id="410" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_i (phireg) "/>
</bind>
</comp>

<comp id="412" class="1004" name="k_i_phi_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="3" slack="0"/>
<pin id="416" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_i/10 "/>
</bind>
</comp>

<comp id="419" class="1005" name="f_2_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="1"/>
<pin id="421" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_2 (phireg) "/>
</bind>
</comp>

<comp id="423" class="1004" name="f_2_phi_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="5" slack="0"/>
<pin id="427" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_2/14 "/>
</bind>
</comp>

<comp id="430" class="1005" name="r_2_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="1"/>
<pin id="432" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_2 (phireg) "/>
</bind>
</comp>

<comp id="434" class="1004" name="r_2_phi_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="0"/>
<pin id="436" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="1" slack="1"/>
<pin id="438" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="439" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_2/15 "/>
</bind>
</comp>

<comp id="441" class="1005" name="c_2_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="1"/>
<pin id="443" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_2 (phireg) "/>
</bind>
</comp>

<comp id="445" class="1004" name="c_2_phi_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="0"/>
<pin id="447" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="448" dir="0" index="2" bw="1" slack="1"/>
<pin id="449" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="450" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_2/16 "/>
</bind>
</comp>

<comp id="453" class="1005" name="i0_3_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="3" slack="1"/>
<pin id="455" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i0_3 (phireg) "/>
</bind>
</comp>

<comp id="457" class="1004" name="i0_3_phi_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="3" slack="0"/>
<pin id="459" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="1" slack="1"/>
<pin id="461" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i0_3/17 "/>
</bind>
</comp>

<comp id="464" class="1005" name="i1_2_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="3" slack="1"/>
<pin id="466" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i1_2 (phireg) "/>
</bind>
</comp>

<comp id="468" class="1004" name="i1_2_phi_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="3" slack="0"/>
<pin id="472" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_2/18 "/>
</bind>
</comp>

<comp id="475" class="1005" name="i9_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="3" slack="1"/>
<pin id="477" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i9 (phireg) "/>
</bind>
</comp>

<comp id="479" class="1004" name="i9_phi_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="3" slack="0"/>
<pin id="481" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="482" dir="0" index="2" bw="1" slack="1"/>
<pin id="483" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="484" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i9/19 "/>
</bind>
</comp>

<comp id="486" class="1005" name="ix_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="3" slack="1"/>
<pin id="488" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ix (phireg) "/>
</bind>
</comp>

<comp id="490" class="1004" name="ix_phi_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="1"/>
<pin id="492" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="493" dir="0" index="2" bw="3" slack="0"/>
<pin id="494" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="495" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix/25 "/>
</bind>
</comp>

<comp id="497" class="1005" name="Y_1_i1_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="64" slack="1"/>
<pin id="499" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="Y_1_i1 (phireg) "/>
</bind>
</comp>

<comp id="500" class="1004" name="Y_1_i1_phi_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="1"/>
<pin id="502" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="2" bw="64" slack="1"/>
<pin id="504" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="505" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Y_1_i1/25 "/>
</bind>
</comp>

<comp id="507" class="1005" name="f_4_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="7" slack="1"/>
<pin id="509" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="f_4 (phireg) "/>
</bind>
</comp>

<comp id="511" class="1004" name="f_4_phi_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="7" slack="0"/>
<pin id="513" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="514" dir="0" index="2" bw="1" slack="1"/>
<pin id="515" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="516" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_4/28 "/>
</bind>
</comp>

<comp id="518" class="1005" name="i0_6_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="3" slack="1"/>
<pin id="520" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i0_6 (phireg) "/>
</bind>
</comp>

<comp id="522" class="1004" name="i0_6_phi_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="3" slack="0"/>
<pin id="524" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="525" dir="0" index="2" bw="1" slack="1"/>
<pin id="526" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="527" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i0_6/29 "/>
</bind>
</comp>

<comp id="529" class="1005" name="i1_4_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="3" slack="1"/>
<pin id="531" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i1_4 (phireg) "/>
</bind>
</comp>

<comp id="533" class="1004" name="i1_4_phi_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="1"/>
<pin id="535" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="536" dir="0" index="2" bw="3" slack="0"/>
<pin id="537" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="538" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_4/30 "/>
</bind>
</comp>

<comp id="540" class="1005" name="i_1_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="5" slack="1"/>
<pin id="542" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="544" class="1004" name="i_1_phi_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="547" dir="0" index="2" bw="1" slack="1"/>
<pin id="548" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="549" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/31 "/>
</bind>
</comp>

<comp id="551" class="1005" name="l_i_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="7" slack="1"/>
<pin id="553" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="l_i (phireg) "/>
</bind>
</comp>

<comp id="555" class="1004" name="l_i_phi_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="7" slack="0"/>
<pin id="557" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="558" dir="0" index="2" bw="1" slack="1"/>
<pin id="559" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="560" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_i/35 "/>
</bind>
</comp>

<comp id="562" class="1005" name="k_i1_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="7" slack="1"/>
<pin id="564" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_i1 (phireg) "/>
</bind>
</comp>

<comp id="566" class="1004" name="k_i1_phi_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="7" slack="0"/>
<pin id="568" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="569" dir="0" index="2" bw="1" slack="1"/>
<pin id="570" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="571" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_i1/36 "/>
</bind>
</comp>

<comp id="573" class="1005" name="l_i1_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="4" slack="1"/>
<pin id="575" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="l_i1 (phireg) "/>
</bind>
</comp>

<comp id="577" class="1004" name="l_i1_phi_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="4" slack="0"/>
<pin id="579" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="580" dir="0" index="2" bw="1" slack="1"/>
<pin id="581" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="582" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_i1/37 "/>
</bind>
</comp>

<comp id="584" class="1005" name="i26_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="1"/>
<pin id="586" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i26 (phireg) "/>
</bind>
</comp>

<comp id="588" class="1004" name="i26_phi_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="1"/>
<pin id="590" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="591" dir="0" index="2" bw="64" slack="0"/>
<pin id="592" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="593" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i26/38 "/>
</bind>
</comp>

<comp id="596" class="1005" name="k_i2_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="7" slack="1"/>
<pin id="598" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_i2 (phireg) "/>
</bind>
</comp>

<comp id="600" class="1004" name="k_i2_phi_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="1"/>
<pin id="602" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="603" dir="0" index="2" bw="7" slack="0"/>
<pin id="604" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="605" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_i2/38 "/>
</bind>
</comp>

<comp id="607" class="1005" name="i_4_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="4" slack="1"/>
<pin id="609" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="611" class="1004" name="i_4_phi_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="4" slack="0"/>
<pin id="613" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="614" dir="0" index="2" bw="1" slack="1"/>
<pin id="615" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="616" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/39 "/>
</bind>
</comp>

<comp id="618" class="1004" name="grp_c_sum_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="0" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="621" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="622" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_191/17 "/>
</bind>
</comp>

<comp id="624" class="1004" name="grp_f_sum_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="0" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="627" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="628" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_280/29 "/>
</bind>
</comp>

<comp id="630" class="1004" name="grp_g_sum_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="0" slack="0"/>
<pin id="632" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="633" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="634" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_304/33 "/>
</bind>
</comp>

<comp id="636" class="1004" name="grp_d_sum_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="0" slack="0"/>
<pin id="638" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="639" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="640" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_220/21 "/>
</bind>
</comp>

<comp id="642" class="1004" name="grp_sum_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="0" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="645" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="646" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_92/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="grp_b_max_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="0" slack="0"/>
<pin id="650" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="651" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="652" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_66/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="grp_d_max_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="0" slack="0"/>
<pin id="656" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="657" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="658" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_161/14 "/>
</bind>
</comp>

<comp id="660" class="1004" name="f_cast_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="3" slack="0"/>
<pin id="662" dir="1" index="1" bw="14" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="f_cast/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="exitcond1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="3" slack="0"/>
<pin id="666" dir="0" index="1" bw="3" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="f_1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="3" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f_1/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="phi_mul_cast_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="13" slack="0"/>
<pin id="678" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phi_mul_cast/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="next_mul_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="13" slack="0"/>
<pin id="682" dir="0" index="1" bw="9" slack="0"/>
<pin id="683" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="exitcond7_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="5" slack="0"/>
<pin id="688" dir="0" index="1" bw="5" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="r_1_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="5" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="exitcond9_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="5" slack="0"/>
<pin id="700" dir="0" index="1" bw="5" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="c_1_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="5" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="i3_cast_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="3" slack="0"/>
<pin id="712" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i3_cast/5 "/>
</bind>
</comp>

<comp id="714" class="1004" name="exitcond11_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="3" slack="0"/>
<pin id="716" dir="0" index="1" bw="3" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond11/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="i0_1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="3" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i0_1/5 "/>
</bind>
</comp>

<comp id="726" class="1004" name="p_shl6_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="5" slack="0"/>
<pin id="728" dir="0" index="1" bw="3" slack="0"/>
<pin id="729" dir="0" index="2" bw="1" slack="0"/>
<pin id="730" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/5 "/>
</bind>
</comp>

<comp id="734" class="1004" name="i1_cast_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="3" slack="0"/>
<pin id="736" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast/6 "/>
</bind>
</comp>

<comp id="738" class="1004" name="exitcond15_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="3" slack="0"/>
<pin id="740" dir="0" index="1" bw="3" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond15/6 "/>
</bind>
</comp>

<comp id="744" class="1004" name="i1_1_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="3" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1_1/6 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp1_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="5" slack="1"/>
<pin id="752" dir="0" index="1" bw="3" slack="0"/>
<pin id="753" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_18_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="5" slack="0"/>
<pin id="757" dir="0" index="1" bw="3" slack="1"/>
<pin id="758" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/6 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_19_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="5" slack="0"/>
<pin id="762" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="765" class="1004" name="Y_1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="0"/>
<pin id="767" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Y_1/9 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_21_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="32" slack="0"/>
<pin id="772" dir="0" index="2" bw="6" slack="0"/>
<pin id="773" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/9 "/>
</bind>
</comp>

<comp id="777" class="1004" name="Y_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="0"/>
<pin id="779" dir="0" index="1" bw="32" slack="0"/>
<pin id="780" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="Y/9 "/>
</bind>
</comp>

<comp id="783" class="1004" name="Y_1_cast_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="29" slack="0"/>
<pin id="785" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Y_1_cast/9 "/>
</bind>
</comp>

<comp id="787" class="1004" name="Y_2_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="32" slack="0"/>
<pin id="790" dir="0" index="2" bw="32" slack="0"/>
<pin id="791" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Y_2/9 "/>
</bind>
</comp>

<comp id="795" class="1004" name="exitcond_i_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="3" slack="0"/>
<pin id="797" dir="0" index="1" bw="3" slack="0"/>
<pin id="798" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/10 "/>
</bind>
</comp>

<comp id="801" class="1004" name="k_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="3" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/10 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_247_i_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="3" slack="0"/>
<pin id="809" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_247_i/10 "/>
</bind>
</comp>

<comp id="812" class="1004" name="p_shl_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="8" slack="0"/>
<pin id="814" dir="0" index="1" bw="5" slack="5"/>
<pin id="815" dir="0" index="2" bw="1" slack="0"/>
<pin id="816" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/10 "/>
</bind>
</comp>

<comp id="820" class="1004" name="p_shl_cast_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="0"/>
<pin id="822" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/10 "/>
</bind>
</comp>

<comp id="824" class="1004" name="p_shl1_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="6" slack="0"/>
<pin id="826" dir="0" index="1" bw="5" slack="5"/>
<pin id="827" dir="0" index="2" bw="1" slack="0"/>
<pin id="828" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/10 "/>
</bind>
</comp>

<comp id="832" class="1004" name="p_shl1_cast_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="6" slack="0"/>
<pin id="834" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/10 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_15_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="0"/>
<pin id="838" dir="0" index="1" bw="6" slack="0"/>
<pin id="839" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_15/10 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_31_cast_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="9" slack="0"/>
<pin id="844" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_31_cast/10 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp2_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="9" slack="0"/>
<pin id="848" dir="0" index="1" bw="13" slack="6"/>
<pin id="849" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/10 "/>
</bind>
</comp>

<comp id="851" class="1004" name="tmp_16_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="3" slack="7"/>
<pin id="853" dir="0" index="1" bw="14" slack="0"/>
<pin id="854" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/10 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="1"/>
<pin id="858" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tmp_23_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="0"/>
<pin id="862" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/11 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_34_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="1"/>
<pin id="866" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_34/11 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_35_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="0"/>
<pin id="870" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_35/11 "/>
</bind>
</comp>

<comp id="872" class="1004" name="i20_1_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="1"/>
<pin id="874" dir="0" index="1" bw="32" slack="0"/>
<pin id="875" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i20_1/11 "/>
</bind>
</comp>

<comp id="878" class="1004" name="Y_8_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="29" slack="0"/>
<pin id="880" dir="0" index="1" bw="29" slack="0"/>
<pin id="881" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Y_8/11 "/>
</bind>
</comp>

<comp id="884" class="1004" name="i20_1_cast_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="30" slack="0"/>
<pin id="886" dir="0" index="1" bw="30" slack="0"/>
<pin id="887" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i20_1_cast/11 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_36_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="30" slack="0"/>
<pin id="893" dir="0" index="2" bw="6" slack="0"/>
<pin id="894" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/11 "/>
</bind>
</comp>

<comp id="898" class="1004" name="Y_3_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="0"/>
<pin id="900" dir="0" index="1" bw="32" slack="0"/>
<pin id="901" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="Y_3/11 "/>
</bind>
</comp>

<comp id="904" class="1004" name="Y_4_cast_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="29" slack="0"/>
<pin id="906" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Y_4_cast/11 "/>
</bind>
</comp>

<comp id="908" class="1004" name="Y_5_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="0" index="1" bw="32" slack="0"/>
<pin id="911" dir="0" index="2" bw="32" slack="0"/>
<pin id="912" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Y_5/11 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_14_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="16" slack="0"/>
<pin id="918" dir="0" index="1" bw="32" slack="1"/>
<pin id="919" dir="0" index="2" bw="5" slack="0"/>
<pin id="920" dir="0" index="3" bw="6" slack="0"/>
<pin id="921" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/12 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_32_cast_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="14" slack="1"/>
<pin id="929" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_cast/12 "/>
</bind>
</comp>

<comp id="930" class="1004" name="tmp_17_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="14" slack="0"/>
<pin id="932" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/12 "/>
</bind>
</comp>

<comp id="935" class="1004" name="f_2_cast_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="5" slack="0"/>
<pin id="937" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="f_2_cast/14 "/>
</bind>
</comp>

<comp id="939" class="1004" name="exitcond2_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="5" slack="0"/>
<pin id="941" dir="0" index="1" bw="5" slack="0"/>
<pin id="942" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/14 "/>
</bind>
</comp>

<comp id="945" class="1004" name="f_3_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="5" slack="0"/>
<pin id="947" dir="0" index="1" bw="1" slack="0"/>
<pin id="948" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f_3/14 "/>
</bind>
</comp>

<comp id="951" class="1004" name="exitcond8_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="4" slack="0"/>
<pin id="953" dir="0" index="1" bw="4" slack="0"/>
<pin id="954" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/15 "/>
</bind>
</comp>

<comp id="957" class="1004" name="r_3_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="4" slack="0"/>
<pin id="959" dir="0" index="1" bw="1" slack="0"/>
<pin id="960" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_3/15 "/>
</bind>
</comp>

<comp id="963" class="1004" name="p_shl2_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="11" slack="0"/>
<pin id="965" dir="0" index="1" bw="4" slack="0"/>
<pin id="966" dir="0" index="2" bw="1" slack="0"/>
<pin id="967" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/15 "/>
</bind>
</comp>

<comp id="971" class="1004" name="p_shl3_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="9" slack="0"/>
<pin id="973" dir="0" index="1" bw="4" slack="0"/>
<pin id="974" dir="0" index="2" bw="1" slack="0"/>
<pin id="975" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/15 "/>
</bind>
</comp>

<comp id="979" class="1004" name="p_shl3_cast_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="9" slack="0"/>
<pin id="981" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/15 "/>
</bind>
</comp>

<comp id="983" class="1004" name="tmp4_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="9" slack="0"/>
<pin id="985" dir="0" index="1" bw="11" slack="0"/>
<pin id="986" dir="1" index="2" bw="11" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/15 "/>
</bind>
</comp>

<comp id="989" class="1004" name="exitcond10_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="4" slack="0"/>
<pin id="991" dir="0" index="1" bw="4" slack="0"/>
<pin id="992" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond10/16 "/>
</bind>
</comp>

<comp id="995" class="1004" name="c_3_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="4" slack="0"/>
<pin id="997" dir="0" index="1" bw="1" slack="0"/>
<pin id="998" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_3/16 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="exitcond12_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="3" slack="0"/>
<pin id="1003" dir="0" index="1" bw="3" slack="0"/>
<pin id="1004" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond12/17 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="i0_2_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="3" slack="0"/>
<pin id="1009" dir="0" index="1" bw="1" slack="0"/>
<pin id="1010" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i0_2/17 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="p_shl9_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="8" slack="0"/>
<pin id="1015" dir="0" index="1" bw="3" slack="0"/>
<pin id="1016" dir="0" index="2" bw="1" slack="0"/>
<pin id="1017" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/17 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="p_shl9_cast_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="8" slack="0"/>
<pin id="1023" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/17 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="p_shl4_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="4" slack="0"/>
<pin id="1027" dir="0" index="1" bw="3" slack="0"/>
<pin id="1028" dir="0" index="2" bw="1" slack="0"/>
<pin id="1029" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/17 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="p_shl4_cast_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="4" slack="0"/>
<pin id="1035" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/17 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="tmp_13_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="8" slack="0"/>
<pin id="1039" dir="0" index="1" bw="4" slack="0"/>
<pin id="1040" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_13/17 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="exitcond14_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="3" slack="0"/>
<pin id="1045" dir="0" index="1" bw="3" slack="0"/>
<pin id="1046" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond14/18 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="i1_5_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="3" slack="0"/>
<pin id="1051" dir="0" index="1" bw="1" slack="0"/>
<pin id="1052" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1_5/18 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="p_shl8_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="6" slack="0"/>
<pin id="1057" dir="0" index="1" bw="3" slack="0"/>
<pin id="1058" dir="0" index="2" bw="1" slack="0"/>
<pin id="1059" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/18 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="p_shl8_cast_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="6" slack="0"/>
<pin id="1065" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/18 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="p_shl10_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="4" slack="0"/>
<pin id="1069" dir="0" index="1" bw="3" slack="0"/>
<pin id="1070" dir="0" index="2" bw="1" slack="0"/>
<pin id="1071" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl10/18 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="p_shl10_cast_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="4" slack="0"/>
<pin id="1077" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl10_cast/18 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="tmp_31_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="6" slack="0"/>
<pin id="1081" dir="0" index="1" bw="4" slack="0"/>
<pin id="1082" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_31/18 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="i9_cast_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="3" slack="0"/>
<pin id="1087" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i9_cast/19 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="exitcond13_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="3" slack="0"/>
<pin id="1091" dir="0" index="1" bw="3" slack="0"/>
<pin id="1092" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond13/19 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="i_3_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="3" slack="0"/>
<pin id="1097" dir="0" index="1" bw="1" slack="0"/>
<pin id="1098" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/19 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="tmp3_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="7" slack="1"/>
<pin id="1103" dir="0" index="1" bw="3" slack="0"/>
<pin id="1104" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/19 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="tmp3_cast_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="7" slack="0"/>
<pin id="1108" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/19 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="tmp_32_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="7" slack="0"/>
<pin id="1112" dir="0" index="1" bw="9" slack="2"/>
<pin id="1113" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/19 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="tmp_58_cast_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="9" slack="0"/>
<pin id="1117" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_58_cast/19 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="tmp_33_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="9" slack="0"/>
<pin id="1121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33/19 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="Y_6_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="64" slack="0"/>
<pin id="1126" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Y_6/24 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="tmp_22_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130" dir="0" index="1" bw="64" slack="0"/>
<pin id="1131" dir="0" index="2" bw="7" slack="0"/>
<pin id="1132" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/24 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="Y_4_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="64" slack="0"/>
<pin id="1138" dir="0" index="1" bw="64" slack="0"/>
<pin id="1139" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="Y_4/24 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="Y_7_cast_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="40" slack="0"/>
<pin id="1144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Y_7_cast/24 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="Y_7_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="1" slack="0"/>
<pin id="1148" dir="0" index="1" bw="64" slack="0"/>
<pin id="1149" dir="0" index="2" bw="64" slack="0"/>
<pin id="1150" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Y_7/24 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="exitcond_i2_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="3" slack="0"/>
<pin id="1156" dir="0" index="1" bw="3" slack="0"/>
<pin id="1157" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i2/25 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="tmp_189_i_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="3" slack="0"/>
<pin id="1162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_189_i/25 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="phitmp_i_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="1" slack="0"/>
<pin id="1167" dir="0" index="1" bw="3" slack="0"/>
<pin id="1168" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="phitmp_i/25 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="tmp_27_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="16" slack="0"/>
<pin id="1173" dir="0" index="1" bw="64" slack="0"/>
<pin id="1174" dir="0" index="2" bw="6" slack="0"/>
<pin id="1175" dir="0" index="3" bw="7" slack="0"/>
<pin id="1176" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/25 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="tmp_28_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="8" slack="0"/>
<pin id="1184" dir="0" index="1" bw="4" slack="7"/>
<pin id="1185" dir="0" index="2" bw="1" slack="0"/>
<pin id="1186" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/25 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="tmp5_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="8" slack="0"/>
<pin id="1192" dir="0" index="1" bw="5" slack="9"/>
<pin id="1193" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/25 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="tmp5_cast_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="8" slack="0"/>
<pin id="1197" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast/25 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="tmp_29_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="11" slack="8"/>
<pin id="1201" dir="0" index="1" bw="8" slack="0"/>
<pin id="1202" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/25 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="tmp_30_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="11" slack="0"/>
<pin id="1206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30/25 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="tmp_42_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="64" slack="1"/>
<pin id="1211" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_42/26 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="tmp_43_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="64" slack="0"/>
<pin id="1215" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_43/26 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="tmp_44_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="64" slack="1"/>
<pin id="1219" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_44/26 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="tmp_45_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="64" slack="0"/>
<pin id="1223" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_45/26 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="i22_1_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="64" slack="1"/>
<pin id="1227" dir="0" index="1" bw="64" slack="0"/>
<pin id="1228" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i22_1/26 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="Y_10_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="40" slack="0"/>
<pin id="1233" dir="0" index="1" bw="40" slack="0"/>
<pin id="1234" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Y_10/26 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="i22_1_cast_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="41" slack="0"/>
<pin id="1239" dir="0" index="1" bw="41" slack="0"/>
<pin id="1240" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i22_1_cast/26 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="tmp_46_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="0"/>
<pin id="1245" dir="0" index="1" bw="41" slack="0"/>
<pin id="1246" dir="0" index="2" bw="7" slack="0"/>
<pin id="1247" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/26 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="Y_9_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="64" slack="0"/>
<pin id="1253" dir="0" index="1" bw="64" slack="0"/>
<pin id="1254" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="Y_9/26 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="Y_10_cast_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="40" slack="0"/>
<pin id="1259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Y_10_cast/26 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="Y_11_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="1" slack="0"/>
<pin id="1263" dir="0" index="1" bw="64" slack="0"/>
<pin id="1264" dir="0" index="2" bw="64" slack="0"/>
<pin id="1265" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Y_11/26 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="exitcond6_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="7" slack="0"/>
<pin id="1271" dir="0" index="1" bw="7" slack="0"/>
<pin id="1272" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/28 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="f_5_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="7" slack="0"/>
<pin id="1277" dir="0" index="1" bw="1" slack="0"/>
<pin id="1278" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f_5/28 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="exitcond5_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="3" slack="0"/>
<pin id="1283" dir="0" index="1" bw="3" slack="0"/>
<pin id="1284" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/29 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="i0_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="3" slack="0"/>
<pin id="1289" dir="0" index="1" bw="1" slack="0"/>
<pin id="1290" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i0/29 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="p_shl5_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="9" slack="0"/>
<pin id="1295" dir="0" index="1" bw="3" slack="0"/>
<pin id="1296" dir="0" index="2" bw="1" slack="0"/>
<pin id="1297" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/29 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="p_shl7_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="7" slack="0"/>
<pin id="1303" dir="0" index="1" bw="3" slack="0"/>
<pin id="1304" dir="0" index="2" bw="1" slack="0"/>
<pin id="1305" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/29 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="p_shl12_cast_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="7" slack="0"/>
<pin id="1311" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl12_cast/29 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="tmp6_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="7" slack="0"/>
<pin id="1315" dir="0" index="1" bw="9" slack="0"/>
<pin id="1316" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/29 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="exitcond4_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="3" slack="0"/>
<pin id="1321" dir="0" index="1" bw="3" slack="0"/>
<pin id="1322" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/30 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="i1_3_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="3" slack="0"/>
<pin id="1327" dir="0" index="1" bw="1" slack="0"/>
<pin id="1328" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1_3/30 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="tmp_s_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="7" slack="0"/>
<pin id="1333" dir="0" index="1" bw="3" slack="0"/>
<pin id="1334" dir="0" index="2" bw="1" slack="0"/>
<pin id="1335" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/30 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="i_1_cast_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="5" slack="0"/>
<pin id="1341" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/31 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="exitcond3_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="5" slack="0"/>
<pin id="1345" dir="0" index="1" bw="5" slack="0"/>
<pin id="1346" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/31 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="i_2_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="5" slack="0"/>
<pin id="1351" dir="0" index="1" bw="1" slack="0"/>
<pin id="1352" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/31 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="tmp7_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="7" slack="1"/>
<pin id="1357" dir="0" index="1" bw="5" slack="0"/>
<pin id="1358" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/31 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="tmp7_cast_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="7" slack="0"/>
<pin id="1362" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp7_cast/31 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="tmp_25_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="7" slack="0"/>
<pin id="1366" dir="0" index="1" bw="9" slack="2"/>
<pin id="1367" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/31 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="tmp_26_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="9" slack="0"/>
<pin id="1371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26/31 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="exitcond1_i_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="7" slack="0"/>
<pin id="1376" dir="0" index="1" bw="7" slack="0"/>
<pin id="1377" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/35 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="l_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="7" slack="0"/>
<pin id="1382" dir="0" index="1" bw="1" slack="0"/>
<pin id="1383" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l/35 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="exitcond_i4_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="7" slack="0"/>
<pin id="1388" dir="0" index="1" bw="7" slack="0"/>
<pin id="1389" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i4/36 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="k_1_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="7" slack="0"/>
<pin id="1394" dir="0" index="1" bw="1" slack="0"/>
<pin id="1395" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/36 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="exitcond1_i1_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="4" slack="0"/>
<pin id="1400" dir="0" index="1" bw="4" slack="0"/>
<pin id="1401" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i1/37 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="l_1_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="4" slack="0"/>
<pin id="1406" dir="0" index="1" bw="1" slack="0"/>
<pin id="1407" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_1/37 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="tmp_i4_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="4" slack="0"/>
<pin id="1412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i4/37 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="exitcond_i6_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="7" slack="0"/>
<pin id="1417" dir="0" index="1" bw="7" slack="0"/>
<pin id="1418" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i6/38 "/>
</bind>
</comp>

<comp id="1421" class="1004" name="k_2_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="7" slack="0"/>
<pin id="1423" dir="0" index="1" bw="1" slack="0"/>
<pin id="1424" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/38 "/>
</bind>
</comp>

<comp id="1427" class="1004" name="tmp_37_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="64" slack="0"/>
<pin id="1429" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_37/38 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="tmp_41_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="1" slack="0"/>
<pin id="1433" dir="0" index="1" bw="64" slack="0"/>
<pin id="1434" dir="0" index="2" bw="7" slack="0"/>
<pin id="1435" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/38 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="tmp_259_i_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="64" slack="0"/>
<pin id="1441" dir="0" index="1" bw="64" slack="0"/>
<pin id="1442" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_259_i/38 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="tmp_260_i_cast_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="38" slack="0"/>
<pin id="1447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_260_i_cast/38 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="storemerge_i1_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="1" slack="0"/>
<pin id="1451" dir="0" index="1" bw="64" slack="0"/>
<pin id="1452" dir="0" index="2" bw="64" slack="0"/>
<pin id="1453" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge_i1/38 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="exitcond_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="4" slack="0"/>
<pin id="1459" dir="0" index="1" bw="4" slack="0"/>
<pin id="1460" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/39 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="i_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="4" slack="0"/>
<pin id="1465" dir="0" index="1" bw="1" slack="0"/>
<pin id="1466" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/39 "/>
</bind>
</comp>

<comp id="1469" class="1004" name="tmp_20_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="4" slack="0"/>
<pin id="1471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/39 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="tmp_24_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="16" slack="0"/>
<pin id="1476" dir="0" index="1" bw="64" slack="0"/>
<pin id="1477" dir="0" index="2" bw="6" slack="0"/>
<pin id="1478" dir="0" index="3" bw="7" slack="0"/>
<pin id="1479" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/40 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="iv12_addr_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="3" slack="6"/>
<pin id="1487" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="iv12_addr "/>
</bind>
</comp>

<comp id="1490" class="1005" name="f_cast_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="14" slack="7"/>
<pin id="1492" dir="1" index="1" bw="14" slack="7"/>
</pin_list>
<bind>
<opset="f_cast "/>
</bind>
</comp>

<comp id="1498" class="1005" name="f_1_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="3" slack="0"/>
<pin id="1500" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="f_1 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="phi_mul_cast_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="14" slack="6"/>
<pin id="1505" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="phi_mul_cast "/>
</bind>
</comp>

<comp id="1508" class="1005" name="next_mul_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="13" slack="0"/>
<pin id="1510" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1516" class="1005" name="r_1_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="5" slack="0"/>
<pin id="1518" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="1524" class="1005" name="c_1_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="5" slack="0"/>
<pin id="1526" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="i3_cast_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="5" slack="1"/>
<pin id="1531" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i3_cast "/>
</bind>
</comp>

<comp id="1537" class="1005" name="i0_1_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="3" slack="0"/>
<pin id="1539" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i0_1 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="p_shl6_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="5" slack="1"/>
<pin id="1544" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_shl6 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="i1_1_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="3" slack="0"/>
<pin id="1552" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i1_1 "/>
</bind>
</comp>

<comp id="1555" class="1005" name="Y_2_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="32" slack="1"/>
<pin id="1557" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Y_2 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="k_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="3" slack="0"/>
<pin id="1565" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1568" class="1005" name="iv12_addr_1_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="3" slack="1"/>
<pin id="1570" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="iv12_addr_1 "/>
</bind>
</comp>

<comp id="1573" class="1005" name="tmp_16_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="14" slack="1"/>
<pin id="1575" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="Y_5_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="32" slack="1"/>
<pin id="1580" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Y_5 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="iv16_addr_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="3" slack="8"/>
<pin id="1585" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="iv16_addr "/>
</bind>
</comp>

<comp id="1588" class="1005" name="f_2_cast_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="8" slack="9"/>
<pin id="1590" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="f_2_cast "/>
</bind>
</comp>

<comp id="1596" class="1005" name="f_3_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="5" slack="0"/>
<pin id="1598" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="f_3 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="r_3_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="4" slack="0"/>
<pin id="1606" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r_3 "/>
</bind>
</comp>

<comp id="1609" class="1005" name="tmp4_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="11" slack="8"/>
<pin id="1611" dir="1" index="1" bw="11" slack="8"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="c_3_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="4" slack="0"/>
<pin id="1619" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c_3 "/>
</bind>
</comp>

<comp id="1625" class="1005" name="i0_2_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="3" slack="0"/>
<pin id="1627" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i0_2 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="tmp_13_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="9" slack="2"/>
<pin id="1632" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="i1_5_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="3" slack="0"/>
<pin id="1640" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i1_5 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="tmp_31_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="7" slack="1"/>
<pin id="1645" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1651" class="1005" name="i_3_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="3" slack="0"/>
<pin id="1653" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1656" class="1005" name="Y_7_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="64" slack="1"/>
<pin id="1658" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="Y_7 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="iv16_addr_1_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="3" slack="1"/>
<pin id="1666" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="iv16_addr_1 "/>
</bind>
</comp>

<comp id="1669" class="1005" name="phitmp_i_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="3" slack="0"/>
<pin id="1671" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="phitmp_i "/>
</bind>
</comp>

<comp id="1674" class="1005" name="Y_11_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="64" slack="1"/>
<pin id="1676" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="Y_11 "/>
</bind>
</comp>

<comp id="1682" class="1005" name="f_5_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="7" slack="0"/>
<pin id="1684" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="f_5 "/>
</bind>
</comp>

<comp id="1690" class="1005" name="i0_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="3" slack="0"/>
<pin id="1692" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i0 "/>
</bind>
</comp>

<comp id="1695" class="1005" name="tmp6_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="9" slack="2"/>
<pin id="1697" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="i1_3_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="3" slack="0"/>
<pin id="1705" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i1_3 "/>
</bind>
</comp>

<comp id="1708" class="1005" name="tmp_s_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="7" slack="1"/>
<pin id="1710" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1716" class="1005" name="i_2_reg_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="5" slack="0"/>
<pin id="1718" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1724" class="1005" name="l_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="7" slack="0"/>
<pin id="1726" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="1732" class="1005" name="k_1_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="7" slack="0"/>
<pin id="1734" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="1740" class="1005" name="l_1_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="4" slack="0"/>
<pin id="1742" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="l_1 "/>
</bind>
</comp>

<comp id="1745" class="1005" name="c_assign_1_addr_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="4" slack="1"/>
<pin id="1747" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_assign_1_addr "/>
</bind>
</comp>

<comp id="1753" class="1005" name="k_2_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="7" slack="0"/>
<pin id="1755" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="1758" class="1005" name="storemerge_i1_reg_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="64" slack="0"/>
<pin id="1760" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="storemerge_i1 "/>
</bind>
</comp>

<comp id="1766" class="1005" name="i_reg_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="4" slack="0"/>
<pin id="1768" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1771" class="1005" name="tmp_20_reg_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="64" slack="1"/>
<pin id="1773" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1776" class="1005" name="c_assign_1_addr_1_reg_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="4" slack="1"/>
<pin id="1778" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_assign_1_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="149"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="158" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="12" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="48" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="229"><net_src comp="12" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="230"><net_src comp="224" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="236"><net_src comp="12" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="248"><net_src comp="12" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="249"><net_src comp="12" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="255"><net_src comp="12" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="48" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="250" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="273"><net_src comp="12" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="268" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="280"><net_src comp="12" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="275" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="12" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="48" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="299"><net_src comp="287" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="305"><net_src comp="12" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="316"><net_src comp="12" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="317"><net_src comp="311" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="323"><net_src comp="2" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="12" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="318" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="14" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="26" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="356"><net_src comp="28" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="367"><net_src comp="26" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="375"><net_src comp="368" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="379"><net_src comp="14" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="390"><net_src comp="14" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="407"><net_src comp="401" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="411"><net_src comp="14" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="418"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="422"><net_src comp="26" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="429"><net_src comp="419" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="78" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="430" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="444"><net_src comp="78" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="451"><net_src comp="441" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="452"><net_src comp="445" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="456"><net_src comp="14" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="453" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="467"><net_src comp="14" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="474"><net_src comp="464" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="478"><net_src comp="14" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="485"><net_src comp="475" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="489"><net_src comp="22" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="496"><net_src comp="486" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="506"><net_src comp="500" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="510"><net_src comp="88" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="517"><net_src comp="507" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="521"><net_src comp="14" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="528"><net_src comp="518" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="532"><net_src comp="14" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="539"><net_src comp="529" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="543"><net_src comp="26" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="550"><net_src comp="540" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="554"><net_src comp="88" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="561"><net_src comp="551" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="565"><net_src comp="88" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="572"><net_src comp="562" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="576"><net_src comp="78" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="583"><net_src comp="573" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="587"><net_src comp="12" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="594"><net_src comp="584" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="588" pin="4"/><net_sink comp="306" pin=1"/></net>

<net id="599"><net_src comp="88" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="606"><net_src comp="596" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="610"><net_src comp="78" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="617"><net_src comp="607" pin="1"/><net_sink comp="611" pin=2"/></net>

<net id="623"><net_src comp="96" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="629"><net_src comp="130" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="635"><net_src comp="132" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="641"><net_src comp="100" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="647"><net_src comp="46" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="653"><net_src comp="24" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="659"><net_src comp="76" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="663"><net_src comp="335" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="335" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="16" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="335" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="22" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="679"><net_src comp="357" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="357" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="30" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="346" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="32" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="346" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="36" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="368" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="32" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="368" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="36" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="713"><net_src comp="380" pin="4"/><net_sink comp="710" pin=0"/></net>

<net id="718"><net_src comp="380" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="38" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="380" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="22" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="731"><net_src comp="42" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="380" pin="4"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="44" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="737"><net_src comp="391" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="742"><net_src comp="391" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="38" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="391" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="22" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="734" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="759"><net_src comp="750" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="763"><net_src comp="755" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="768"><net_src comp="219" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="774"><net_src comp="50" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="219" pin="3"/><net_sink comp="769" pin=1"/></net>

<net id="776"><net_src comp="52" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="781"><net_src comp="219" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="54" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="786"><net_src comp="765" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="792"><net_src comp="769" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="777" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="794"><net_src comp="783" pin="1"/><net_sink comp="787" pin=2"/></net>

<net id="799"><net_src comp="412" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="56" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="412" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="22" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="810"><net_src comp="801" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="817"><net_src comp="60" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="818"><net_src comp="364" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="819"><net_src comp="14" pin="0"/><net_sink comp="812" pin=2"/></net>

<net id="823"><net_src comp="812" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="829"><net_src comp="62" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="364" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="831"><net_src comp="48" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="835"><net_src comp="824" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="840"><net_src comp="820" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="832" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="845"><net_src comp="836" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="850"><net_src comp="842" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="855"><net_src comp="846" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="859"><net_src comp="398" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="219" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="867"><net_src comp="398" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="219" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="876"><net_src comp="398" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="219" pin="3"/><net_sink comp="872" pin=1"/></net>

<net id="882"><net_src comp="868" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="864" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="888"><net_src comp="860" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="856" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="895"><net_src comp="64" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="884" pin="2"/><net_sink comp="890" pin=1"/></net>

<net id="897"><net_src comp="52" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="902"><net_src comp="872" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="54" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="907"><net_src comp="878" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="913"><net_src comp="890" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="914"><net_src comp="898" pin="2"/><net_sink comp="908" pin=1"/></net>

<net id="915"><net_src comp="904" pin="1"/><net_sink comp="908" pin=2"/></net>

<net id="922"><net_src comp="66" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="923"><net_src comp="398" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="924"><net_src comp="68" pin="0"/><net_sink comp="916" pin=2"/></net>

<net id="925"><net_src comp="70" pin="0"/><net_sink comp="916" pin=3"/></net>

<net id="926"><net_src comp="916" pin="4"/><net_sink comp="237" pin=1"/></net>

<net id="933"><net_src comp="927" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="938"><net_src comp="423" pin="4"/><net_sink comp="935" pin=0"/></net>

<net id="943"><net_src comp="423" pin="4"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="72" pin="0"/><net_sink comp="939" pin=1"/></net>

<net id="949"><net_src comp="423" pin="4"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="36" pin="0"/><net_sink comp="945" pin=1"/></net>

<net id="955"><net_src comp="434" pin="4"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="80" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="961"><net_src comp="434" pin="4"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="84" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="968"><net_src comp="86" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="969"><net_src comp="434" pin="4"/><net_sink comp="963" pin=1"/></net>

<net id="970"><net_src comp="88" pin="0"/><net_sink comp="963" pin=2"/></net>

<net id="976"><net_src comp="90" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="977"><net_src comp="434" pin="4"/><net_sink comp="971" pin=1"/></net>

<net id="978"><net_src comp="26" pin="0"/><net_sink comp="971" pin=2"/></net>

<net id="982"><net_src comp="971" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="987"><net_src comp="979" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="963" pin="3"/><net_sink comp="983" pin=1"/></net>

<net id="993"><net_src comp="445" pin="4"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="80" pin="0"/><net_sink comp="989" pin=1"/></net>

<net id="999"><net_src comp="445" pin="4"/><net_sink comp="995" pin=0"/></net>

<net id="1000"><net_src comp="84" pin="0"/><net_sink comp="995" pin=1"/></net>

<net id="1005"><net_src comp="457" pin="4"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="38" pin="0"/><net_sink comp="1001" pin=1"/></net>

<net id="1011"><net_src comp="457" pin="4"/><net_sink comp="1007" pin=0"/></net>

<net id="1012"><net_src comp="22" pin="0"/><net_sink comp="1007" pin=1"/></net>

<net id="1018"><net_src comp="92" pin="0"/><net_sink comp="1013" pin=0"/></net>

<net id="1019"><net_src comp="457" pin="4"/><net_sink comp="1013" pin=1"/></net>

<net id="1020"><net_src comp="26" pin="0"/><net_sink comp="1013" pin=2"/></net>

<net id="1024"><net_src comp="1013" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1030"><net_src comp="94" pin="0"/><net_sink comp="1025" pin=0"/></net>

<net id="1031"><net_src comp="457" pin="4"/><net_sink comp="1025" pin=1"/></net>

<net id="1032"><net_src comp="48" pin="0"/><net_sink comp="1025" pin=2"/></net>

<net id="1036"><net_src comp="1025" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1041"><net_src comp="1021" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="1033" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1047"><net_src comp="468" pin="4"/><net_sink comp="1043" pin=0"/></net>

<net id="1048"><net_src comp="38" pin="0"/><net_sink comp="1043" pin=1"/></net>

<net id="1053"><net_src comp="468" pin="4"/><net_sink comp="1049" pin=0"/></net>

<net id="1054"><net_src comp="22" pin="0"/><net_sink comp="1049" pin=1"/></net>

<net id="1060"><net_src comp="98" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1061"><net_src comp="468" pin="4"/><net_sink comp="1055" pin=1"/></net>

<net id="1062"><net_src comp="14" pin="0"/><net_sink comp="1055" pin=2"/></net>

<net id="1066"><net_src comp="1055" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1072"><net_src comp="94" pin="0"/><net_sink comp="1067" pin=0"/></net>

<net id="1073"><net_src comp="468" pin="4"/><net_sink comp="1067" pin=1"/></net>

<net id="1074"><net_src comp="48" pin="0"/><net_sink comp="1067" pin=2"/></net>

<net id="1078"><net_src comp="1067" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1083"><net_src comp="1063" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="1075" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1088"><net_src comp="479" pin="4"/><net_sink comp="1085" pin=0"/></net>

<net id="1093"><net_src comp="479" pin="4"/><net_sink comp="1089" pin=0"/></net>

<net id="1094"><net_src comp="16" pin="0"/><net_sink comp="1089" pin=1"/></net>

<net id="1099"><net_src comp="479" pin="4"/><net_sink comp="1095" pin=0"/></net>

<net id="1100"><net_src comp="22" pin="0"/><net_sink comp="1095" pin=1"/></net>

<net id="1105"><net_src comp="1085" pin="1"/><net_sink comp="1101" pin=1"/></net>

<net id="1109"><net_src comp="1101" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1114"><net_src comp="1106" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1118"><net_src comp="1110" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1122"><net_src comp="1115" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="1127"><net_src comp="263" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1133"><net_src comp="102" pin="0"/><net_sink comp="1128" pin=0"/></net>

<net id="1134"><net_src comp="263" pin="3"/><net_sink comp="1128" pin=1"/></net>

<net id="1135"><net_src comp="104" pin="0"/><net_sink comp="1128" pin=2"/></net>

<net id="1140"><net_src comp="263" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="106" pin="0"/><net_sink comp="1136" pin=1"/></net>

<net id="1145"><net_src comp="1124" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1151"><net_src comp="1128" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1152"><net_src comp="1136" pin="2"/><net_sink comp="1146" pin=1"/></net>

<net id="1153"><net_src comp="1142" pin="1"/><net_sink comp="1146" pin=2"/></net>

<net id="1158"><net_src comp="490" pin="4"/><net_sink comp="1154" pin=0"/></net>

<net id="1159"><net_src comp="16" pin="0"/><net_sink comp="1154" pin=1"/></net>

<net id="1163"><net_src comp="490" pin="4"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="1169"><net_src comp="22" pin="0"/><net_sink comp="1165" pin=0"/></net>

<net id="1170"><net_src comp="490" pin="4"/><net_sink comp="1165" pin=1"/></net>

<net id="1177"><net_src comp="108" pin="0"/><net_sink comp="1171" pin=0"/></net>

<net id="1178"><net_src comp="500" pin="4"/><net_sink comp="1171" pin=1"/></net>

<net id="1179"><net_src comp="110" pin="0"/><net_sink comp="1171" pin=2"/></net>

<net id="1180"><net_src comp="112" pin="0"/><net_sink comp="1171" pin=3"/></net>

<net id="1181"><net_src comp="1171" pin="4"/><net_sink comp="281" pin=1"/></net>

<net id="1187"><net_src comp="114" pin="0"/><net_sink comp="1182" pin=0"/></net>

<net id="1188"><net_src comp="441" pin="1"/><net_sink comp="1182" pin=1"/></net>

<net id="1189"><net_src comp="78" pin="0"/><net_sink comp="1182" pin=2"/></net>

<net id="1194"><net_src comp="1182" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1198"><net_src comp="1190" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1203"><net_src comp="1195" pin="1"/><net_sink comp="1199" pin=1"/></net>

<net id="1207"><net_src comp="1199" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1212"><net_src comp="497" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1216"><net_src comp="263" pin="3"/><net_sink comp="1213" pin=0"/></net>

<net id="1220"><net_src comp="497" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1224"><net_src comp="263" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1229"><net_src comp="497" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="263" pin="3"/><net_sink comp="1225" pin=1"/></net>

<net id="1235"><net_src comp="1221" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1236"><net_src comp="1217" pin="1"/><net_sink comp="1231" pin=1"/></net>

<net id="1241"><net_src comp="1213" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1242"><net_src comp="1209" pin="1"/><net_sink comp="1237" pin=1"/></net>

<net id="1248"><net_src comp="116" pin="0"/><net_sink comp="1243" pin=0"/></net>

<net id="1249"><net_src comp="1237" pin="2"/><net_sink comp="1243" pin=1"/></net>

<net id="1250"><net_src comp="104" pin="0"/><net_sink comp="1243" pin=2"/></net>

<net id="1255"><net_src comp="1225" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1256"><net_src comp="106" pin="0"/><net_sink comp="1251" pin=1"/></net>

<net id="1260"><net_src comp="1231" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1266"><net_src comp="1243" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1267"><net_src comp="1251" pin="2"/><net_sink comp="1261" pin=1"/></net>

<net id="1268"><net_src comp="1257" pin="1"/><net_sink comp="1261" pin=2"/></net>

<net id="1273"><net_src comp="511" pin="4"/><net_sink comp="1269" pin=0"/></net>

<net id="1274"><net_src comp="118" pin="0"/><net_sink comp="1269" pin=1"/></net>

<net id="1279"><net_src comp="511" pin="4"/><net_sink comp="1275" pin=0"/></net>

<net id="1280"><net_src comp="122" pin="0"/><net_sink comp="1275" pin=1"/></net>

<net id="1285"><net_src comp="522" pin="4"/><net_sink comp="1281" pin=0"/></net>

<net id="1286"><net_src comp="38" pin="0"/><net_sink comp="1281" pin=1"/></net>

<net id="1291"><net_src comp="522" pin="4"/><net_sink comp="1287" pin=0"/></net>

<net id="1292"><net_src comp="22" pin="0"/><net_sink comp="1287" pin=1"/></net>

<net id="1298"><net_src comp="124" pin="0"/><net_sink comp="1293" pin=0"/></net>

<net id="1299"><net_src comp="522" pin="4"/><net_sink comp="1293" pin=1"/></net>

<net id="1300"><net_src comp="126" pin="0"/><net_sink comp="1293" pin=2"/></net>

<net id="1306"><net_src comp="128" pin="0"/><net_sink comp="1301" pin=0"/></net>

<net id="1307"><net_src comp="522" pin="4"/><net_sink comp="1301" pin=1"/></net>

<net id="1308"><net_src comp="78" pin="0"/><net_sink comp="1301" pin=2"/></net>

<net id="1312"><net_src comp="1301" pin="3"/><net_sink comp="1309" pin=0"/></net>

<net id="1317"><net_src comp="1309" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1318"><net_src comp="1293" pin="3"/><net_sink comp="1313" pin=1"/></net>

<net id="1323"><net_src comp="533" pin="4"/><net_sink comp="1319" pin=0"/></net>

<net id="1324"><net_src comp="38" pin="0"/><net_sink comp="1319" pin=1"/></net>

<net id="1329"><net_src comp="533" pin="4"/><net_sink comp="1325" pin=0"/></net>

<net id="1330"><net_src comp="22" pin="0"/><net_sink comp="1325" pin=1"/></net>

<net id="1336"><net_src comp="128" pin="0"/><net_sink comp="1331" pin=0"/></net>

<net id="1337"><net_src comp="533" pin="4"/><net_sink comp="1331" pin=1"/></net>

<net id="1338"><net_src comp="78" pin="0"/><net_sink comp="1331" pin=2"/></net>

<net id="1342"><net_src comp="544" pin="4"/><net_sink comp="1339" pin=0"/></net>

<net id="1347"><net_src comp="544" pin="4"/><net_sink comp="1343" pin=0"/></net>

<net id="1348"><net_src comp="72" pin="0"/><net_sink comp="1343" pin=1"/></net>

<net id="1353"><net_src comp="544" pin="4"/><net_sink comp="1349" pin=0"/></net>

<net id="1354"><net_src comp="36" pin="0"/><net_sink comp="1349" pin=1"/></net>

<net id="1359"><net_src comp="1339" pin="1"/><net_sink comp="1355" pin=1"/></net>

<net id="1363"><net_src comp="1355" pin="2"/><net_sink comp="1360" pin=0"/></net>

<net id="1368"><net_src comp="1360" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="1372"><net_src comp="1364" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="1378"><net_src comp="555" pin="4"/><net_sink comp="1374" pin=0"/></net>

<net id="1379"><net_src comp="134" pin="0"/><net_sink comp="1374" pin=1"/></net>

<net id="1384"><net_src comp="555" pin="4"/><net_sink comp="1380" pin=0"/></net>

<net id="1385"><net_src comp="122" pin="0"/><net_sink comp="1380" pin=1"/></net>

<net id="1390"><net_src comp="566" pin="4"/><net_sink comp="1386" pin=0"/></net>

<net id="1391"><net_src comp="118" pin="0"/><net_sink comp="1386" pin=1"/></net>

<net id="1396"><net_src comp="566" pin="4"/><net_sink comp="1392" pin=0"/></net>

<net id="1397"><net_src comp="122" pin="0"/><net_sink comp="1392" pin=1"/></net>

<net id="1402"><net_src comp="577" pin="4"/><net_sink comp="1398" pin=0"/></net>

<net id="1403"><net_src comp="80" pin="0"/><net_sink comp="1398" pin=1"/></net>

<net id="1408"><net_src comp="577" pin="4"/><net_sink comp="1404" pin=0"/></net>

<net id="1409"><net_src comp="84" pin="0"/><net_sink comp="1404" pin=1"/></net>

<net id="1413"><net_src comp="577" pin="4"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="1419"><net_src comp="600" pin="4"/><net_sink comp="1415" pin=0"/></net>

<net id="1420"><net_src comp="134" pin="0"/><net_sink comp="1415" pin=1"/></net>

<net id="1425"><net_src comp="600" pin="4"/><net_sink comp="1421" pin=0"/></net>

<net id="1426"><net_src comp="122" pin="0"/><net_sink comp="1421" pin=1"/></net>

<net id="1430"><net_src comp="588" pin="4"/><net_sink comp="1427" pin=0"/></net>

<net id="1436"><net_src comp="102" pin="0"/><net_sink comp="1431" pin=0"/></net>

<net id="1437"><net_src comp="588" pin="4"/><net_sink comp="1431" pin=1"/></net>

<net id="1438"><net_src comp="138" pin="0"/><net_sink comp="1431" pin=2"/></net>

<net id="1443"><net_src comp="588" pin="4"/><net_sink comp="1439" pin=0"/></net>

<net id="1444"><net_src comp="140" pin="0"/><net_sink comp="1439" pin=1"/></net>

<net id="1448"><net_src comp="1427" pin="1"/><net_sink comp="1445" pin=0"/></net>

<net id="1454"><net_src comp="1431" pin="3"/><net_sink comp="1449" pin=0"/></net>

<net id="1455"><net_src comp="1439" pin="2"/><net_sink comp="1449" pin=1"/></net>

<net id="1456"><net_src comp="1445" pin="1"/><net_sink comp="1449" pin=2"/></net>

<net id="1461"><net_src comp="611" pin="4"/><net_sink comp="1457" pin=0"/></net>

<net id="1462"><net_src comp="80" pin="0"/><net_sink comp="1457" pin=1"/></net>

<net id="1467"><net_src comp="611" pin="4"/><net_sink comp="1463" pin=0"/></net>

<net id="1468"><net_src comp="84" pin="0"/><net_sink comp="1463" pin=1"/></net>

<net id="1472"><net_src comp="611" pin="4"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1480"><net_src comp="108" pin="0"/><net_sink comp="1474" pin=0"/></net>

<net id="1481"><net_src comp="306" pin="3"/><net_sink comp="1474" pin=1"/></net>

<net id="1482"><net_src comp="142" pin="0"/><net_sink comp="1474" pin=2"/></net>

<net id="1483"><net_src comp="144" pin="0"/><net_sink comp="1474" pin=3"/></net>

<net id="1484"><net_src comp="1474" pin="4"/><net_sink comp="325" pin=1"/></net>

<net id="1488"><net_src comp="198" pin="3"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="1493"><net_src comp="660" pin="1"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1501"><net_src comp="670" pin="2"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="1506"><net_src comp="676" pin="1"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="1511"><net_src comp="680" pin="2"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1519"><net_src comp="692" pin="2"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1527"><net_src comp="704" pin="2"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1532"><net_src comp="710" pin="1"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="1540"><net_src comp="720" pin="2"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1545"><net_src comp="726" pin="3"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1553"><net_src comp="744" pin="2"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1558"><net_src comp="787" pin="3"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="1566"><net_src comp="801" pin="2"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="1571"><net_src comp="224" pin="3"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="1576"><net_src comp="851" pin="2"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1581"><net_src comp="908" pin="3"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="1586"><net_src comp="243" pin="3"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="1591"><net_src comp="935" pin="1"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="1190" pin=1"/></net>

<net id="1599"><net_src comp="945" pin="2"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="1607"><net_src comp="957" pin="2"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1612"><net_src comp="983" pin="2"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1620"><net_src comp="995" pin="2"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1628"><net_src comp="1007" pin="2"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1633"><net_src comp="1037" pin="2"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="1110" pin=1"/></net>

<net id="1641"><net_src comp="1049" pin="2"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="1646"><net_src comp="1079" pin="2"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1654"><net_src comp="1095" pin="2"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1659"><net_src comp="1146" pin="3"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1667"><net_src comp="268" pin="3"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="1672"><net_src comp="1165" pin="2"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="1677"><net_src comp="1261" pin="3"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="1685"><net_src comp="1275" pin="2"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="1693"><net_src comp="1287" pin="2"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="1698"><net_src comp="1313" pin="2"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="1364" pin=1"/></net>

<net id="1706"><net_src comp="1325" pin="2"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="1711"><net_src comp="1331" pin="3"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1719"><net_src comp="1349" pin="2"/><net_sink comp="1716" pin=0"/></net>

<net id="1720"><net_src comp="1716" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="1727"><net_src comp="1380" pin="2"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="1735"><net_src comp="1392" pin="2"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1743"><net_src comp="1404" pin="2"/><net_sink comp="1740" pin=0"/></net>

<net id="1744"><net_src comp="1740" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="1748"><net_src comp="300" pin="3"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1756"><net_src comp="1421" pin="2"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="600" pin=2"/></net>

<net id="1761"><net_src comp="1449" pin="3"/><net_sink comp="1758" pin=0"/></net>

<net id="1762"><net_src comp="1758" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="1769"><net_src comp="1463" pin="2"/><net_sink comp="1766" pin=0"/></net>

<net id="1770"><net_src comp="1766" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1774"><net_src comp="1469" pin="1"/><net_sink comp="1771" pin=0"/></net>

<net id="1775"><net_src comp="1771" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1779"><net_src comp="311" pin="3"/><net_sink comp="1776" pin=0"/></net>

<net id="1780"><net_src comp="1776" pin="1"/><net_sink comp="306" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: netScores | {40 }
 - Input state : 
  - Chain level:
	State 1
		iv12_addr : 1
	State 2
		f_cast : 1
		exitcond1 : 1
		f_1 : 1
		StgValue_64 : 2
	State 3
		phi_mul_cast : 1
		next_mul : 1
		exitcond7 : 1
		r_1 : 1
		StgValue_74 : 2
	State 4
		exitcond9 : 1
		c_1 : 1
		StgValue_81 : 2
	State 5
		i3_cast : 1
		exitcond11 : 1
		i0_1 : 1
		StgValue_89 : 2
		p_shl6 : 1
	State 6
		i1_cast : 1
		exitcond15 : 1
		i1_1 : 1
		StgValue_98 : 2
		tmp1 : 2
		tmp_18 : 3
		tmp_19 : 4
		iv11_addr : 5
		StgValue_103 : 6
	State 7
	State 8
	State 9
		Y_1 : 1
		tmp_21 : 1
		Y : 1
		Y_1_cast : 2
		Y_2 : 3
	State 10
		exitcond_i : 1
		k : 1
		StgValue_120 : 2
		tmp_247_i : 2
		iv12_addr_1 : 3
		iv12_load : 4
		p_shl_cast : 1
		p_shl1_cast : 1
		tmp_15 : 2
		tmp_31_cast : 3
		tmp2 : 4
		tmp_16 : 5
	State 11
		tmp_23 : 1
		tmp_35 : 1
		i20_1 : 1
		Y_8 : 2
		i20_1_cast : 2
		tmp_36 : 3
		Y_3 : 2
		Y_4_cast : 3
		Y_5 : 4
	State 12
		tmp_17 : 1
		conv1ActivationMap_a : 2
		StgValue_149 : 3
	State 13
	State 14
		f_2_cast : 1
		exitcond2 : 1
		f_3 : 1
		StgValue_159 : 2
	State 15
		exitcond8 : 1
		r_3 : 1
		StgValue_166 : 2
		p_shl2 : 1
		p_shl3 : 1
		p_shl3_cast : 2
		tmp4 : 3
	State 16
		exitcond10 : 1
		c_3 : 1
		StgValue_177 : 2
	State 17
		exitcond12 : 1
		i0_2 : 1
		StgValue_184 : 2
		p_shl9 : 1
		p_shl9_cast : 2
		p_shl4 : 1
		p_shl4_cast : 2
		tmp_13 : 3
	State 18
		exitcond14 : 1
		i1_5 : 1
		StgValue_196 : 2
		p_shl8 : 1
		p_shl8_cast : 2
		p_shl10 : 1
		p_shl10_cast : 2
		tmp_31 : 3
	State 19
		i9_cast : 1
		exitcond13 : 1
		i_3 : 1
		StgValue_209 : 2
		tmp3 : 2
		tmp3_cast : 3
		tmp_32 : 4
		tmp_58_cast : 5
		tmp_33 : 6
		iv14_addr : 7
		StgValue_216 : 8
	State 20
	State 21
	State 22
	State 23
	State 24
		Y_6 : 1
		tmp_22 : 1
		Y_4 : 1
		Y_7_cast : 2
		Y_7 : 3
	State 25
		exitcond_i2 : 1
		StgValue_234 : 2
		tmp_189_i : 1
		iv16_addr_1 : 2
		iv16_load : 3
		phitmp_i : 1
		tmp_27 : 1
		tmp5 : 1
		tmp5_cast : 2
		tmp_29 : 3
		tmp_30 : 4
		conv2ActivationMap_a : 5
		StgValue_246 : 6
	State 26
		tmp_43 : 1
		tmp_45 : 1
		i22_1 : 1
		Y_10 : 2
		i22_1_cast : 2
		tmp_46 : 3
		Y_9 : 2
		Y_10_cast : 3
		Y_11 : 4
	State 27
	State 28
		exitcond6 : 1
		f_5 : 1
		StgValue_267 : 2
	State 29
		exitcond5 : 1
		i0 : 1
		StgValue_274 : 2
		p_shl5 : 1
		p_shl7 : 1
		p_shl12_cast : 2
		tmp6 : 3
	State 30
		exitcond4 : 1
		i1_3 : 1
		StgValue_285 : 2
		tmp_s : 1
	State 31
		i_1_cast : 1
		exitcond3 : 1
		i_2 : 1
		StgValue_294 : 2
		tmp7 : 2
		tmp7_cast : 3
		tmp_25 : 4
		tmp_26 : 5
		b_pool2ActivationMap_1 : 6
		StgValue_300 : 7
	State 32
	State 33
	State 34
	State 35
		exitcond1_i : 1
		l : 1
		StgValue_311 : 2
	State 36
		exitcond_i4 : 1
		k_1 : 1
		StgValue_318 : 2
	State 37
		exitcond1_i1 : 1
		l_1 : 1
		StgValue_324 : 2
		tmp_i4 : 1
		c_assign_1_addr : 2
	State 38
		StgValue_331 : 1
		exitcond_i6 : 1
		k_2 : 1
		StgValue_335 : 2
		tmp_37 : 1
		tmp_41 : 1
		tmp_259_i : 1
		tmp_260_i_cast : 2
		storemerge_i1 : 3
	State 39
		exitcond : 1
		i : 1
		StgValue_347 : 2
		tmp_20 : 1
		c_assign_1_addr_1 : 2
		i2 : 3
	State 40
		tmp_24 : 1
		StgValue_355 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|          |    grp_c_sum_fu_618    |    0    |  15.155 |   889   |   1510  |
|          |    grp_f_sum_fu_624    |    5    |  11.827 |   1026  |   1212  |
|          |    grp_g_sum_fu_630    |    0    |  8.4095 |   539   |   765   |
|   call   |    grp_d_sum_fu_636    |    0    |  8.4095 |   497   |   737   |
|          |     grp_sum_fu_642     |    0    |  8.4095 |   399   |   587   |
|          |    grp_b_max_fu_648    |    0    |  1.664  |   168   |   182   |
|          |    grp_d_max_fu_654    |    0    |  1.664  |   136   |   159   |
|----------|------------------------|---------|---------|---------|---------|
|          |       f_1_fu_670       |    0    |    0    |    0    |    12   |
|          |     next_mul_fu_680    |    0    |    0    |    0    |    20   |
|          |       r_1_fu_692       |    0    |    0    |    0    |    15   |
|          |       c_1_fu_704       |    0    |    0    |    0    |    15   |
|          |       i0_1_fu_720      |    0    |    0    |    0    |    12   |
|          |       i1_1_fu_744      |    0    |    0    |    0    |    12   |
|          |       tmp1_fu_750      |    0    |    0    |    0    |    14   |
|          |      tmp_18_fu_755     |    0    |    0    |    0    |    14   |
|          |        k_fu_801        |    0    |    0    |    0    |    12   |
|          |       tmp2_fu_846      |    0    |    0    |    0    |    14   |
|          |      tmp_16_fu_851     |    0    |    0    |    0    |    14   |
|          |      i20_1_fu_872      |    0    |    0    |    0    |    39   |
|          |       Y_8_fu_878       |    0    |    0    |    0    |    36   |
|          |    i20_1_cast_fu_884   |    0    |    0    |    0    |    37   |
|          |       f_3_fu_945       |    0    |    0    |    0    |    15   |
|          |       r_3_fu_957       |    0    |    0    |    0    |    13   |
|          |       tmp4_fu_983      |    0    |    0    |    0    |    18   |
|          |       c_3_fu_995       |    0    |    0    |    0    |    13   |
|          |      i0_2_fu_1007      |    0    |    0    |    0    |    12   |
|          |      i1_5_fu_1049      |    0    |    0    |    0    |    12   |
|    add   |       i_3_fu_1095      |    0    |    0    |    0    |    12   |
|          |      tmp3_fu_1101      |    0    |    0    |    0    |    15   |
|          |     tmp_32_fu_1110     |    0    |    0    |    0    |    16   |
|          |    phitmp_i_fu_1165    |    0    |    0    |    0    |    12   |
|          |      tmp5_fu_1190      |    0    |    0    |    0    |    15   |
|          |     tmp_29_fu_1199     |    0    |    0    |    0    |    18   |
|          |      i22_1_fu_1225     |    0    |    0    |    0    |    71   |
|          |      Y_10_fu_1231      |    0    |    0    |    0    |    47   |
|          |   i22_1_cast_fu_1237   |    0    |    0    |    0    |    48   |
|          |       f_5_fu_1275      |    0    |    0    |    0    |    15   |
|          |       i0_fu_1287       |    0    |    0    |    0    |    12   |
|          |      tmp6_fu_1313      |    0    |    0    |    0    |    16   |
|          |      i1_3_fu_1325      |    0    |    0    |    0    |    12   |
|          |       i_2_fu_1349      |    0    |    0    |    0    |    15   |
|          |      tmp7_fu_1355      |    0    |    0    |    0    |    15   |
|          |     tmp_25_fu_1364     |    0    |    0    |    0    |    16   |
|          |        l_fu_1380       |    0    |    0    |    0    |    15   |
|          |       k_1_fu_1392      |    0    |    0    |    0    |    15   |
|          |       l_1_fu_1404      |    0    |    0    |    0    |    13   |
|          |       k_2_fu_1421      |    0    |    0    |    0    |    15   |
|          |        i_fu_1463       |    0    |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|---------|
|          |       Y_2_fu_787       |    0    |    0    |    0    |    32   |
|          |       Y_5_fu_908       |    0    |    0    |    0    |    32   |
|  select  |       Y_7_fu_1146      |    0    |    0    |    0    |    64   |
|          |      Y_11_fu_1261      |    0    |    0    |    0    |    64   |
|          |  storemerge_i1_fu_1449 |    0    |    0    |    0    |    64   |
|----------|------------------------|---------|---------|---------|---------|
|          |    exitcond1_fu_664    |    0    |    0    |    0    |    9    |
|          |    exitcond7_fu_686    |    0    |    0    |    0    |    11   |
|          |    exitcond9_fu_698    |    0    |    0    |    0    |    11   |
|          |    exitcond11_fu_714   |    0    |    0    |    0    |    9    |
|          |    exitcond15_fu_738   |    0    |    0    |    0    |    9    |
|          |    exitcond_i_fu_795   |    0    |    0    |    0    |    9    |
|          |    exitcond2_fu_939    |    0    |    0    |    0    |    11   |
|          |    exitcond8_fu_951    |    0    |    0    |    0    |    9    |
|          |    exitcond10_fu_989   |    0    |    0    |    0    |    9    |
|          |   exitcond12_fu_1001   |    0    |    0    |    0    |    9    |
|   icmp   |   exitcond14_fu_1043   |    0    |    0    |    0    |    9    |
|          |   exitcond13_fu_1089   |    0    |    0    |    0    |    9    |
|          |   exitcond_i2_fu_1154  |    0    |    0    |    0    |    9    |
|          |    exitcond6_fu_1269   |    0    |    0    |    0    |    11   |
|          |    exitcond5_fu_1281   |    0    |    0    |    0    |    9    |
|          |    exitcond4_fu_1319   |    0    |    0    |    0    |    9    |
|          |    exitcond3_fu_1343   |    0    |    0    |    0    |    11   |
|          |   exitcond1_i_fu_1374  |    0    |    0    |    0    |    11   |
|          |   exitcond_i4_fu_1386  |    0    |    0    |    0    |    11   |
|          |  exitcond1_i1_fu_1398  |    0    |    0    |    0    |    9    |
|          |   exitcond_i6_fu_1415  |    0    |    0    |    0    |    11   |
|          |    exitcond_fu_1457    |    0    |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|---------|
|          |      tmp_15_fu_836     |    0    |    0    |    0    |    15   |
|    sub   |     tmp_13_fu_1037     |    0    |    0    |    0    |    15   |
|          |     tmp_31_fu_1079     |    0    |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|---------|
|          |      f_cast_fu_660     |    0    |    0    |    0    |    0    |
|          |   phi_mul_cast_fu_676  |    0    |    0    |    0    |    0    |
|          |     i3_cast_fu_710     |    0    |    0    |    0    |    0    |
|          |     i1_cast_fu_734     |    0    |    0    |    0    |    0    |
|          |      tmp_19_fu_760     |    0    |    0    |    0    |    0    |
|          |     Y_1_cast_fu_783    |    0    |    0    |    0    |    0    |
|          |    tmp_247_i_fu_807    |    0    |    0    |    0    |    0    |
|          |    p_shl_cast_fu_820   |    0    |    0    |    0    |    0    |
|          |   p_shl1_cast_fu_832   |    0    |    0    |    0    |    0    |
|          |     Y_4_cast_fu_904    |    0    |    0    |    0    |    0    |
|          |      tmp_17_fu_930     |    0    |    0    |    0    |    0    |
|          |     f_2_cast_fu_935    |    0    |    0    |    0    |    0    |
|          |   p_shl3_cast_fu_979   |    0    |    0    |    0    |    0    |
|          |   p_shl9_cast_fu_1021  |    0    |    0    |    0    |    0    |
|          |   p_shl4_cast_fu_1033  |    0    |    0    |    0    |    0    |
|   zext   |   p_shl8_cast_fu_1063  |    0    |    0    |    0    |    0    |
|          |  p_shl10_cast_fu_1075  |    0    |    0    |    0    |    0    |
|          |     i9_cast_fu_1085    |    0    |    0    |    0    |    0    |
|          |     tmp_33_fu_1119     |    0    |    0    |    0    |    0    |
|          |    Y_7_cast_fu_1142    |    0    |    0    |    0    |    0    |
|          |    tmp_189_i_fu_1160   |    0    |    0    |    0    |    0    |
|          |    tmp5_cast_fu_1195   |    0    |    0    |    0    |    0    |
|          |     tmp_30_fu_1204     |    0    |    0    |    0    |    0    |
|          |    Y_10_cast_fu_1257   |    0    |    0    |    0    |    0    |
|          |  p_shl12_cast_fu_1309  |    0    |    0    |    0    |    0    |
|          |    i_1_cast_fu_1339    |    0    |    0    |    0    |    0    |
|          |    tmp7_cast_fu_1360   |    0    |    0    |    0    |    0    |
|          |     tmp_26_fu_1369     |    0    |    0    |    0    |    0    |
|          |     tmp_i4_fu_1410     |    0    |    0    |    0    |    0    |
|          | tmp_260_i_cast_fu_1445 |    0    |    0    |    0    |    0    |
|          |     tmp_20_fu_1469     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |      p_shl6_fu_726     |    0    |    0    |    0    |    0    |
|          |      p_shl_fu_812      |    0    |    0    |    0    |    0    |
|          |      p_shl1_fu_824     |    0    |    0    |    0    |    0    |
|          |      p_shl2_fu_963     |    0    |    0    |    0    |    0    |
|          |      p_shl3_fu_971     |    0    |    0    |    0    |    0    |
|          |     p_shl9_fu_1013     |    0    |    0    |    0    |    0    |
|bitconcatenate|     p_shl4_fu_1025     |    0    |    0    |    0    |    0    |
|          |     p_shl8_fu_1055     |    0    |    0    |    0    |    0    |
|          |     p_shl10_fu_1067    |    0    |    0    |    0    |    0    |
|          |     tmp_28_fu_1182     |    0    |    0    |    0    |    0    |
|          |     p_shl5_fu_1293     |    0    |    0    |    0    |    0    |
|          |     p_shl7_fu_1301     |    0    |    0    |    0    |    0    |
|          |      tmp_s_fu_1331     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |       Y_1_fu_765       |    0    |    0    |    0    |    0    |
|          |       tmp_fu_856       |    0    |    0    |    0    |    0    |
|          |      tmp_23_fu_860     |    0    |    0    |    0    |    0    |
|          |      tmp_34_fu_864     |    0    |    0    |    0    |    0    |
|          |      tmp_35_fu_868     |    0    |    0    |    0    |    0    |
|   trunc  |       Y_6_fu_1124      |    0    |    0    |    0    |    0    |
|          |     tmp_42_fu_1209     |    0    |    0    |    0    |    0    |
|          |     tmp_43_fu_1213     |    0    |    0    |    0    |    0    |
|          |     tmp_44_fu_1217     |    0    |    0    |    0    |    0    |
|          |     tmp_45_fu_1221     |    0    |    0    |    0    |    0    |
|          |     tmp_37_fu_1427     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |      tmp_21_fu_769     |    0    |    0    |    0    |    0    |
|          |      tmp_36_fu_890     |    0    |    0    |    0    |    0    |
| bitselect|     tmp_22_fu_1128     |    0    |    0    |    0    |    0    |
|          |     tmp_46_fu_1243     |    0    |    0    |    0    |    0    |
|          |     tmp_41_fu_1431     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |        Y_fu_777        |    0    |    0    |    0    |    0    |
|          |       Y_3_fu_898       |    0    |    0    |    0    |    0    |
|    or    |       Y_4_fu_1136      |    0    |    0    |    0    |    0    |
|          |       Y_9_fu_1251      |    0    |    0    |    0    |    0    |
|          |    tmp_259_i_fu_1439   |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |   tmp_31_cast_fu_842   |    0    |    0    |    0    |    0    |
|   sext   |   tmp_32_cast_fu_927   |    0    |    0    |    0    |    0    |
|          |    tmp3_cast_fu_1106   |    0    |    0    |    0    |    0    |
|          |   tmp_58_cast_fu_1115  |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |      tmp_14_fu_916     |    0    |    0    |    0    |    0    |
|partselect|     tmp_27_fu_1171     |    0    |    0    |    0    |    0    |
|          |     tmp_24_fu_1474     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    5    | 55.5385 |   3654  |   6442  |
|----------|------------------------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
|b_pool2ActivationMap|    0   |    2   |    7   |
|     c_assign_1     |    0   |   128  |   10   |
| conv1ActivationMap |    8   |    0   |    0   |
| conv2ActivationMap |    2   |    0   |    0   |
|        iv10        |    8   |    0   |    0   |
|        iv11        |    0   |    2   |    1   |
|        iv12        |    0   |   64   |    3   |
|        iv13        |    2   |    0   |    0   |
|        iv14        |    0   |    2   |    3   |
|        iv15        |    2   |    0   |    0   |
|        iv16        |    0   |   128  |    6   |
|        iv17        |    2   |    0   |    0   |
|        iv18        |    2   |    0   |    0   |
+--------------------+--------+--------+--------+
|        Total       |   26   |   326  |   30   |
+--------------------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|       Y_11_reg_1674      |   64   |
|      Y_1_i1_reg_497      |   64   |
|       Y_1_i_reg_398      |   32   |
|       Y_2_reg_1555       |   32   |
|       Y_5_reg_1578       |   32   |
|       Y_7_reg_1656       |   64   |
|       c_1_reg_1524       |    5   |
|        c_2_reg_441       |    4   |
|       c_3_reg_1617       |    4   |
|c_assign_1_addr_1_reg_1776|    4   |
| c_assign_1_addr_reg_1745 |    4   |
|         c_reg_364        |    5   |
|       f_1_reg_1498       |    3   |
|     f_2_cast_reg_1588    |    8   |
|        f_2_reg_419       |    5   |
|       f_3_reg_1596       |    5   |
|        f_4_reg_507       |    7   |
|       f_5_reg_1682       |    7   |
|      f_cast_reg_1490     |   14   |
|         f_reg_331        |    3   |
|       i0_1_reg_1537      |    3   |
|       i0_2_reg_1625      |    3   |
|       i0_3_reg_453       |    3   |
|       i0_6_reg_518       |    3   |
|        i0_reg_1690       |    3   |
|       i1_1_reg_1550      |    3   |
|       i1_2_reg_464       |    3   |
|       i1_3_reg_1703      |    3   |
|       i1_4_reg_529       |    3   |
|       i1_5_reg_1638      |    3   |
|        i1_reg_387        |    3   |
|        i26_reg_584       |   64   |
|     i3_cast_reg_1529     |    5   |
|        i3_reg_376        |    3   |
|        i9_reg_475        |    3   |
|        i_1_reg_540       |    5   |
|       i_2_reg_1716       |    5   |
|       i_3_reg_1651       |    3   |
|        i_4_reg_607       |    4   |
|        i_reg_1766        |    4   |
|   iv12_addr_1_reg_1568   |    3   |
|    iv12_addr_reg_1485    |    3   |
|   iv16_addr_1_reg_1664   |    3   |
|    iv16_addr_reg_1583    |    3   |
|        ix_reg_486        |    3   |
|       k_1_reg_1732       |    7   |
|       k_2_reg_1753       |    7   |
|       k_i1_reg_562       |    7   |
|       k_i2_reg_596       |    7   |
|        k_i_reg_408       |    3   |
|        k_reg_1563        |    3   |
|       l_1_reg_1740       |    4   |
|       l_i1_reg_573       |    4   |
|        l_i_reg_551       |    7   |
|        l_reg_1724        |    7   |
|     next_mul_reg_1508    |   13   |
|      p_shl6_reg_1542     |    5   |
|   phi_mul_cast_reg_1503  |   14   |
|      phi_mul_reg_353     |   13   |
|     phitmp_i_reg_1669    |    3   |
|       r_1_reg_1516       |    5   |
|        r_2_reg_430       |    4   |
|       r_3_reg_1604       |    4   |
|         r_reg_342        |    5   |
|  storemerge_i1_reg_1758  |   64   |
|       tmp4_reg_1609      |   11   |
|       tmp6_reg_1695      |    9   |
|      tmp_13_reg_1630     |    9   |
|      tmp_16_reg_1573     |   14   |
|      tmp_20_reg_1771     |   64   |
|      tmp_31_reg_1643     |    7   |
|      tmp_s_reg_1708      |    7   |
+--------------------------+--------+
|           Total          |   817  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_219 |  p0  |   3  |   3  |    9   ||    15   |
| grp_access_fu_263 |  p0  |   3  |   3  |    9   ||    15   |
| grp_access_fu_306 |  p0  |   3  |   4  |   12   ||    15   |
|     c_reg_364     |  p0  |   2  |   5  |   10   ||    9    |
|    c_2_reg_441    |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   || 8.45425 ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |   55   |  3654  |  6442  |
|   Memory  |   26   |    -   |    -   |   326  |   30   |
|Multiplexer|    -   |    -   |    8   |    -   |   63   |
|  Register |    -   |    -   |    -   |   817  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   26   |    5   |   63   |  4797  |  6535  |
+-----------+--------+--------+--------+--------+--------+
