ZYNQ_processing_system7_0_0.v,verilog,xil_defaultlib,../../../../PS_USART.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/sim/ZYNQ_processing_system7_0_0.v,incdir="$ref_dir/../../../../PS_USART.srcs/sources_1/bd/ZYNQ/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PS_USART.srcs/sources_1/bd/ZYNQ/ipshared/8c62/hdl"incdir="../../../../PS_USART.srcs/sources_1/bd/ZYNQ/ipshared/ec67/hdl"incdir="../../../../PS_USART.srcs/sources_1/bd/ZYNQ/ipshared/8c62/hdl"incdir="../../../../PS_USART.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0"
ZYNQ.v,verilog,xil_defaultlib,../../../../PS_USART.srcs/sources_1/bd/ZYNQ/sim/ZYNQ.v,incdir="$ref_dir/../../../../PS_USART.srcs/sources_1/bd/ZYNQ/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PS_USART.srcs/sources_1/bd/ZYNQ/ipshared/8c62/hdl"incdir="../../../../PS_USART.srcs/sources_1/bd/ZYNQ/ipshared/ec67/hdl"incdir="../../../../PS_USART.srcs/sources_1/bd/ZYNQ/ipshared/8c62/hdl"incdir="../../../../PS_USART.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
