/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [5:0] _05_;
  wire [3:0] _06_;
  reg [17:0] _07_;
  wire [4:0] _08_;
  reg [3:0] _09_;
  wire [2:0] _10_;
  wire [4:0] _11_;
  wire [15:0] _12_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [10:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire [23:0] celloutsig_0_31z;
  wire [12:0] celloutsig_0_32z;
  wire [25:0] celloutsig_0_33z;
  wire [5:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [3:0] celloutsig_0_46z;
  wire [6:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_69z;
  wire [19:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_70z;
  wire [14:0] celloutsig_0_71z;
  wire [7:0] celloutsig_0_77z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_86z;
  wire [3:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_98z;
  wire [3:0] celloutsig_0_99z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [21:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [41:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = in_data[54] ? celloutsig_0_2z[8] : celloutsig_0_2z[3];
  assign celloutsig_0_40z = celloutsig_0_6z[16] ? celloutsig_0_9z[0] : celloutsig_0_29z;
  assign celloutsig_0_58z = celloutsig_0_17z ? celloutsig_0_0z : _00_;
  assign celloutsig_0_5z = celloutsig_0_2z[6] ? celloutsig_0_0z : celloutsig_0_3z;
  assign celloutsig_1_9z = celloutsig_1_5z[0] ? celloutsig_1_2z : _01_;
  assign celloutsig_1_11z = celloutsig_1_9z ? celloutsig_1_5z[3] : in_data[124];
  assign celloutsig_1_14z = _02_ ? celloutsig_1_12z : celloutsig_1_9z;
  assign celloutsig_0_0z = ~(in_data[5] | in_data[83]);
  assign celloutsig_0_39z = ~(celloutsig_0_15z[2] | celloutsig_0_9z[2]);
  assign celloutsig_0_17z = ~(celloutsig_0_13z | celloutsig_0_12z[6]);
  assign celloutsig_0_7z = ~celloutsig_0_6z[0];
  assign celloutsig_0_57z = celloutsig_0_29z | ~(celloutsig_0_40z);
  assign celloutsig_0_20z = _04_ | ~(celloutsig_0_3z);
  assign celloutsig_0_36z = celloutsig_0_11z | celloutsig_0_13z;
  assign celloutsig_1_15z = celloutsig_1_8z[27] | celloutsig_1_13z;
  assign celloutsig_0_26z = celloutsig_0_1z | celloutsig_0_17z;
  assign celloutsig_0_37z = celloutsig_0_32z[7] ^ celloutsig_0_8z[2];
  assign celloutsig_0_69z = celloutsig_0_26z ^ celloutsig_0_9z[0];
  assign celloutsig_1_18z = celloutsig_1_15z ^ celloutsig_1_4z[13];
  assign celloutsig_0_35z = _05_ + { celloutsig_0_24z[7:5], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_99z = celloutsig_0_86z[3:0] + { _04_, _06_[2:1], _00_ };
  assign celloutsig_1_6z = celloutsig_1_3z[3:0] + in_data[127:124];
  assign celloutsig_0_15z = celloutsig_0_8z[2:0] + celloutsig_0_12z[3:1];
  reg [4:0] _36_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _36_ <= 5'h00;
    else _36_ <= in_data[6:2];
  assign { _04_, _06_[2:1], _00_, _08_[0] } = _36_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _07_ <= 18'h00000;
    else _07_ <= { celloutsig_0_37z, celloutsig_0_41z, celloutsig_0_53z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_48z, celloutsig_0_22z, celloutsig_0_41z, celloutsig_0_45z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_45z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _09_ <= 4'h0;
    else _09_ <= { celloutsig_0_14z[13:12], celloutsig_0_58z, celloutsig_0_59z };
  reg [2:0] _39_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _39_ <= 3'h0;
    else _39_ <= in_data[142:140];
  assign { _03_, _02_, _10_[0] } = _39_;
  reg [4:0] _40_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _40_ <= 5'h00;
    else _40_ <= { _03_, _02_, _03_, _02_, _10_[0] };
  assign { _11_[4], _01_, _11_[2:0] } = _40_;
  reg [15:0] _41_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _41_ <= 16'h0000;
    else _41_ <= { _04_, _06_[2], celloutsig_0_2z[10:1], 1'h1, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_20z };
  assign { _12_[15:7], _05_, _12_[0] } = _41_;
  assign celloutsig_0_33z = { in_data[36:16], celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_29z } / { 1'h1, _12_[9:7], _05_[5:4], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_1_8z = { celloutsig_1_3z[5:3], celloutsig_1_5z, celloutsig_1_7z, _03_, _02_, _10_[0], celloutsig_1_4z, _11_[4], _01_, _11_[2:0], celloutsig_1_2z, _03_, _02_, _10_[0] } / { 1'h1, in_data[153:114], celloutsig_1_2z };
  assign celloutsig_0_24z = in_data[63:54] / { 1'h1, _05_, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_0_30z = { celloutsig_0_12z[7:1], celloutsig_0_29z, celloutsig_0_0z } / { 1'h1, celloutsig_0_29z, celloutsig_0_3z, celloutsig_0_27z, celloutsig_0_25z, in_data[0] };
  assign celloutsig_0_45z = celloutsig_0_14z[3:0] == celloutsig_0_14z[6:3];
  assign celloutsig_0_49z = { celloutsig_0_46z[2:0], celloutsig_0_29z } == { celloutsig_0_29z, celloutsig_0_15z };
  assign celloutsig_0_55z = { in_data[17:6], celloutsig_0_53z } === { celloutsig_0_24z[7:4], celloutsig_0_37z, celloutsig_0_19z, celloutsig_0_47z };
  assign celloutsig_1_12z = { celloutsig_1_5z[2], _03_, _02_, _10_[0] } === { celloutsig_1_6z[2:0], celloutsig_1_9z };
  assign celloutsig_1_13z = celloutsig_1_4z[21:8] === { celloutsig_1_4z[18:9], celloutsig_1_11z, _03_, _02_, _10_[0] };
  assign celloutsig_0_56z = { celloutsig_0_28z, celloutsig_0_15z, celloutsig_0_46z, celloutsig_0_47z, celloutsig_0_44z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_41z } >= celloutsig_0_33z[22:2];
  assign celloutsig_0_10z = { celloutsig_0_9z[1:0], celloutsig_0_3z, celloutsig_0_3z, _04_, _06_[2:1], _00_, _08_[0] } >= in_data[20:12];
  assign celloutsig_0_16z = { celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_8z } >= celloutsig_0_2z[8:1];
  assign celloutsig_0_28z = { celloutsig_0_6z, celloutsig_0_16z } >= { celloutsig_0_6z[10:0], celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_48z = celloutsig_0_6z[10:1] > { celloutsig_0_14z[7:0], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_62z = { _04_, _06_[2:1] } > _07_[15:13];
  assign celloutsig_0_11z = { in_data[29:28], celloutsig_0_3z, celloutsig_0_0z } > { celloutsig_0_2z[9:8], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_18z = celloutsig_0_12z[3:1] > { in_data[88:87], celloutsig_0_16z };
  assign celloutsig_0_41z = { celloutsig_0_31z[12:11], celloutsig_0_16z } % { 1'h1, celloutsig_0_24z[4], celloutsig_0_29z };
  assign celloutsig_0_46z = { celloutsig_0_40z, celloutsig_0_36z, celloutsig_0_40z, celloutsig_0_3z } % { 1'h1, celloutsig_0_14z[8:6] };
  assign celloutsig_0_70z = { celloutsig_0_48z, _09_ } % { 1'h1, celloutsig_0_8z };
  assign celloutsig_0_77z = { celloutsig_0_71z[11:7], celloutsig_0_37z, celloutsig_0_3z, celloutsig_0_16z } % { 1'h1, celloutsig_0_32z[10:4] };
  assign celloutsig_1_5z = celloutsig_1_4z[3:0] % { 1'h1, _03_, _02_, _10_[0] };
  assign celloutsig_0_12z = { celloutsig_0_9z, _04_, _06_[2:1], _00_, _08_[0] } % { 1'h1, in_data[33:27] };
  assign celloutsig_0_25z = in_data[42:39] % { 1'h1, celloutsig_0_6z[2:0] };
  assign celloutsig_1_3z = in_data[136:127] * { in_data[179:174], _03_, _02_, _10_[0], celloutsig_1_2z };
  assign celloutsig_0_8z = celloutsig_0_2z[4] ? { _04_, _06_[2], celloutsig_0_5z, celloutsig_0_7z } : { celloutsig_0_6z[4:2], celloutsig_0_3z };
  assign celloutsig_0_44z = celloutsig_0_23z[4:0] != celloutsig_0_33z[16:12];
  assign celloutsig_0_53z = celloutsig_0_25z != { celloutsig_0_14z[9:7], celloutsig_0_20z };
  assign celloutsig_1_19z = { celloutsig_1_3z[2:1], celloutsig_1_14z, celloutsig_1_18z, celloutsig_1_13z } != { _11_[4], _01_, _11_[2:0] };
  assign celloutsig_0_13z = { _04_, _06_[2:1], _00_, celloutsig_0_8z, celloutsig_0_0z } != celloutsig_0_6z[12:4];
  assign celloutsig_0_19z = { celloutsig_0_14z[10:8], celloutsig_0_1z } != celloutsig_0_6z[9:6];
  assign celloutsig_0_27z = { celloutsig_0_23z[0], celloutsig_0_15z } != celloutsig_0_2z[9:6];
  assign celloutsig_0_6z = - { celloutsig_0_2z[9:1], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, _04_, _06_[2:1], _00_, _08_[0] };
  assign celloutsig_0_9z = - celloutsig_0_2z[5:3];
  assign celloutsig_0_86z = ~ { celloutsig_0_77z[7:2], celloutsig_0_48z };
  assign celloutsig_0_14z = ~ { celloutsig_0_6z[13:4], _04_, _06_[2:1], _00_, _08_[0], celloutsig_0_11z };
  assign celloutsig_0_31z = ~ { _04_, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_79z = ~^ { celloutsig_0_9z[2:1], celloutsig_0_57z, celloutsig_0_53z, celloutsig_0_12z, celloutsig_0_55z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_1_7z = ~^ in_data[122:119];
  assign celloutsig_0_29z = ~^ { celloutsig_0_23z[5:3], celloutsig_0_18z };
  assign celloutsig_0_32z = { _12_[14:7], _05_[5:3], celloutsig_0_10z, celloutsig_0_11z } - { celloutsig_0_9z, celloutsig_0_1z, _04_, _06_[2:1], _00_, _08_[0], celloutsig_0_8z };
  assign celloutsig_0_71z = { celloutsig_0_70z[0], celloutsig_0_42z, celloutsig_0_26z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_42z, celloutsig_0_10z, celloutsig_0_49z, celloutsig_0_10z, celloutsig_0_62z, celloutsig_0_56z, celloutsig_0_25z } - { celloutsig_0_35z[5:3], celloutsig_0_70z, celloutsig_0_36z, celloutsig_0_27z, celloutsig_0_69z, celloutsig_0_46z };
  assign celloutsig_1_4z = { celloutsig_1_3z[9:1], celloutsig_1_2z, _11_[4], _01_, _11_[2:0], _11_[4], _01_, _11_[2:0], celloutsig_1_2z, celloutsig_1_2z } - { in_data[97], _03_, _02_, _10_[0], _03_, _02_, _10_[0], celloutsig_1_2z, _11_[4], _01_, _11_[2:0], _11_[4], _01_, _11_[2:0], _03_, _02_, _10_[0], celloutsig_1_2z };
  assign celloutsig_0_47z = { _04_, _06_[2:1], _00_, _08_[0], celloutsig_0_13z, celloutsig_0_39z } ~^ celloutsig_0_6z[11:5];
  assign celloutsig_0_98z = { _04_, _06_[2:1], _00_, _08_[0], celloutsig_0_79z } ~^ { _07_[17:13], celloutsig_0_44z };
  assign celloutsig_0_23z = { celloutsig_0_12z[7:3], celloutsig_0_5z, celloutsig_0_10z } ~^ in_data[26:20];
  assign celloutsig_0_42z = ~((_05_[1] & celloutsig_0_25z[3]) | celloutsig_0_40z);
  assign celloutsig_1_2z = ~((in_data[103] & _03_) | in_data[150]);
  assign celloutsig_0_22z = ~((_08_[0] & celloutsig_0_10z) | celloutsig_0_0z);
  assign celloutsig_0_59z = ~((celloutsig_0_42z & celloutsig_0_20z) | (celloutsig_0_30z[3] & celloutsig_0_6z[18]));
  assign celloutsig_0_1z = ~((in_data[54] & celloutsig_0_0z) | (in_data[68] & in_data[47]));
  assign { celloutsig_0_2z[4], celloutsig_0_2z[2:1], celloutsig_0_2z[10:5], celloutsig_0_2z[3] } = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, in_data[88:83], celloutsig_0_0z } ~^ { in_data[23], in_data[21:20], in_data[29:24], in_data[22] };
  assign { _06_[3], _06_[0] } = { _04_, _00_ };
  assign _08_[4:1] = { _04_, _06_[2:1], _00_ };
  assign _10_[2:1] = { _03_, _02_ };
  assign _11_[3] = _01_;
  assign _12_[6:1] = _05_;
  assign celloutsig_0_2z[0] = 1'h1;
  assign { out_data[128], out_data[96], out_data[37:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_98z, celloutsig_0_99z };
endmodule
