var g_data = {"7":{"st":"inst","pa":0,"n":"/tb_Question2/DUT","l":"Verilog","sn":1,"ln":44,"du":{"n":"work.Question2","s":2,"b":1},"bc":[{"n":"tb_Question2","s":6,"b":1},{"n":"DUT","s":7,"z":1}],"loc":{"cp":99.67,"data":{"t":[78,77,1]}}},"6":{"st":"inst","pa":0,"n":"/tb_Question2","l":"Verilog","sn":1,"ln":0,"du":{"n":"work.tb_Question2","s":1,"b":1},"bc":[{"n":"tb_Question2","s":6,"z":1}],"children":[{"n":"DUT","id":7,"zf":1,"tc":99.67,"t":98.71}],"rec":{"cp":73.60,"data":{"b":[18,15],"fc":[4,1],"t":[382,228]}},"loc":{"cp":61.16,"data":{"b":[10,7,1],"fc":[4,1,1],"t":[304,151,1]}}},"2":{"st":"du","pa":0,"n":"work.Question2","l":"Verilog","sn":2,"ln":1,"one_inst":7,"loc":{"cp":99.67,"data":{"t":[78,77,1]}}},"1":{"st":"du","pa":0,"n":"work.tb_Question2","l":"Verilog","sn":1,"ln":2,"one_inst":6,"loc":{"cp":61.16,"data":{"b":[10,7,1],"fc":[4,1,1],"t":[304,151,1]}}}};
processSummaryData(g_data);