INFO: [HLS 200-10] Running '/tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'root' on host 'skl' (Linux_x86_64 version 5.0.0-37-generic) on Tue Dec 10 03:01:17 EET 2019
INFO: [HLS 200-10] On os Ubuntu 18.04.3 LTS
INFO: [HLS 200-10] In directory '/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHLS'
INFO: [HLS 200-10] Opening project '/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHLS/algHLS'.
INFO: [HLS 200-10] Adding design file '../myAccel.c' to the project
INFO: [HLS 200-10] Adding design file '../myLib.h' to the project
INFO: [HLS 200-10] Adding test bench file '../main.c' to the project
INFO: [HLS 200-10] Opening solution '/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHLS/algHLS/Optimazation_5'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../myAccel.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../myAccel.c:30:3
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ../myAccel.c
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 444.926 ; gain = 0.105 ; free physical = 140 ; free virtual = 2451
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 444.926 ; gain = 0.105 ; free physical = 139 ; free virtual = 2451
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:43) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 444.926 ; gain = 0.105 ; free physical = 133 ; free virtual = 2447
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 444.926 ; gain = 0.105 ; free physical = 133 ; free virtual = 2447
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sizeLoop' (../myAccel.c:57) in function 'myFuncAccel' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:43) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-489] Unrolling loop 'copyLoop' (../myAccel.c:43) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'initLoop' (../myAccel.c:62) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'valueAsn' (../myAccel.c:69) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (../myAccel.c:72) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.2' (../myAccel.c:78) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'zeroAsn' (../myAccel.c:96) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (../myAccel.c:100) in function 'myFuncAccel' completely with a factor of 4.
INFO: [XFORM 203-721] Changing loop 'Loop_sizeLoop_proc' (../myAccel.c:57) to a process function for dataflow in function 'myFuncAccel'.
INFO: [XFORM 203-712] Applying dataflow to function 'myFuncAccel', detected/extracted 2 process function(s): 
	 'Block_codeRepl50_proc'
	 'Loop_sizeLoop_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 572.820 ; gain = 128.000 ; free physical = 131 ; free virtual = 2420
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl50_proc' to 'Block_codeRepl50_pro' (../myAccel.c:47:5)
INFO: [XFORM 203-811] Inferring bus burst write of length 4 on port 'data2' (../myAccel.c:102:7).
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1' (../myAccel.c:74:7).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'data0' (../myAccel.c:47:2).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 572.820 ; gain = 128.000 ; free physical = 123 ; free virtual = 2407
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl50_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.39 seconds; current allocated memory: 83.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 83.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_sizeLoop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sizeLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 40.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 84.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 85.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 85.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 85.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl50_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_codeRepl50_pro/data0_dataout' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl50_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 86.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_sizeLoop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_sizeLoop_proc/data1_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_sizeLoop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 88.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/threshold' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/data0' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/data1' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/data2' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myFuncAccel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'myFuncAccel/size' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myFuncAccel/dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myFuncAccel/threshold' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myFuncAccel'.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 91.393 MB.
INFO: [RTMG 210-285] Implementing FIFO 'data0_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data0_load_1_loc_cha_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data0_load_2_loc_cha_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data0_load_3_loc_cha_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data0_load_4_loc_cha_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data0_load_5_loc_cha_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data0_load_6_loc_cha_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data0_load_7_loc_cha_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data0_load_8_loc_cha_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data0_load_9_loc_cha_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data0_load_10_loc_ch_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data0_load_11_loc_ch_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data0_load_12_loc_ch_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data0_load_13_loc_ch_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data0_load_14_loc_ch_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data0_load_15_loc_ch_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 572.820 ; gain = 128.000 ; free physical = 130 ; free virtual = 2368
INFO: [SYSC 207-301] Generating SystemC RTL for myFuncAccel.
INFO: [VHDL 208-304] Generating VHDL RTL for myFuncAccel.
INFO: [VLOG 209-307] Generating Verilog RTL for myFuncAccel.
INFO: [HLS 200-112] Total elapsed time: 14.64 seconds; peak allocated memory: 91.393 MB.
