<root versionMajor = "1" versionMinor = "5">
  <kernel name="canny" language="c" vlnv="xilinx.com:hls:canny:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" compileOptions="" profileType="" hwControlProtocol="ap_ctrl_chain">
    <ports>
      <port name="SRC" mode="read_only" dataWidth="32" portType="stream"/>
      <port name="DST" mode="write_only" dataWidth="32" portType="stream"/>
      <port name="S_AXI_CONTROL" portType="addressable" mode="slave" base="0x0" range="0x20" dataWidth="32"/>
    </ports>
    <args>
      <arg id="0" name="src" addressQualifier="4" port="SRC" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="int*" origName="src" origUse="variable"/>
      <arg id="1" name="dst" addressQualifier="4" port="DST" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="int*" origName="dst" origUse="variable"/>
    <arg id="2" name="upperThresh" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x10" size="0x4" type="unsigned int"/>
    <arg id="3" name="lowerThresh" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x18" size="0x4" type="unsigned int"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
