<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>turnstile</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>0</Best-caseLatency>
            <Average-caseLatency>0</Average-caseLatency>
            <Worst-caseLatency>0</Worst-caseLatency>
            <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
            <Interval-min>1</Interval-min>
            <Interval-max>1</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>1</FF>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <LUT>0</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>turnstile</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>turnstile</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>turnstile</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>turnstile</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>turnstile</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>turnstile</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>lock</name>
            <Object>lock</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lock_ap_vld</name>
            <Object>lock</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lock_ap_ack</name>
            <Object>lock</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pass</name>
            <Object>pass</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pass_ap_vld</name>
            <Object>pass</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pass_ap_ack</name>
            <Object>pass</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>brush</name>
            <Object>brush</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>brush_ap_vld</name>
            <Object>brush</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>brush_ap_ack</name>
            <Object>brush</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="1">
            <ModuleName>turnstile</ModuleName>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>turnstile</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <LUT>0</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="lock" index="0" direction="unused" srcType="ap_int&lt;1&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="lock" name="lock" usage="data" direction="in"/>
                <hwRef type="port" interface="lock_ap_vld" name="lock_ap_vld" usage="control" direction="in"/>
                <hwRef type="port" interface="lock_ap_ack" name="lock_ap_ack" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="pass" index="1" direction="unused" srcType="ap_int&lt;1&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="pass" name="pass" usage="data" direction="in"/>
                <hwRef type="port" interface="pass_ap_vld" name="pass_ap_vld" usage="control" direction="in"/>
                <hwRef type="port" interface="pass_ap_ack" name="pass_ap_ack" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="brush" index="2" direction="unused" srcType="ap_int&lt;1&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="brush" name="brush" usage="data" direction="in"/>
                <hwRef type="port" interface="brush_ap_vld" name="brush_ap_vld" usage="control" direction="in"/>
                <hwRef type="port" interface="brush_ap_ack" name="brush_ap_ack" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="lock" type="data" busTypeName="data" protocol="ap_hs" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="lock">DATA</portMap>
            </portMaps>
            <ports>
                <port>lock</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_hs" register_option="0" argName="lock"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="pass" type="data" busTypeName="data" protocol="ap_hs" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="pass">DATA</portMap>
            </portMaps>
            <ports>
                <port>pass</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_hs" register_option="0" argName="pass"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="brush" type="data" busTypeName="data" protocol="ap_hs" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="brush">DATA</portMap>
            </portMaps>
            <ports>
                <port>brush</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_hs" register_option="0" argName="brush"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="brush">ap_hs, 1, , </column>
                    <column name="lock">ap_hs, 1, , </column>
                    <column name="pass">ap_hs, 1, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="lock">unused, ap_int&lt;1&gt;*</column>
                    <column name="pass">unused, ap_int&lt;1&gt;*</column>
                    <column name="brush">unused, ap_int&lt;1&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="lock">lock, port, , </column>
                    <column name="lock">lock_ap_vld, port, , </column>
                    <column name="lock">lock_ap_ack, port, , </column>
                    <column name="pass">pass, port, , </column>
                    <column name="pass">pass_ap_vld, port, , </column>
                    <column name="pass">pass_ap_ack, port, , </column>
                    <column name="brush">brush, port, , </column>
                    <column name="brush">brush_ap_vld, port, , </column>
                    <column name="brush">brush_ap_ack, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="interface" location="../project_1_src/turnstile.cpp:3" status="valid" parentFunction="turnstile" variable="brush" isDirective="0" options="mode=ap_hs port=brush"/>
        <Pragma type="interface" location="../project_1_src/turnstile.cpp:4" status="valid" parentFunction="turnstile" variable="pass" isDirective="0" options="mode=ap_hs port=pass"/>
        <Pragma type="interface" location="../project_1_src/turnstile.cpp:5" status="valid" parentFunction="turnstile" variable="lock" isDirective="0" options="mode=ap_hs port=lock"/>
        <Pragma type="interface" location="../project_1_src/turnstile.cpp:6" status="valid" parentFunction="turnstile" variable="return" isDirective="0" options="mode=ap_ctrl_hs port=return"/>
    </PragmaReport>
</profile>

