

================================================================
== Vitis HLS Report for 'v_mix_core_alpha_false_false_10'
================================================================
* Date:           Thu Jul 18 12:04:22 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.522 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     4418|  8305202|  44.180 us|  83.052 ms|  4418|  8305202|       no|
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+-----------+-----+------+-----------------------------------------------+
        |                                                                      |                                                           |  Latency (cycles) |  Latency (absolute)  |  Interval  |                    Pipeline                   |
        |                               Instance                               |                           Module                          |   min   |   max   |    min   |    max    | min |  max |                      Type                     |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+-----------+-----+------+-----------------------------------------------+
        |grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132  |v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3  |       67|     3843|  0.670 us|  38.430 us|   65|  3841|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+-----------+-----+------+-----------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_463_2  |     4416|  8305200|  69 ~ 3845|          -|          -|  64 ~ 2160|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    164|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      67|    145|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    129|    -|
|Register         |        -|    -|     120|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     187|    438|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+----+-----+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+----+-----+-----+
    |grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132  |v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3  |        0|   0|  67|  145|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                 |                                                           |        0|   0|  67|  145|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add60_fu_187_p2       |         +|   0|  0|  17|          17|          17|
    |add71_fu_199_p2       |         +|   0|  0|  17|          17|          17|
    |add_ln463_fu_213_p2   |         +|   0|  0|  12|          12|           1|
    |icmp_ln463_fu_208_p2  |      icmp|   0|  0|  12|          12|          12|
    |notrhs_fu_239_p2      |      icmp|   0|  0|  17|          17|          17|
    |ult_fu_227_p2         |      icmp|   0|  0|  16|          16|          16|
    |ap_block_state1       |        or|   0|  0|   1|           1|           1|
    |shl_ln449_fu_152_p2   |       shl|   0|  0|  35|          16|          16|
    |shl_ln450_fu_162_p2   |       shl|   0|  0|  35|          16|          16|
    |rev12_fu_232_p2       |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 164|         125|         115|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  21|          5|    1|          5|
    |ap_done               |   9|          2|    1|          2|
    |hwReg_10_2_val_blk_n  |   9|          2|    1|          2|
    |hwReg_11_2_val_blk_n  |   9|          2|    1|          2|
    |hwReg_12_2_val_blk_n  |   9|          2|    1|          2|
    |hwReg_13_2_val_blk_n  |   9|          2|    1|          2|
    |hwReg_6_val_blk_n     |   9|          2|    1|          2|
    |hwReg_9_2_val_blk_n   |   9|          2|    1|          2|
    |outLayer1_read        |   9|          2|    1|          2|
    |outLayer2_write       |   9|          2|    1|          2|
    |real_start            |   9|          2|    1|          2|
    |srcLayer2x_read       |   9|          2|    1|          2|
    |y_fu_80               |   9|          2|   12|         24|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 129|         29|   24|         51|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |add60_reg_294                                                                      |  17|   0|   17|          0|
    |add71_reg_299                                                                      |  17|   0|   17|          0|
    |ap_CS_fsm                                                                          |   4|   0|    4|          0|
    |ap_done_reg                                                                        |   1|   0|    1|          0|
    |grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg  |   1|   0|    1|          0|
    |layerStartX_reg_263                                                                |  16|   0|   16|          0|
    |layerStartY_reg_257                                                                |  16|   0|   16|          0|
    |notrhs_reg_312                                                                     |   1|   0|    1|          0|
    |rev12_reg_307                                                                      |   1|   0|    1|          0|
    |shl_ln449_reg_269                                                                  |  16|   0|   16|          0|
    |shl_ln450_reg_274                                                                  |  16|   0|   16|          0|
    |start_once_reg                                                                     |   1|   0|    1|          0|
    |tmp_5_reg_279                                                                      |   1|   0|    1|          0|
    |y_fu_80                                                                            |  12|   0|   12|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              | 120|   0|  120|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>.10|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>.10|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>.10|  return value|
|start_full_n                   |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>.10|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>.10|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>.10|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>.10|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>.10|  return value|
|start_out                      |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>.10|  return value|
|start_write                    |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>.10|  return value|
|outLayer1_dout                 |   in|   24|     ap_fifo|                          outLayer1|       pointer|
|outLayer1_num_data_valid       |   in|    3|     ap_fifo|                          outLayer1|       pointer|
|outLayer1_fifo_cap             |   in|    3|     ap_fifo|                          outLayer1|       pointer|
|outLayer1_empty_n              |   in|    1|     ap_fifo|                          outLayer1|       pointer|
|outLayer1_read                 |  out|    1|     ap_fifo|                          outLayer1|       pointer|
|srcLayer2x_dout                |   in|   24|     ap_fifo|                         srcLayer2x|       pointer|
|srcLayer2x_num_data_valid      |   in|    3|     ap_fifo|                         srcLayer2x|       pointer|
|srcLayer2x_fifo_cap            |   in|    3|     ap_fifo|                         srcLayer2x|       pointer|
|srcLayer2x_empty_n             |   in|    1|     ap_fifo|                         srcLayer2x|       pointer|
|srcLayer2x_read                |  out|    1|     ap_fifo|                         srcLayer2x|       pointer|
|hwReg_0_val                    |   in|   12|   ap_stable|                        hwReg_0_val|        scalar|
|hwReg_1_val                    |   in|   12|   ap_stable|                        hwReg_1_val|        scalar|
|hwReg_6_val_dout               |   in|    3|     ap_fifo|                        hwReg_6_val|       pointer|
|hwReg_6_val_num_data_valid     |   in|    3|     ap_fifo|                        hwReg_6_val|       pointer|
|hwReg_6_val_fifo_cap           |   in|    3|     ap_fifo|                        hwReg_6_val|       pointer|
|hwReg_6_val_empty_n            |   in|    1|     ap_fifo|                        hwReg_6_val|       pointer|
|hwReg_6_val_read               |  out|    1|     ap_fifo|                        hwReg_6_val|       pointer|
|hwReg_9_2_val_dout             |   in|   16|     ap_fifo|                      hwReg_9_2_val|       pointer|
|hwReg_9_2_val_num_data_valid   |   in|    4|     ap_fifo|                      hwReg_9_2_val|       pointer|
|hwReg_9_2_val_fifo_cap         |   in|    4|     ap_fifo|                      hwReg_9_2_val|       pointer|
|hwReg_9_2_val_empty_n          |   in|    1|     ap_fifo|                      hwReg_9_2_val|       pointer|
|hwReg_9_2_val_read             |  out|    1|     ap_fifo|                      hwReg_9_2_val|       pointer|
|hwReg_10_2_val_dout            |   in|   16|     ap_fifo|                     hwReg_10_2_val|       pointer|
|hwReg_10_2_val_num_data_valid  |   in|    4|     ap_fifo|                     hwReg_10_2_val|       pointer|
|hwReg_10_2_val_fifo_cap        |   in|    4|     ap_fifo|                     hwReg_10_2_val|       pointer|
|hwReg_10_2_val_empty_n         |   in|    1|     ap_fifo|                     hwReg_10_2_val|       pointer|
|hwReg_10_2_val_read            |  out|    1|     ap_fifo|                     hwReg_10_2_val|       pointer|
|hwReg_11_2_val_dout            |   in|   16|     ap_fifo|                     hwReg_11_2_val|       pointer|
|hwReg_11_2_val_num_data_valid  |   in|    3|     ap_fifo|                     hwReg_11_2_val|       pointer|
|hwReg_11_2_val_fifo_cap        |   in|    3|     ap_fifo|                     hwReg_11_2_val|       pointer|
|hwReg_11_2_val_empty_n         |   in|    1|     ap_fifo|                     hwReg_11_2_val|       pointer|
|hwReg_11_2_val_read            |  out|    1|     ap_fifo|                     hwReg_11_2_val|       pointer|
|hwReg_12_2_val_dout            |   in|   16|     ap_fifo|                     hwReg_12_2_val|       pointer|
|hwReg_12_2_val_num_data_valid  |   in|    3|     ap_fifo|                     hwReg_12_2_val|       pointer|
|hwReg_12_2_val_fifo_cap        |   in|    3|     ap_fifo|                     hwReg_12_2_val|       pointer|
|hwReg_12_2_val_empty_n         |   in|    1|     ap_fifo|                     hwReg_12_2_val|       pointer|
|hwReg_12_2_val_read            |  out|    1|     ap_fifo|                     hwReg_12_2_val|       pointer|
|hwReg_13_2_val_dout            |   in|    8|     ap_fifo|                     hwReg_13_2_val|       pointer|
|hwReg_13_2_val_num_data_valid  |   in|    4|     ap_fifo|                     hwReg_13_2_val|       pointer|
|hwReg_13_2_val_fifo_cap        |   in|    4|     ap_fifo|                     hwReg_13_2_val|       pointer|
|hwReg_13_2_val_empty_n         |   in|    1|     ap_fifo|                     hwReg_13_2_val|       pointer|
|hwReg_13_2_val_read            |  out|    1|     ap_fifo|                     hwReg_13_2_val|       pointer|
|outLayer2_din                  |  out|   24|     ap_fifo|                          outLayer2|       pointer|
|outLayer2_num_data_valid       |   in|    3|     ap_fifo|                          outLayer2|       pointer|
|outLayer2_fifo_cap             |   in|    3|     ap_fifo|                          outLayer2|       pointer|
|outLayer2_full_n               |   in|    1|     ap_fifo|                          outLayer2|       pointer|
|outLayer2_write                |  out|    1|     ap_fifo|                          outLayer2|       pointer|
+-------------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.52>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440]   --->   Operation 5 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (3.24ns)   --->   "%hwReg_13_2_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %hwReg_13_2_val"   --->   Operation 6 'read' 'hwReg_13_2_val_read' <Predicate = true> <Delay = 3.24> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.24> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 8> <FIFO>
ST_1 : Operation 7 [1/1] (3.40ns)   --->   "%hwReg_12_2_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %hwReg_12_2_val"   --->   Operation 7 'read' 'hwReg_12_2_val_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 8 [1/1] (3.40ns)   --->   "%hwReg_11_2_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %hwReg_11_2_val"   --->   Operation 8 'read' 'hwReg_11_2_val_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (3.24ns)   --->   "%layerStartY = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %hwReg_10_2_val"   --->   Operation 9 'read' 'layerStartY' <Predicate = true> <Delay = 3.24> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.24> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 8> <FIFO>
ST_1 : Operation 10 [1/1] (3.24ns)   --->   "%layerStartX = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %hwReg_9_2_val"   --->   Operation 10 'read' 'layerStartX' <Predicate = true> <Delay = 3.24> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.24> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 8> <FIFO>
ST_1 : Operation 11 [1/1] (3.40ns)   --->   "%hwReg_6_val_read = read i3 @_ssdm_op_Read.ap_fifo.i3P0A, i3 %hwReg_6_val"   --->   Operation 11 'read' 'hwReg_6_val_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%hwReg_13_2_val_readcast = zext i8 %hwReg_13_2_val_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:449]   --->   Operation 12 'zext' 'hwReg_13_2_val_readcast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.12ns)   --->   "%shl_ln449 = shl i16 %hwReg_12_2_val_read, i16 %hwReg_13_2_val_readcast" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:449]   --->   Operation 13 'shl' 'shl_ln449' <Predicate = true> <Delay = 3.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%hwReg_13_2_val_readcast13 = zext i8 %hwReg_13_2_val_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:450]   --->   Operation 14 'zext' 'hwReg_13_2_val_readcast13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.12ns)   --->   "%shl_ln450 = shl i16 %hwReg_11_2_val_read, i16 %hwReg_13_2_val_readcast13" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:450]   --->   Operation 15 'shl' 'shl_ln450' <Predicate = true> <Delay = 3.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %hwReg_6_val_read, i32 2"   --->   Operation 16 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.29ns)   --->   "%store_ln440 = store i12 0, i12 %y" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440]   --->   Operation 17 'store' 'store_ln440' <Predicate = true> <Delay = 1.29>

State 2 <SV = 1> <Delay = 1.54>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %hwReg_13_2_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%hwReg_1_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %hwReg_1_val"   --->   Operation 19 'read' 'hwReg_1_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%hwReg_0_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %hwReg_0_val"   --->   Operation 20 'read' 'hwReg_0_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %hwReg_12_2_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %hwReg_11_2_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %hwReg_10_2_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %hwReg_9_2_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %hwReg_6_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %hwReg_1_val, void "   --->   Operation 26 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %hwReg_0_val, void "   --->   Operation 27 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer2, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer2x, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer1, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%hwReg_10_2_val_cast = zext i16 %layerStartY"   --->   Operation 31 'zext' 'hwReg_10_2_val_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%layerHeight_cast = zext i16 %shl_ln449" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:449]   --->   Operation 32 'zext' 'layerHeight_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.54ns)   --->   "%add60 = add i17 %layerHeight_cast, i17 %hwReg_10_2_val_cast" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:449]   --->   Operation 33 'add' 'add60' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%hwReg_9_2_val_cast = zext i16 %layerStartX"   --->   Operation 34 'zext' 'hwReg_9_2_val_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%layerWidth_cast = zext i16 %shl_ln450" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:450]   --->   Operation 35 'zext' 'layerWidth_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.54ns)   --->   "%add71 = add i17 %layerWidth_cast, i17 %hwReg_9_2_val_cast" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:450]   --->   Operation 36 'add' 'add71' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln463 = br void %VITIS_LOOP_465_3" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463]   --->   Operation 37 'br' 'br_ln463' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.18>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%y_13 = load i12 %y" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463]   --->   Operation 38 'load' 'y_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.54ns)   --->   "%icmp_ln463 = icmp_eq  i12 %y_13, i12 %hwReg_1_val_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463]   --->   Operation 39 'icmp' 'icmp_ln463' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 2160, i64 0"   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.54ns)   --->   "%add_ln463 = add i12 %y_13, i12 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463]   --->   Operation 41 'add' 'add_ln463' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln463 = br i1 %icmp_ln463, void %VITIS_LOOP_465_3.split, void %for.end113.loopexit" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463]   --->   Operation 42 'br' 'br_ln463' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln463 = zext i12 %y_13" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463]   --->   Operation 43 'zext' 'zext_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln463_1 = zext i12 %y_13" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463]   --->   Operation 44 'zext' 'zext_ln463_1' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.54ns)   --->   "%ult = icmp_ult  i16 %zext_ln463_1, i16 %layerStartY" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463]   --->   Operation 45 'icmp' 'ult' <Predicate = (!icmp_ln463)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.80ns)   --->   "%rev12 = xor i1 %ult, i1 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463]   --->   Operation 46 'xor' 'rev12' <Predicate = (!icmp_ln463)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.55ns)   --->   "%notrhs = icmp_ugt  i17 %add60, i17 %zext_ln463" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:449]   --->   Operation 47 'icmp' 'notrhs' <Predicate = (!icmp_ln463)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 48 'wait' 'empty' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (2.84ns)   --->   "%call_ln450 = call void @v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3, i12 %hwReg_0_val_read, i24 %outLayer2, i24 %srcLayer2x, i24 %outLayer1, i16 %layerStartX, i17 %add71, i1 %notrhs, i1 %rev12, i1 %tmp_5" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:450]   --->   Operation 49 'call' 'call_ln450' <Predicate = (!icmp_ln463)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 50 [1/1] (1.29ns)   --->   "%store_ln440 = store i12 %add_ln463, i12 %y" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440]   --->   Operation 50 'store' 'store_ln440' <Predicate = (!icmp_ln463)> <Delay = 1.29>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln496 = ret" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:496]   --->   Operation 51 'ret' 'ret_ln496' <Predicate = (icmp_ln463)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln463 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463]   --->   Operation 52 'specloopname' 'specloopname_ln463' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln450 = call void @v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3, i12 %hwReg_0_val_read, i24 %outLayer2, i24 %srcLayer2x, i24 %outLayer1, i16 %layerStartX, i17 %add71, i1 %notrhs, i1 %rev12, i1 %tmp_5" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:450]   --->   Operation 53 'call' 'call_ln450' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln463 = br void %VITIS_LOOP_465_3" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463]   --->   Operation 54 'br' 'br_ln463' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outLayer1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ srcLayer2x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hwReg_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ hwReg_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ hwReg_6_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hwReg_9_2_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hwReg_10_2_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hwReg_11_2_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hwReg_12_2_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hwReg_13_2_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outLayer2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                         (alloca           ) [ 01111]
hwReg_13_2_val_read       (read             ) [ 00000]
hwReg_12_2_val_read       (read             ) [ 00000]
hwReg_11_2_val_read       (read             ) [ 00000]
layerStartY               (read             ) [ 00111]
layerStartX               (read             ) [ 00111]
hwReg_6_val_read          (read             ) [ 00000]
hwReg_13_2_val_readcast   (zext             ) [ 00000]
shl_ln449                 (shl              ) [ 00100]
hwReg_13_2_val_readcast13 (zext             ) [ 00000]
shl_ln450                 (shl              ) [ 00100]
tmp_5                     (bitselect        ) [ 00111]
store_ln440               (store            ) [ 00000]
specinterface_ln0         (specinterface    ) [ 00000]
hwReg_1_val_read          (read             ) [ 00011]
hwReg_0_val_read          (read             ) [ 00011]
specinterface_ln0         (specinterface    ) [ 00000]
specinterface_ln0         (specinterface    ) [ 00000]
specinterface_ln0         (specinterface    ) [ 00000]
specinterface_ln0         (specinterface    ) [ 00000]
specinterface_ln0         (specinterface    ) [ 00000]
specstablecontent_ln0     (specstablecontent) [ 00000]
specstablecontent_ln0     (specstablecontent) [ 00000]
specinterface_ln0         (specinterface    ) [ 00000]
specinterface_ln0         (specinterface    ) [ 00000]
specinterface_ln0         (specinterface    ) [ 00000]
hwReg_10_2_val_cast       (zext             ) [ 00000]
layerHeight_cast          (zext             ) [ 00000]
add60                     (add              ) [ 00011]
hwReg_9_2_val_cast        (zext             ) [ 00000]
layerWidth_cast           (zext             ) [ 00000]
add71                     (add              ) [ 00011]
br_ln463                  (br               ) [ 00000]
y_13                      (load             ) [ 00000]
icmp_ln463                (icmp             ) [ 00011]
speclooptripcount_ln0     (speclooptripcount) [ 00000]
add_ln463                 (add              ) [ 00000]
br_ln463                  (br               ) [ 00000]
zext_ln463                (zext             ) [ 00000]
zext_ln463_1              (zext             ) [ 00000]
ult                       (icmp             ) [ 00000]
rev12                     (xor              ) [ 00001]
notrhs                    (icmp             ) [ 00001]
empty                     (wait             ) [ 00000]
store_ln440               (store            ) [ 00000]
ret_ln496                 (ret              ) [ 00000]
specloopname_ln463        (specloopname     ) [ 00000]
call_ln450                (call             ) [ 00000]
br_ln463                  (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outLayer1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLayer1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="srcLayer2x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer2x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hwReg_0_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hwReg_0_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="hwReg_1_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hwReg_1_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="hwReg_6_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hwReg_6_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="hwReg_9_2_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hwReg_9_2_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="hwReg_10_2_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hwReg_10_2_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="hwReg_11_2_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hwReg_11_2_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="hwReg_12_2_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hwReg_12_2_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="hwReg_13_2_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hwReg_13_2_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outLayer2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLayer2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="y_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="hwReg_13_2_val_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hwReg_13_2_val_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="hwReg_12_2_val_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hwReg_12_2_val_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="hwReg_11_2_val_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hwReg_11_2_val_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="layerStartY_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layerStartY/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="layerStartX_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layerStartX/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="hwReg_6_val_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="3" slack="0"/>
<pin id="117" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hwReg_6_val_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="hwReg_1_val_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="12" slack="0"/>
<pin id="122" dir="0" index="1" bw="12" slack="0"/>
<pin id="123" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hwReg_1_val_read/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="hwReg_0_val_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="0"/>
<pin id="128" dir="0" index="1" bw="12" slack="0"/>
<pin id="129" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hwReg_0_val_read/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="12" slack="1"/>
<pin id="135" dir="0" index="2" bw="24" slack="0"/>
<pin id="136" dir="0" index="3" bw="24" slack="0"/>
<pin id="137" dir="0" index="4" bw="24" slack="0"/>
<pin id="138" dir="0" index="5" bw="16" slack="2"/>
<pin id="139" dir="0" index="6" bw="17" slack="1"/>
<pin id="140" dir="0" index="7" bw="1" slack="0"/>
<pin id="141" dir="0" index="8" bw="1" slack="0"/>
<pin id="142" dir="0" index="9" bw="1" slack="2"/>
<pin id="143" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln450/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="hwReg_13_2_val_readcast_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="hwReg_13_2_val_readcast/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="shl_ln449_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln449/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="hwReg_13_2_val_readcast13_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="hwReg_13_2_val_readcast13/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="shl_ln450_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln450/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_5_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="3" slack="0"/>
<pin id="171" dir="0" index="2" bw="3" slack="0"/>
<pin id="172" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln440_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="12" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln440/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="hwReg_10_2_val_cast_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="1"/>
<pin id="183" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="hwReg_10_2_val_cast/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="layerHeight_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="1"/>
<pin id="186" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="layerHeight_cast/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add60_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add60/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="hwReg_9_2_val_cast_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="1"/>
<pin id="195" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="hwReg_9_2_val_cast/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="layerWidth_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="1"/>
<pin id="198" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="layerWidth_cast/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add71_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="0"/>
<pin id="202" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add71/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="y_13_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="12" slack="2"/>
<pin id="207" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_13/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln463_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="12" slack="0"/>
<pin id="210" dir="0" index="1" bw="12" slack="1"/>
<pin id="211" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln463/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln463_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="12" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln463/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln463_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="12" slack="0"/>
<pin id="221" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln463/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln463_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="12" slack="0"/>
<pin id="225" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln463_1/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="ult_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="2"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="rev12_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev12/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="notrhs_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="17" slack="1"/>
<pin id="241" dir="0" index="1" bw="17" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln440_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="12" slack="0"/>
<pin id="247" dir="0" index="1" bw="12" slack="2"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln440/3 "/>
</bind>
</comp>

<comp id="250" class="1005" name="y_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="12" slack="0"/>
<pin id="252" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="257" class="1005" name="layerStartY_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="1"/>
<pin id="259" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layerStartY "/>
</bind>
</comp>

<comp id="263" class="1005" name="layerStartX_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="1"/>
<pin id="265" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layerStartX "/>
</bind>
</comp>

<comp id="269" class="1005" name="shl_ln449_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="1"/>
<pin id="271" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln449 "/>
</bind>
</comp>

<comp id="274" class="1005" name="shl_ln450_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="1"/>
<pin id="276" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln450 "/>
</bind>
</comp>

<comp id="279" class="1005" name="tmp_5_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="2"/>
<pin id="281" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="284" class="1005" name="hwReg_1_val_read_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="12" slack="1"/>
<pin id="286" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="hwReg_1_val_read "/>
</bind>
</comp>

<comp id="289" class="1005" name="hwReg_0_val_read_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="1"/>
<pin id="291" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="hwReg_0_val_read "/>
</bind>
</comp>

<comp id="294" class="1005" name="add60_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="17" slack="1"/>
<pin id="296" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add60 "/>
</bind>
</comp>

<comp id="299" class="1005" name="add71_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="17" slack="1"/>
<pin id="301" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add71 "/>
</bind>
</comp>

<comp id="307" class="1005" name="rev12_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rev12 "/>
</bind>
</comp>

<comp id="312" class="1005" name="notrhs_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="50" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="50" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="144"><net_src comp="74" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="151"><net_src comp="84" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="90" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="148" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="84" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="96" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="158" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="114" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="34" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="181" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="203"><net_src comp="196" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="193" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="212"><net_src comp="205" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="205" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="68" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="205" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="205" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="227" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="70" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="238"><net_src comp="232" pin="2"/><net_sink comp="132" pin=8"/></net>

<net id="243"><net_src comp="219" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="244"><net_src comp="239" pin="2"/><net_sink comp="132" pin=7"/></net>

<net id="249"><net_src comp="213" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="80" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="256"><net_src comp="250" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="260"><net_src comp="102" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="266"><net_src comp="108" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="132" pin=5"/></net>

<net id="272"><net_src comp="152" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="277"><net_src comp="162" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="282"><net_src comp="168" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="132" pin=9"/></net>

<net id="287"><net_src comp="120" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="292"><net_src comp="126" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="297"><net_src comp="187" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="302"><net_src comp="199" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="132" pin=6"/></net>

<net id="310"><net_src comp="232" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="132" pin=8"/></net>

<net id="315"><net_src comp="239" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="132" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outLayer2 | {3 4 }
 - Input state : 
	Port: v_mix_core_alpha<false, false>.10 : outLayer1 | {3 4 }
	Port: v_mix_core_alpha<false, false>.10 : srcLayer2x | {3 4 }
	Port: v_mix_core_alpha<false, false>.10 : hwReg_0_val | {2 }
	Port: v_mix_core_alpha<false, false>.10 : hwReg_1_val | {2 }
	Port: v_mix_core_alpha<false, false>.10 : hwReg_6_val | {1 }
	Port: v_mix_core_alpha<false, false>.10 : hwReg_9_2_val | {1 }
	Port: v_mix_core_alpha<false, false>.10 : hwReg_10_2_val | {1 }
	Port: v_mix_core_alpha<false, false>.10 : hwReg_11_2_val | {1 }
	Port: v_mix_core_alpha<false, false>.10 : hwReg_12_2_val | {1 }
	Port: v_mix_core_alpha<false, false>.10 : hwReg_13_2_val | {1 }
  - Chain level:
	State 1
		shl_ln449 : 1
		shl_ln450 : 1
		store_ln440 : 1
	State 2
		add60 : 1
		add71 : 1
	State 3
		icmp_ln463 : 1
		add_ln463 : 1
		br_ln463 : 2
		zext_ln463 : 1
		zext_ln463_1 : 1
		ult : 2
		rev12 : 3
		notrhs : 2
		call_ln450 : 3
		store_ln440 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------|---------|---------|
| Operation|                            Functional Unit                           |    FF   |   LUT   |
|----------|----------------------------------------------------------------------|---------|---------|
|   call   | grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132 |    86   |    62   |
|----------|----------------------------------------------------------------------|---------|---------|
|    shl   |                           shl_ln449_fu_152                           |    0    |    35   |
|          |                           shl_ln450_fu_162                           |    0    |    35   |
|----------|----------------------------------------------------------------------|---------|---------|
|          |                           icmp_ln463_fu_208                          |    0    |    12   |
|   icmp   |                              ult_fu_227                              |    0    |    16   |
|          |                             notrhs_fu_239                            |    0    |    17   |
|----------|----------------------------------------------------------------------|---------|---------|
|          |                             add60_fu_187                             |    0    |    16   |
|    add   |                             add71_fu_199                             |    0    |    16   |
|          |                           add_ln463_fu_213                           |    0    |    12   |
|----------|----------------------------------------------------------------------|---------|---------|
|    xor   |                             rev12_fu_232                             |    0    |    1    |
|----------|----------------------------------------------------------------------|---------|---------|
|          |                    hwReg_13_2_val_read_read_fu_84                    |    0    |    0    |
|          |                    hwReg_12_2_val_read_read_fu_90                    |    0    |    0    |
|          |                    hwReg_11_2_val_read_read_fu_96                    |    0    |    0    |
|   read   |                        layerStartY_read_fu_102                       |    0    |    0    |
|          |                        layerStartX_read_fu_108                       |    0    |    0    |
|          |                     hwReg_6_val_read_read_fu_114                     |    0    |    0    |
|          |                     hwReg_1_val_read_read_fu_120                     |    0    |    0    |
|          |                     hwReg_0_val_read_read_fu_126                     |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|
|          |                    hwReg_13_2_val_readcast_fu_148                    |    0    |    0    |
|          |                   hwReg_13_2_val_readcast13_fu_158                   |    0    |    0    |
|          |                      hwReg_10_2_val_cast_fu_181                      |    0    |    0    |
|   zext   |                        layerHeight_cast_fu_184                       |    0    |    0    |
|          |                       hwReg_9_2_val_cast_fu_193                      |    0    |    0    |
|          |                        layerWidth_cast_fu_196                        |    0    |    0    |
|          |                           zext_ln463_fu_219                          |    0    |    0    |
|          |                          zext_ln463_1_fu_223                         |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|
| bitselect|                             tmp_5_fu_168                             |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|
|   Total  |                                                                      |    86   |   222   |
|----------|----------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      add60_reg_294     |   17   |
|      add71_reg_299     |   17   |
|hwReg_0_val_read_reg_289|   12   |
|hwReg_1_val_read_reg_284|   12   |
|   layerStartX_reg_263  |   16   |
|   layerStartY_reg_257  |   16   |
|     notrhs_reg_312     |    1   |
|      rev12_reg_307     |    1   |
|    shl_ln449_reg_269   |   16   |
|    shl_ln450_reg_274   |   16   |
|      tmp_5_reg_279     |    1   |
|        y_reg_250       |   12   |
+------------------------+--------+
|          Total         |   137  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                 Comp                                 |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132 |  p7  |   2  |   1  |    2   ||    0    ||    9    |
| grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132 |  p8  |   2  |   1  |    2   ||    0    ||    9    |
|----------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                 Total                                |      |      |      |    4   ||  2.596  ||    0    ||    18   |
|----------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   86   |   222  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    0   |   18   |
|  Register |    -   |   137  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   223  |   240  |
+-----------+--------+--------+--------+
