[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/InterfInst/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 130
LIB: work
FILE: ${SURELOG_DIR}/tests/InterfInst/dut.sv
n<> u<129> t<Top_level_rule> c<1> l<2:1> el<15:1>
  n<> u<1> t<Null_rule> p<129> s<128> l<2:1> el<2:1>
  n<> u<128> t<Source_text> p<129> c<21> l<2:1> el<14:10>
    n<> u<21> t<Description> p<128> c<20> s<62> l<2:1> el<4:13>
      n<> u<20> t<Interface_declaration> p<21> c<6> l<2:1> el<4:13>
        n<> u<6> t<Interface_ansi_header> p<20> c<2> s<18> l<2:1> el<2:23>
          n<> u<2> t<INTERFACE> p<6> s<4> l<2:1> el<2:10>
          n<sim_sram_if> u<4> t<Interface_identifier> p<6> c<3> s<5> l<2:11> el<2:22>
            n<sim_sram_if> u<3> t<STRING_CONST> p<4> l<2:11> el<2:22>
          n<> u<5> t<Package_import_declaration_list> p<6> l<2:22> el<2:22>
        n<> u<18> t<Non_port_interface_item> p<20> c<17> s<19> l<3:4> el<3:19>
          n<> u<17> t<Interface_or_generate_item> p<18> c<16> l<3:4> el<3:19>
            n<> u<16> t<Module_common_item> p<17> c<15> l<3:4> el<3:19>
              n<> u<15> t<Module_or_generate_item_declaration> p<16> c<14> l<3:4> el<3:19>
                n<> u<14> t<Package_or_generate_item_declaration> p<15> c<13> l<3:4> el<3:19>
                  n<> u<13> t<Data_declaration> p<14> c<12> l<3:4> el<3:19>
                    n<> u<12> t<Variable_declaration> p<13> c<8> l<3:4> el<3:19>
                      n<> u<8> t<Data_type> p<12> c<7> s<11> l<3:4> el<3:7>
                        n<> u<7> t<IntegerAtomType_Int> p<8> l<3:4> el<3:7>
                      n<> u<11> t<Variable_decl_assignment_list> p<12> c<10> l<3:8> el<3:18>
                        n<> u<10> t<Variable_decl_assignment> p<11> c<9> l<3:8> el<3:18>
                          n<start_addr> u<9> t<STRING_CONST> p<10> l<3:8> el<3:18>
        n<> u<19> t<ENDINTERFACE> p<20> l<4:1> el<4:13>
    n<> u<62> t<Description> p<128> c<61> s<127> l<6:1> el<8:10>
      n<> u<61> t<Module_declaration> p<62> c<41> l<6:1> el<8:10>
        n<> u<41> t<Module_ansi_header> p<61> c<22> s<59> l<6:1> el<6:45>
          n<module> u<22> t<Module_keyword> p<41> s<23> l<6:1> el<6:7>
          n<dut> u<23> t<STRING_CONST> p<41> s<24> l<6:8> el<6:11>
          n<> u<24> t<Package_import_declaration_list> p<41> s<40> l<6:11> el<6:11>
          n<> u<40> t<Port_declaration_list> p<41> c<31> l<6:11> el<6:44>
            n<> u<31> t<Ansi_port_declaration> p<40> c<29> s<39> l<6:12> el<6:29>
              n<> u<29> t<Net_port_header> p<31> c<28> s<30> l<6:12> el<6:23>
                n<> u<28> t<Net_port_type> p<29> c<27> l<6:12> el<6:23>
                  n<> u<27> t<Data_type_or_implicit> p<28> c<26> l<6:12> el<6:23>
                    n<sim_sram_if> u<26> t<Data_type> p<27> c<25> l<6:12> el<6:23>
                      n<sim_sram_if> u<25> t<STRING_CONST> p<26> l<6:12> el<6:23>
              n<ss_if> u<30> t<STRING_CONST> p<31> l<6:24> el<6:29>
            n<> u<39> t<Ansi_port_declaration> p<40> c<37> l<6:31> el<6:43>
              n<> u<37> t<Net_port_header> p<39> c<32> s<38> l<6:31> el<6:41>
                n<> u<32> t<PortDir_Out> p<37> s<36> l<6:31> el<6:37>
                n<> u<36> t<Net_port_type> p<37> c<35> l<6:38> el<6:41>
                  n<> u<35> t<Data_type_or_implicit> p<36> c<34> l<6:38> el<6:41>
                    n<> u<34> t<Data_type> p<35> c<33> l<6:38> el<6:41>
                      n<> u<33> t<IntegerAtomType_Int> p<34> l<6:38> el<6:41>
              n<a> u<38> t<STRING_CONST> p<39> l<6:42> el<6:43>
        n<> u<59> t<Non_port_module_item> p<61> c<58> s<60> l<7:4> el<7:32>
          n<> u<58> t<Module_or_generate_item> p<59> c<57> l<7:4> el<7:32>
            n<> u<57> t<Module_common_item> p<58> c<56> l<7:4> el<7:32>
              n<> u<56> t<Continuous_assign> p<57> c<55> l<7:4> el<7:32>
                n<> u<55> t<Net_assignment_list> p<56> c<54> l<7:11> el<7:31>
                  n<> u<54> t<Net_assignment> p<55> c<46> l<7:11> el<7:31>
                    n<> u<46> t<Net_lvalue> p<54> c<43> s<53> l<7:11> el<7:12>
                      n<> u<43> t<Ps_or_hierarchical_identifier> p<46> c<42> s<45> l<7:11> el<7:12>
                        n<a> u<42> t<STRING_CONST> p<43> l<7:11> el<7:12>
                      n<> u<45> t<Constant_select> p<46> c<44> l<7:13> el<7:13>
                        n<> u<44> t<Constant_bit_select> p<45> l<7:13> el<7:13>
                    n<> u<53> t<Expression> p<54> c<52> l<7:15> el<7:31>
                      n<> u<52> t<Primary> p<53> c<51> l<7:15> el<7:31>
                        n<> u<51> t<Complex_func_call> p<52> c<47> l<7:15> el<7:31>
                          n<ss_if> u<47> t<STRING_CONST> p<51> s<48> l<7:15> el<7:20>
                          n<start_addr> u<48> t<STRING_CONST> p<51> s<50> l<7:21> el<7:31>
                          n<> u<50> t<Select> p<51> c<49> l<7:31> el<7:31>
                            n<> u<49> t<Bit_select> p<50> l<7:31> el<7:31>
        n<> u<60> t<ENDMODULE> p<61> l<8:1> el<8:10>
    n<> u<127> t<Description> p<128> c<126> l<10:1> el<14:10>
      n<> u<126> t<Module_declaration> p<127> c<75> l<10:1> el<14:10>
        n<> u<75> t<Module_ansi_header> p<126> c<63> s<84> l<10:1> el<10:26>
          n<module> u<63> t<Module_keyword> p<75> s<64> l<10:1> el<10:7>
          n<top> u<64> t<STRING_CONST> p<75> s<65> l<10:8> el<10:11>
          n<> u<65> t<Package_import_declaration_list> p<75> s<74> l<10:11> el<10:11>
          n<> u<74> t<Port_declaration_list> p<75> c<73> l<10:11> el<10:25>
            n<> u<73> t<Ansi_port_declaration> p<74> c<71> l<10:12> el<10:24>
              n<> u<71> t<Net_port_header> p<73> c<66> s<72> l<10:12> el<10:22>
                n<> u<66> t<PortDir_Out> p<71> s<70> l<10:12> el<10:18>
                n<> u<70> t<Net_port_type> p<71> c<69> l<10:19> el<10:22>
                  n<> u<69> t<Data_type_or_implicit> p<70> c<68> l<10:19> el<10:22>
                    n<> u<68> t<Data_type> p<69> c<67> l<10:19> el<10:22>
                      n<> u<67> t<IntegerAtomType_Int> p<68> l<10:19> el<10:22>
              n<o> u<72> t<STRING_CONST> p<73> l<10:23> el<10:24>
        n<> u<84> t<Non_port_module_item> p<126> c<83> s<100> l<11:4> el<11:32>
          n<> u<83> t<Module_or_generate_item> p<84> c<82> l<11:4> el<11:32>
            n<> u<82> t<Module_instantiation> p<83> c<76> l<11:4> el<11:32>
              n<sim_sram_if> u<76> t<STRING_CONST> p<82> s<81> l<11:4> el<11:15>
              n<> u<81> t<Hierarchical_instance> p<82> c<78> l<11:16> el<11:31>
                n<> u<78> t<Name_of_instance> p<81> c<77> s<80> l<11:16> el<11:29>
                  n<u_sim_sram_if> u<77> t<STRING_CONST> p<78> l<11:16> el<11:29>
                n<> u<80> t<Port_connection_list> p<81> c<79> l<11:30> el<11:30>
                  n<> u<79> t<Ordered_port_connection> p<80> l<11:30> el<11:30>
        n<> u<100> t<Non_port_module_item> p<126> c<99> s<124> l<12:4> el<12:47>
          n<> u<99> t<Module_or_generate_item> p<100> c<98> l<12:4> el<12:47>
            n<> u<98> t<Module_common_item> p<99> c<97> l<12:4> el<12:47>
              n<> u<97> t<Continuous_assign> p<98> c<96> l<12:4> el<12:47>
                n<> u<96> t<Net_assignment_list> p<97> c<95> l<12:11> el<12:46>
                  n<> u<95> t<Net_assignment> p<96> c<90> l<12:11> el<12:46>
                    n<> u<90> t<Net_lvalue> p<95> c<86> s<94> l<12:11> el<12:35>
                      n<> u<86> t<Ps_or_hierarchical_identifier> p<90> c<85> s<89> l<12:11> el<12:24>
                        n<u_sim_sram_if> u<85> t<STRING_CONST> p<86> l<12:11> el<12:24>
                      n<> u<89> t<Constant_select> p<90> c<87> l<12:24> el<12:35>
                        n<start_addr> u<87> t<STRING_CONST> p<89> s<88> l<12:25> el<12:35>
                        n<> u<88> t<Constant_bit_select> p<89> l<12:36> el<12:36>
                    n<> u<94> t<Expression> p<95> c<93> l<12:38> el<12:46>
                      n<> u<93> t<Primary> p<94> c<92> l<12:38> el<12:46>
                        n<> u<92> t<Primary_literal> p<93> c<91> l<12:38> el<12:46>
                          n<32'h1234> u<91> t<INT_CONST> p<92> l<12:38> el<12:46>
        n<> u<124> t<Non_port_module_item> p<126> c<123> s<125> l<13:4> el<13:44>
          n<> u<123> t<Module_or_generate_item> p<124> c<122> l<13:4> el<13:44>
            n<> u<122> t<Module_instantiation> p<123> c<101> l<13:4> el<13:44>
              n<dut> u<101> t<STRING_CONST> p<122> s<121> l<13:4> el<13:7>
              n<> u<121> t<Hierarchical_instance> p<122> c<103> l<13:8> el<13:43>
                n<> u<103> t<Name_of_instance> p<121> c<102> s<120> l<13:8> el<13:13>
                  n<u_dut> u<102> t<STRING_CONST> p<103> l<13:8> el<13:13>
                n<> u<120> t<Port_connection_list> p<121> c<111> l<13:14> el<13:42>
                  n<> u<111> t<Named_port_connection> p<120> c<104> s<119> l<13:14> el<13:35>
                    n<ss_if> u<104> t<STRING_CONST> p<111> s<109> l<13:15> el<13:20>
                    n<> u<109> t<OPEN_PARENS> p<111> s<108> l<13:20> el<13:21>
                    n<> u<108> t<Expression> p<111> c<107> s<110> l<13:21> el<13:34>
                      n<> u<107> t<Primary> p<108> c<106> l<13:21> el<13:34>
                        n<> u<106> t<Primary_literal> p<107> c<105> l<13:21> el<13:34>
                          n<u_sim_sram_if> u<105> t<STRING_CONST> p<106> l<13:21> el<13:34>
                    n<> u<110> t<CLOSE_PARENS> p<111> l<13:34> el<13:35>
                  n<> u<119> t<Named_port_connection> p<120> c<112> l<13:37> el<13:42>
                    n<a> u<112> t<STRING_CONST> p<119> s<117> l<13:38> el<13:39>
                    n<> u<117> t<OPEN_PARENS> p<119> s<116> l<13:39> el<13:40>
                    n<> u<116> t<Expression> p<119> c<115> s<118> l<13:40> el<13:41>
                      n<> u<115> t<Primary> p<116> c<114> l<13:40> el<13:41>
                        n<> u<114> t<Primary_literal> p<115> c<113> l<13:40> el<13:41>
                          n<o> u<113> t<STRING_CONST> p<114> l<13:40> el<13:41>
                    n<> u<118> t<CLOSE_PARENS> p<119> l<13:41> el<13:42>
        n<> u<125> t<ENDMODULE> p<126> l<14:1> el<14:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfInst/dut.sv:2:1: No timescale set for "sim_sram_if".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfInst/dut.sv:6:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfInst/dut.sv:10:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/InterfInst/dut.sv:6:1: Compile module "work@dut".
[INF:CP0304] ${SURELOG_DIR}/tests/InterfInst/dut.sv:2:1: Compile interface "work@sim_sram_if".
[INF:CP0303] ${SURELOG_DIR}/tests/InterfInst/dut.sv:10:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               1
ContAssign                                             2
Design                                                 1
HierPath                                               2
Identifier                                             4
IntTypespec                                            6
IntVar                                                 3
Interface                                              1
InterfaceTypespec                                      1
LogicNet                                               1
Module                                                 2
ModuleTypespec                                         2
Port                                                   5
RefModule                                              2
RefObj                                                 7
RefTypespec                                            7
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/InterfInst/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/InterfInst/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllInterfaces:
\_Interface: work@sim_sram_if (work@sim_sram_if), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:2:1, endln:4:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@sim_sram_if)
    |vpiParent:
    \_Interface: work@sim_sram_if (work@sim_sram_if), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:2:1, endln:4:13
    |vpiName:work@sim_sram_if
  |vpiVariables:
  \_IntVar: (work@sim_sram_if.start_addr), line:3:8, endln:3:18
    |vpiParent:
    \_Interface: work@sim_sram_if (work@sim_sram_if), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:2:1, endln:4:13
    |vpiTypespec:
    \_RefTypespec: (work@sim_sram_if.start_addr), line:3:4, endln:3:7
      |vpiParent:
      \_IntVar: (work@sim_sram_if.start_addr), line:3:8, endln:3:18
      |vpiFullName:work@sim_sram_if.start_addr
      |vpiActual:
      \_IntTypespec: 
    |vpiName:start_addr
    |vpiFullName:work@sim_sram_if.start_addr
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Interface: work@sim_sram_if (work@sim_sram_if), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:2:1, endln:4:13
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_IntVar: (work@sim_sram_if.start_addr), line:3:8, endln:3:18
  |vpiImportTypespec:
  \_LogicNet: (work@sim_sram_if.start_addr), line:3:8, endln:3:18
    |vpiParent:
    \_Interface: work@sim_sram_if (work@sim_sram_if), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:2:1, endln:4:13
    |vpiTypespec:
    \_RefTypespec: (work@sim_sram_if.start_addr), line:3:4, endln:3:7
      |vpiParent:
      \_LogicNet: (work@sim_sram_if.start_addr), line:3:8, endln:3:18
      |vpiFullName:work@sim_sram_if.start_addr
      |vpiActual:
      \_IntTypespec: 
    |vpiName:start_addr
    |vpiFullName:work@sim_sram_if.start_addr
  |vpiDefName:work@sim_sram_if
  |vpiNet:
  \_LogicNet: (work@sim_sram_if.start_addr), line:3:8, endln:3:18
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:6:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:6:1, endln:8:10
    |vpiName:work@dut
  |vpiVariables:
  \_IntVar: (work@dut.a), line:6:42, endln:6:43
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:6:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.a), line:6:38, endln:6:41
      |vpiParent:
      \_IntVar: (work@dut.a), line:6:42, endln:6:43
      |vpiFullName:work@dut.a
      |vpiActual:
      \_IntTypespec: 
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:6:1, endln:8:10
    |vpiSigned:1
  |vpiTypedef:
  \_InterfaceTypespec: (sim_sram_if)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:6:1, endln:8:10
    |vpiName:
    \_Identifier: (sim_sram_if)
      |vpiParent:
      \_InterfaceTypespec: (sim_sram_if)
      |vpiName:sim_sram_if
    |vpiInterface:
    \_Interface: work@sim_sram_if (work@sim_sram_if), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:2:1, endln:4:13
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_IntVar: (work@dut.a), line:6:42, endln:6:43
  |vpiImportTypespec:
  \_InterfaceTypespec: (sim_sram_if)
  |vpiDefName:work@dut
  |vpiPort:
  \_Port: (ss_if), line:6:24, endln:6:29
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:6:1, endln:8:10
    |vpiName:ss_if
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@dut.ss_if.sim_sram_if), line:6:12, endln:6:23
      |vpiParent:
      \_Port: (ss_if), line:6:24, endln:6:29
      |vpiName:sim_sram_if
      |vpiFullName:work@dut.ss_if.sim_sram_if
      |vpiActual:
      \_InterfaceTypespec: (sim_sram_if)
  |vpiPort:
  \_Port: (a), line:6:42, endln:6:43
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:6:1, endln:8:10
    |vpiName:a
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dut.a), line:6:38, endln:6:41
      |vpiParent:
      \_Port: (a), line:6:42, endln:6:43
      |vpiFullName:work@dut.a
      |vpiActual:
      \_IntTypespec: 
  |vpiContAssign:
  \_ContAssign: , line:7:11, endln:7:31
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:6:1, endln:8:10
    |vpiRhs:
    \_HierPath: (ss_if.start_addr), line:7:15, endln:7:31
      |vpiParent:
      \_ContAssign: , line:7:11, endln:7:31
      |vpiActual:
      \_RefObj: (ss_if), line:7:15, endln:7:20
        |vpiParent:
        \_HierPath: (ss_if.start_addr), line:7:15, endln:7:31
        |vpiName:ss_if
        |vpiActual:
        \_Port: (ss_if), line:6:24, endln:6:29
      |vpiActual:
      \_RefObj: (work@dut.start_addr), line:7:21, endln:7:31
        |vpiParent:
        \_HierPath: (ss_if.start_addr), line:7:15, endln:7:31
        |vpiName:start_addr
        |vpiFullName:work@dut.start_addr
        |vpiActual:
        \_LogicNet: (work@sim_sram_if.start_addr), line:3:8, endln:3:18
      |vpiName:ss_if.start_addr
    |vpiLhs:
    \_RefObj: (work@dut.a), line:7:11, endln:7:12
      |vpiParent:
      \_ContAssign: , line:7:11, endln:7:31
      |vpiName:a
      |vpiFullName:work@dut.a
      |vpiActual:
      \_IntVar: (work@dut.a), line:6:42, endln:6:43
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:10:1, endln:14:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:10:1, endln:14:10
    |vpiName:work@top
  |vpiVariables:
  \_IntVar: (work@top.o), line:10:23, endln:10:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:10:1, endln:14:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:10:19, endln:10:22
      |vpiParent:
      \_IntVar: (work@top.o), line:10:23, endln:10:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: 
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypedef:
  \_InterfaceTypespec: (sim_sram_if)
  |vpiTypedef:
  \_ModuleTypespec: (dut)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:dut
    |vpiModule:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:6:1, endln:8:10
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:10:1, endln:14:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_IntVar: (work@top.o), line:10:23, endln:10:24
  |vpiImportTypespec:
  \_LogicNet: (work@top.start_addr), line:12:25, endln:12:35
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:10:1, endln:14:10
    |vpiName:start_addr
    |vpiFullName:work@top.start_addr
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.start_addr), line:12:25, endln:12:35
  |vpiPort:
  \_Port: (o), line:10:23, endln:10:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:10:1, endln:14:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:10:19, endln:10:22
      |vpiParent:
      \_Port: (o), line:10:23, endln:10:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: 
  |vpiContAssign:
  \_ContAssign: , line:12:11, endln:12:46
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:10:1, endln:14:10
    |vpiRhs:
    \_Constant: , line:12:38, endln:12:46
      |vpiParent:
      \_ContAssign: , line:12:11, endln:12:46
      |vpiDecompile:32'h1234
      |vpiSize:32
      |HEX:1234
      |vpiConstType:5
    |vpiLhs:
    \_HierPath: (u_sim_sram_if.start_addr), line:12:24, endln:12:35
      |vpiParent:
      \_ContAssign: , line:12:11, endln:12:46
      |vpiActual:
      \_RefObj: (u_sim_sram_if), line:12:24, endln:12:35
        |vpiParent:
        \_HierPath: (u_sim_sram_if.start_addr), line:12:24, endln:12:35
        |vpiName:u_sim_sram_if
        |vpiActual:
        \_RefModule: work@sim_sram_if (u_sim_sram_if), line:11:4, endln:11:15
      |vpiActual:
      \_RefObj: (start_addr), line:12:25, endln:12:35
        |vpiParent:
        \_HierPath: (u_sim_sram_if.start_addr), line:12:24, endln:12:35
        |vpiName:start_addr
        |vpiActual:
        \_LogicNet: (work@top.start_addr), line:12:25, endln:12:35
      |vpiName:u_sim_sram_if.start_addr
  |vpiRefModule:
  \_RefModule: work@sim_sram_if (u_sim_sram_if), line:11:4, endln:11:15
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:10:1, endln:14:10
    |vpiName:u_sim_sram_if
    |vpiDefName:work@sim_sram_if
    |vpiActual:
    \_Interface: work@sim_sram_if (work@sim_sram_if), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:2:1, endln:4:13
  |vpiRefModule:
  \_RefModule: work@dut (u_dut), line:13:4, endln:13:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:10:1, endln:14:10
    |vpiName:u_dut
    |vpiDefName:work@dut
    |vpiActual:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:6:1, endln:8:10
    |vpiPort:
    \_Port: (ss_if), line:13:15, endln:13:20
      |vpiParent:
      \_RefModule: work@dut (u_dut), line:13:4, endln:13:7
      |vpiName:ss_if
      |vpiHighConn:
      \_RefObj: (work@top.u_dut.ss_if.u_sim_sram_if), line:13:21, endln:13:34
        |vpiParent:
        \_Port: (ss_if), line:13:15, endln:13:20
        |vpiName:u_sim_sram_if
        |vpiFullName:work@top.u_dut.ss_if.u_sim_sram_if
        |vpiActual:
        \_RefModule: work@sim_sram_if (u_sim_sram_if), line:11:4, endln:11:15
    |vpiPort:
    \_Port: (a), line:13:38, endln:13:39
      |vpiParent:
      \_RefModule: work@dut (u_dut), line:13:4, endln:13:7
      |vpiName:a
      |vpiHighConn:
      \_RefObj: (work@top.u_dut.a.o), line:13:40, endln:13:41
        |vpiParent:
        \_Port: (a), line:13:38, endln:13:39
        |vpiName:o
        |vpiFullName:work@top.u_dut.a.o
        |vpiActual:
        \_IntVar: (work@top.o), line:10:23, endln:10:24
|vpiTypedef:
\_ModuleTypespec: (dut)
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:10:1, endln:14:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
