\hypertarget{dpram__dclk_8vhd}{}\doxysection{/home/serg/ws/eda/fifo/\+H\+D\+L/\+R\+T\+L/dpram\+\_\+dclk.vhd File Reference}
\label{dpram__dclk_8vhd}\index{/home/serg/ws/eda/fifo/HDL/RTL/dpram\_dclk.vhd@{/home/serg/ws/eda/fifo/HDL/RTL/dpram\_dclk.vhd}}


Dual port R\+AM with dual clock.  


\doxysubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classdpram__dclk}{dpram\+\_\+dclk}} entity
\item 
\mbox{\hyperlink{classdpram__dclk_1_1rtl}{rtl}} architecture
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Dual port R\+AM with dual clock. 

Dual port R\+AM with single clock.

\begin{DoxyAuthor}{Author}
Selman Ergunay 
\end{DoxyAuthor}
\begin{DoxyDate}{Date}
2017-\/06-\/05 
\end{DoxyDate}
