// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pipelined___rs_pt_bank_1_t0__m_axi_10_bank_1_t0__m_axi_inst___rs_pt_bank_1_t0__m_axi_10_bank_1_t0__m_axi_inst_0 (
    input wire  [512:0] BurstWrite_floatx16_0_dest_write_data_din,
    input wire          BurstWrite_floatx16_0_dest_write_data_write,
    output wire [511:0] __rs_pt_bank_1_t0__m_axi_10_bank_1_t0__m_axi_write_data_din,
    input wire          __rs_pt_bank_1_t0__m_axi_10_bank_1_t0__m_axi_write_data_full_n,
    output wire         __rs_pt_bank_1_t0__m_axi_10_bank_1_t0__m_axi_write_data_write,
    input wire          __rs_pt_bank_1_t0__m_axi_8_bank_1_t0__m_axi_rst,
    input wire          ap_clk,
    output wire         bank_1_t0__m_axi_write_data_full_n
);

wire        __rs_pipelined___rs_pt_bank_1_t0__m_axi_8_bank_1_t0__m_axi_rst;



__rs_pt_bank_1_t0__m_axi_10_bank_1_t0__m_axi_inst _ (
    .BurstWrite_floatx16_0_dest_write_data_din                      (BurstWrite_floatx16_0_dest_write_data_din),
    .BurstWrite_floatx16_0_dest_write_data_write                    (BurstWrite_floatx16_0_dest_write_data_write),
    .__rs_pt_bank_1_t0__m_axi_10_bank_1_t0__m_axi_write_data_din    (__rs_pt_bank_1_t0__m_axi_10_bank_1_t0__m_axi_write_data_din),
    .__rs_pt_bank_1_t0__m_axi_10_bank_1_t0__m_axi_write_data_full_n (__rs_pt_bank_1_t0__m_axi_10_bank_1_t0__m_axi_write_data_full_n),
    .__rs_pt_bank_1_t0__m_axi_10_bank_1_t0__m_axi_write_data_write  (__rs_pt_bank_1_t0__m_axi_10_bank_1_t0__m_axi_write_data_write),
    .__rs_pt_bank_1_t0__m_axi_8_bank_1_t0__m_axi_rst                (__rs_pipelined___rs_pt_bank_1_t0__m_axi_8_bank_1_t0__m_axi_rst),
    .ap_clk                                                         (ap_clk),
    .bank_1_t0__m_axi_write_data_full_n                             (bank_1_t0__m_axi_write_data_full_n)
);

(* RS_ROUTE="SLOT_X1Y2_TO_SLOT_X1Y2,SLOT_X0Y2_TO_SLOT_X0Y2,SLOT_X0Y1_TO_SLOT_X0Y1,SLOT_X0Y0_TO_SLOT_X0Y0" *)
__rs_ff_pipeline_6 #(
    .BODY_LEVEL      (6),
    .DATA_WIDTH      (1),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X1Y2_TO_SLOT_X1Y2"),
    .__BODY_1_REGION ("SLOT_X0Y2_TO_SLOT_X0Y2"),
    .__BODY_2_REGION ("SLOT_X0Y2_TO_SLOT_X0Y2"),
    .__BODY_3_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__BODY_4_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__BODY_5_REGION ("SLOT_X0Y0_TO_SLOT_X0Y0"),
    .__HEAD_REGION   ("SLOT_X1Y2_TO_SLOT_X1Y2"),
    .__TAIL_REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0")
) ff_0 /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  ({ __rs_pt_bank_1_t0__m_axi_8_bank_1_t0__m_axi_rst }),
    .if_dout ({ __rs_pipelined___rs_pt_bank_1_t0__m_axi_8_bank_1_t0__m_axi_rst })
);

endmodule  // __rs_pipelined___rs_pt_bank_1_t0__m_axi_10_bank_1_t0__m_axi_inst___rs_pt_bank_1_t0__m_axi_10_bank_1_t0__m_axi_inst_0