[Library]
others = $MODEL_TECH/../modelsim.ini

syncad_vhdl_lib = C:\Microsemi\Libero_SoC_PolarFire_v1.1\Designer/lib/actel/syncad_vhdl_lib

[vcom]
VHDL93 = 1

[vsim]
IterationLimit = 5000
