{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655488509151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655488509157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 17 18:55:08 2022 " "Processing started: Fri Jun 17 18:55:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655488509157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488509157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoAlex_Bruno -c ProjetoAlex_Bruno " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoAlex_Bruno -c ProjetoAlex_Bruno" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488509157 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655488509889 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655488509890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_256x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_256x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_256x8-Behavioral " "Found design unit 1: RAM_256x8-Behavioral" {  } { { "RAM_256x8.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RAM_256x8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488520922 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_256x8 " "Found entity 1: RAM_256x8" {  } { { "RAM_256x8.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RAM_256x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488520922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488520922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangsignal_rom_256x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triangsignal_rom_256x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TriangSignal_ROM_256x8-Behavioral " "Found design unit 1: TriangSignal_ROM_256x8-Behavioral" {  } { { "TriangSignal_ROM_256x8.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/TriangSignal_ROM_256x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488520928 ""} { "Info" "ISGN_ENTITY_NAME" "1 TriangSignal_ROM_256x8 " "Found entity 1: TriangSignal_ROM_256x8" {  } { { "TriangSignal_ROM_256x8.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/TriangSignal_ROM_256x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488520928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488520928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signed2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Signed2BCD-Behavioral " "Found design unit 1: Signed2BCD-Behavioral" {  } { { "Signed2BCD.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Signed2BCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488520933 ""} { "Info" "ISGN_ENTITY_NAME" "1 Signed2BCD " "Found entity 1: Signed2BCD" {  } { { "Signed2BCD.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Signed2BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488520933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488520933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignDecoder-Behavioral " "Found design unit 1: SignDecoder-Behavioral" {  } { { "SignDecoder.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/SignDecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488520939 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignDecoder " "Found entity 1: SignDecoder" {  } { { "SignDecoder.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/SignDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488520939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488520939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_Demo-Shell " "Found design unit 1: ROM_Demo-Shell" {  } { { "ROM_Demo.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/ROM_Demo.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488520944 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_Demo " "Found entity 1: ROM_Demo" {  } { { "ROM_Demo.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/ROM_Demo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488520944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488520944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseGenerator-Behavioral " "Found design unit 1: PulseGenerator-Behavioral" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/PulseGenerator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488520950 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseGenerator " "Found entity 1: PulseGenerator" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/PulseGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488520950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488520950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Bin7SegDecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488520955 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488520955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488520955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addressgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddressGenerator-Behavioral " "Found design unit 1: AddressGenerator-Behavioral" {  } { { "AddressGenerator.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/AddressGenerator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488520961 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddressGenerator " "Found entity 1: AddressGenerator" {  } { { "AddressGenerator.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/AddressGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488520961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488520961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmeticunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticUnit-Behavioral " "Found design unit 1: ArithmeticUnit-Behavioral" {  } { { "ArithmeticUnit.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/ArithmeticUnit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488520966 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticUnit " "Found entity 1: ArithmeticUnit" {  } { { "ArithmeticUnit.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/ArithmeticUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488520966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488520966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-Behavioral " "Found design unit 1: Timer-Behavioral" {  } { { "Timer.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Timer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488520971 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Timer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488520971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488520971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterBank-Behavioral " "Found design unit 1: RegisterBank-Behavioral" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488520977 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488520977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488520977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Projeto_Demo-Shell " "Found design unit 1: Projeto_Demo-Shell" {  } { { "Projeto_Demo.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Projeto_Demo.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488520982 ""} { "Info" "ISGN_ENTITY_NAME" "1 Projeto_Demo " "Found entity 1: Projeto_Demo" {  } { { "Projeto_Demo.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Projeto_Demo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488520982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488520982 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto_Demo " "Elaborating entity \"Projeto_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655488521087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PulseGenerator PulseGenerator:PulseGenerator A:behavioral " "Elaborating entity \"PulseGenerator\" using architecture \"A:behavioral\" for hierarchy \"PulseGenerator:PulseGenerator\"" {  } { { "Projeto_Demo.vhd" "PulseGenerator" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Projeto_Demo.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655488521102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AddressGenerator AddressGenerator:Counter A:behavioral " "Elaborating entity \"AddressGenerator\" using architecture \"A:behavioral\" for hierarchy \"AddressGenerator:Counter\"" {  } { { "Projeto_Demo.vhd" "Counter" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Projeto_Demo.vhd" 42 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655488521111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TriangSignal_ROM_256x8 TriangSignal_ROM_256x8:ROM A:behavioral " "Elaborating entity \"TriangSignal_ROM_256x8\" using architecture \"A:behavioral\" for hierarchy \"TriangSignal_ROM_256x8:ROM\"" {  } { { "Projeto_Demo.vhd" "ROM" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Projeto_Demo.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655488521114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Signed2BCD Signed2BCD:Signed2BCD_ROM A:behavioral " "Elaborating entity \"Signed2BCD\" using architecture \"A:behavioral\" for hierarchy \"Signed2BCD:Signed2BCD_ROM\"" {  } { { "Projeto_Demo.vhd" "Signed2BCD_ROM" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Projeto_Demo.vhd" 52 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655488521117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:d0_ROM A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:d0_ROM\"" {  } { { "Projeto_Demo.vhd" "d0_ROM" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Projeto_Demo.vhd" 60 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655488521119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SignDecoder SignDecoder:d3_ROM A:behavioral " "Elaborating entity \"SignDecoder\" using architecture \"A:behavioral\" for hierarchy \"SignDecoder:d3_ROM\"" {  } { { "Projeto_Demo.vhd" "d3_ROM" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Projeto_Demo.vhd" 73 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655488521124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegisterBank RegisterBank:RegisterBank A:behavioral " "Elaborating entity \"RegisterBank\" using architecture \"A:behavioral\" for hierarchy \"RegisterBank:RegisterBank\"" {  } { { "Projeto_Demo.vhd" "RegisterBank" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Projeto_Demo.vhd" 77 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655488521127 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_1 RegisterBank.vhd(25) " "VHDL Process Statement warning at RegisterBank.vhd(25): signal \"s_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655488521128 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_0 RegisterBank.vhd(26) " "VHDL Process Statement warning at RegisterBank.vhd(26): signal \"s_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655488521128 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_2 RegisterBank.vhd(17) " "VHDL Process Statement warning at RegisterBank.vhd(17): inferring latch(es) for signal or variable \"s_2\", which holds its previous value in one or more paths through the process" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655488521128 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_1 RegisterBank.vhd(17) " "VHDL Process Statement warning at RegisterBank.vhd(17): inferring latch(es) for signal or variable \"s_1\", which holds its previous value in one or more paths through the process" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655488521128 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_0 RegisterBank.vhd(17) " "VHDL Process Statement warning at RegisterBank.vhd(17): inferring latch(es) for signal or variable \"s_0\", which holds its previous value in one or more paths through the process" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655488521128 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_0\[0\] RegisterBank.vhd(17) " "Inferred latch for \"s_0\[0\]\" at RegisterBank.vhd(17)" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488521128 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_0\[1\] RegisterBank.vhd(17) " "Inferred latch for \"s_0\[1\]\" at RegisterBank.vhd(17)" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488521128 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_0\[2\] RegisterBank.vhd(17) " "Inferred latch for \"s_0\[2\]\" at RegisterBank.vhd(17)" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488521128 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_0\[3\] RegisterBank.vhd(17) " "Inferred latch for \"s_0\[3\]\" at RegisterBank.vhd(17)" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488521128 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_0\[4\] RegisterBank.vhd(17) " "Inferred latch for \"s_0\[4\]\" at RegisterBank.vhd(17)" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488521128 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_0\[5\] RegisterBank.vhd(17) " "Inferred latch for \"s_0\[5\]\" at RegisterBank.vhd(17)" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488521129 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_0\[6\] RegisterBank.vhd(17) " "Inferred latch for \"s_0\[6\]\" at RegisterBank.vhd(17)" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488521129 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_0\[7\] RegisterBank.vhd(17) " "Inferred latch for \"s_0\[7\]\" at RegisterBank.vhd(17)" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488521129 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_1\[0\] RegisterBank.vhd(17) " "Inferred latch for \"s_1\[0\]\" at RegisterBank.vhd(17)" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488521129 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_1\[1\] RegisterBank.vhd(17) " "Inferred latch for \"s_1\[1\]\" at RegisterBank.vhd(17)" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488521129 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_1\[2\] RegisterBank.vhd(17) " "Inferred latch for \"s_1\[2\]\" at RegisterBank.vhd(17)" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488521129 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_1\[3\] RegisterBank.vhd(17) " "Inferred latch for \"s_1\[3\]\" at RegisterBank.vhd(17)" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488521129 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_1\[4\] RegisterBank.vhd(17) " "Inferred latch for \"s_1\[4\]\" at RegisterBank.vhd(17)" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488521129 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_1\[5\] RegisterBank.vhd(17) " "Inferred latch for \"s_1\[5\]\" at RegisterBank.vhd(17)" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488521129 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_1\[6\] RegisterBank.vhd(17) " "Inferred latch for \"s_1\[6\]\" at RegisterBank.vhd(17)" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488521129 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_1\[7\] RegisterBank.vhd(17) " "Inferred latch for \"s_1\[7\]\" at RegisterBank.vhd(17)" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488521129 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_2\[0\] RegisterBank.vhd(17) " "Inferred latch for \"s_2\[0\]\" at RegisterBank.vhd(17)" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488521129 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_2\[1\] RegisterBank.vhd(17) " "Inferred latch for \"s_2\[1\]\" at RegisterBank.vhd(17)" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488521129 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_2\[2\] RegisterBank.vhd(17) " "Inferred latch for \"s_2\[2\]\" at RegisterBank.vhd(17)" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488521129 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_2\[3\] RegisterBank.vhd(17) " "Inferred latch for \"s_2\[3\]\" at RegisterBank.vhd(17)" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488521129 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_2\[4\] RegisterBank.vhd(17) " "Inferred latch for \"s_2\[4\]\" at RegisterBank.vhd(17)" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488521129 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_2\[5\] RegisterBank.vhd(17) " "Inferred latch for \"s_2\[5\]\" at RegisterBank.vhd(17)" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488521129 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_2\[6\] RegisterBank.vhd(17) " "Inferred latch for \"s_2\[6\]\" at RegisterBank.vhd(17)" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488521129 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_2\[7\] RegisterBank.vhd(17) " "Inferred latch for \"s_2\[7\]\" at RegisterBank.vhd(17)" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/RegisterBank.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488521129 "|Projeto_Demo|RegisterBank:RegisterBank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ArithmeticUnit ArithmeticUnit:ArithmeticUnit A:behavioral " "Elaborating entity \"ArithmeticUnit\" using architecture \"A:behavioral\" for hierarchy \"ArithmeticUnit:ArithmeticUnit\"" {  } { { "Projeto_Demo.vhd" "ArithmeticUnit" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Projeto_Demo.vhd" 85 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655488521131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Timer Timer:Timer A:behavioral " "Elaborating entity \"Timer\" using architecture \"A:behavioral\" for hierarchy \"Timer:Timer\"" {  } { { "Projeto_Demo.vhd" "Timer" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Projeto_Demo.vhd" 92 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655488521134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RAM_256x8 RAM_256x8:RAM A:behavioral " "Elaborating entity \"RAM_256x8\" using architecture \"A:behavioral\" for hierarchy \"RAM_256x8:RAM\"" {  } { { "Projeto_Demo.vhd" "RAM" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Projeto_Demo.vhd" 98 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655488521137 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Signed2BCD:Signed2BCD_RAM\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Signed2BCD:Signed2BCD_RAM\|Div1\"" {  } { { "Signed2BCD.vhd" "Div1" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Signed2BCD.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655488525792 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Signed2BCD:Signed2BCD_RAM\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Signed2BCD:Signed2BCD_RAM\|Mod0\"" {  } { { "Signed2BCD.vhd" "Mod0" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Signed2BCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655488525792 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Signed2BCD:Signed2BCD_RAM\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Signed2BCD:Signed2BCD_RAM\|Div0\"" {  } { { "Signed2BCD.vhd" "Div0" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Signed2BCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655488525792 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Signed2BCD:Signed2BCD_RAM\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Signed2BCD:Signed2BCD_RAM\|Mod1\"" {  } { { "Signed2BCD.vhd" "Mod1" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Signed2BCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655488525792 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Signed2BCD:Signed2BCD_ROM\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Signed2BCD:Signed2BCD_ROM\|Div1\"" {  } { { "Signed2BCD.vhd" "Div1" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Signed2BCD.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655488525792 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Signed2BCD:Signed2BCD_ROM\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Signed2BCD:Signed2BCD_ROM\|Mod0\"" {  } { { "Signed2BCD.vhd" "Mod0" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Signed2BCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655488525792 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Signed2BCD:Signed2BCD_ROM\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Signed2BCD:Signed2BCD_ROM\|Div0\"" {  } { { "Signed2BCD.vhd" "Div0" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Signed2BCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655488525792 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Signed2BCD:Signed2BCD_ROM\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Signed2BCD:Signed2BCD_ROM\|Mod1\"" {  } { { "Signed2BCD.vhd" "Mod1" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Signed2BCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655488525792 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1655488525792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Signed2BCD:Signed2BCD_RAM\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Signed2BCD:Signed2BCD_RAM\|lpm_divide:Div1\"" {  } { { "Signed2BCD.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Signed2BCD.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655488525862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Signed2BCD:Signed2BCD_RAM\|lpm_divide:Div1 " "Instantiated megafunction \"Signed2BCD:Signed2BCD_RAM\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655488525862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655488525862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655488525862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655488525862 ""}  } { { "Signed2BCD.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Signed2BCD.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655488525862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488525924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488525924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488525950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488525950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/db/alt_u_div_g4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488525981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488525981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488526048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488526048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488526115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488526115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Signed2BCD:Signed2BCD_RAM\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Signed2BCD:Signed2BCD_RAM\|lpm_divide:Mod0\"" {  } { { "Signed2BCD.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Signed2BCD.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655488526132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Signed2BCD:Signed2BCD_RAM\|lpm_divide:Mod0 " "Instantiated megafunction \"Signed2BCD:Signed2BCD_RAM\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655488526132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655488526132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655488526132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655488526132 ""}  } { { "Signed2BCD.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Signed2BCD.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655488526132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/db/lpm_divide_q9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488526195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488526195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488526222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488526222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/db/alt_u_div_i4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488526253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488526253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Signed2BCD:Signed2BCD_RAM\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Signed2BCD:Signed2BCD_RAM\|lpm_divide:Div0\"" {  } { { "Signed2BCD.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Signed2BCD.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655488526279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Signed2BCD:Signed2BCD_RAM\|lpm_divide:Div0 " "Instantiated megafunction \"Signed2BCD:Signed2BCD_RAM\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655488526279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655488526279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655488526279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655488526279 ""}  } { { "Signed2BCD.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Signed2BCD.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655488526279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488526342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488526342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488526369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488526369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655488526399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488526399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Signed2BCD:Signed2BCD_RAM\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Signed2BCD:Signed2BCD_RAM\|lpm_divide:Mod1\"" {  } { { "Signed2BCD.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Signed2BCD.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655488526427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Signed2BCD:Signed2BCD_RAM\|lpm_divide:Mod1 " "Instantiated megafunction \"Signed2BCD:Signed2BCD_RAM\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655488526427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655488526427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655488526427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655488526427 ""}  } { { "Signed2BCD.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Signed2BCD.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655488526427 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Projeto_Demo.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Projeto_Demo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655488530759 "|Projeto_Demo|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Projeto_Demo.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Projeto_Demo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655488530759 "|Projeto_Demo|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "Projeto_Demo.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Projeto_Demo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655488530759 "|Projeto_Demo|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Projeto_Demo.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Projeto_Demo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655488530759 "|Projeto_Demo|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Projeto_Demo.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Projeto_Demo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655488530759 "|Projeto_Demo|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Projeto_Demo.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Projeto_Demo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655488530759 "|Projeto_Demo|HEX2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655488530759 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655488530945 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655488534113 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655488534113 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Projeto_Demo.vhd" "" { Text "C:/Users/bgfgo/Projetos_LSD/ProjetoFinal/Fase4/Projeto_Demo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655488534425 "|Projeto_Demo|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1655488534425 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4621 " "Implemented 4621 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655488534425 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655488534425 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4561 " "Implemented 4561 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655488534425 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655488534425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655488534453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 17 18:55:34 2022 " "Processing ended: Fri Jun 17 18:55:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655488534453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655488534453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655488534453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655488534453 ""}
