#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed May  4 20:40:54 2016
# Process ID: 14607
# Current directory: /home/josefonseca/Documents/thesis/verilog/gate
# Command line: vivado
# Log file: /home/josefonseca/Documents/thesis/verilog/gate/vivado.log
# Journal file: /home/josefonseca/Documents/thesis/verilog/gate/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/josefonseca/Documents/thesis/verilog/gate/gate_synth/gate_synth.xpr
reset_run synth_2
launch_runs synth_2
wait_on_run synth_2
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top weightRAM [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2
wait_on_run synth_2
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top gate [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2
wait_on_run synth_2
