<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln24_fu_227_p2" SOURCE="d4.cpp:24" VARIABLE="icmp_ln24" MODULE="fiat_25519_carry_mul_Pipeline_ARRAY_1_READ" LOOP="ARRAY_1_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_233_p2" SOURCE="d4.cpp:24" VARIABLE="add_ln24" MODULE="fiat_25519_carry_mul_Pipeline_ARRAY_1_READ" LOOP="ARRAY_1_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln34_fu_227_p2" SOURCE="d4.cpp:34" VARIABLE="icmp_ln34" MODULE="fiat_25519_carry_mul_Pipeline_ARRAY_2_READ" LOOP="ARRAY_2_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_233_p2" SOURCE="d4.cpp:34" VARIABLE="add_ln34" MODULE="fiat_25519_carry_mul_Pipeline_ARRAY_2_READ" LOOP="ARRAY_2_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U53" SOURCE="d4.cpp:52" VARIABLE="tmp" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_1_fu_1138_p11" SOURCE="d4.cpp:54" VARIABLE="sub_ln54" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U63" SOURCE="d4.cpp:54" VARIABLE="tmp_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U25" SOURCE="d4.cpp:54" VARIABLE="mul_ln54" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_1159_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_22_fu_614_p2" SOURCE="" VARIABLE="empty_22" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln51_fu_620_p2" SOURCE="d4.cpp:51" VARIABLE="icmp_ln51" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_fu_626_p2" SOURCE="d4.cpp:51" VARIABLE="and_ln51" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="mul_ln52_fu_474_p10" SOURCE="d4.cpp:52" VARIABLE="select_ln52" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_2_fu_647_p11" SOURCE="d4.cpp:52" VARIABLE="sub_ln52" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U54" SOURCE="d4.cpp:54" VARIABLE="tmp_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U44" SOURCE="d4.cpp:52" VARIABLE="mul_ln52" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln53_fu_674_p2" SOURCE="d4.cpp:53" VARIABLE="icmp_ln53" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_fu_1169_p2" SOURCE="d4.cpp:53" VARIABLE="and_ln53" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_3_fu_1178_p10" SOURCE="d4.cpp:54" VARIABLE="sub_ln54_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_32_1_1_U64" SOURCE="d4.cpp:54" VARIABLE="tmp_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_fu_1199_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U26" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_5_fu_1212_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_5" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_fu_1219_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U27" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_6_fu_1225_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_6" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_1_fu_1232_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_1_fu_1238_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_2_fu_1244_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_23_fu_1250_p2" SOURCE="" VARIABLE="empty_23" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_4_fu_686_p11" SOURCE="d4.cpp:52" VARIABLE="sub_ln52_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U55" SOURCE="d4.cpp:52" VARIABLE="tmp_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6ns_32_1_1_U49" SOURCE="d4.cpp:52" VARIABLE="mul_ln52_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_fu_1259_p2" SOURCE="d4.cpp:52" VARIABLE="icmp_ln52" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="tmp_5_fu_1271_p9" SOURCE="d4.cpp:54" VARIABLE="xor_ln54" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_8_3_32_1_1_U65" SOURCE="d4.cpp:54" VARIABLE="tmp_5" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln54_fu_1290_p2" SOURCE="d4.cpp:54" VARIABLE="icmp_ln54" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U28" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_7_fu_1296_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_7" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_2_fu_1304_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U29" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_8_fu_1310_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_8" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_3_fu_1318_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_3_fu_1324_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_4_fu_1330_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_24_fu_713_p2" SOURCE="" VARIABLE="empty_24" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln51_1_fu_719_p2" SOURCE="d4.cpp:51" VARIABLE="icmp_ln51_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_1_fu_725_p2" SOURCE="d4.cpp:51" VARIABLE="and_ln51_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="mul_ln52_2_fu_478_p10" SOURCE="d4.cpp:52" VARIABLE="select_ln52_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_6_fu_746_p11" SOURCE="d4.cpp:52" VARIABLE="sub_ln52_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U56" SOURCE="d4.cpp:54" VARIABLE="tmp_6" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U45" SOURCE="d4.cpp:52" VARIABLE="mul_ln52_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln53_1_fu_773_p2" SOURCE="d4.cpp:53" VARIABLE="icmp_ln53_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_1_fu_1340_p2" SOURCE="d4.cpp:53" VARIABLE="and_ln53_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_7_fu_1350_p8" SOURCE="d4.cpp:54" VARIABLE="sub_ln54_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_7_3_32_1_1_U66" SOURCE="d4.cpp:54" VARIABLE="tmp_7" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_1_fu_1369_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U30" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_5" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_9_fu_1382_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_9" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_4_fu_1389_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U31" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_6" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_10_fu_1395_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_10" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_5_fu_1402_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_5" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_5_fu_1408_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_5" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_6_fu_1414_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_6" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_25_fu_1420_p2" SOURCE="" VARIABLE="empty_25" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="tmp_8_fu_785_p11" SOURCE="d4.cpp:52" VARIABLE="xor_ln52" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U57" SOURCE="d4.cpp:52" VARIABLE="tmp_8" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6ns_32_1_1_U50" SOURCE="d4.cpp:52" VARIABLE="mul_ln52_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_1_fu_1429_p2" SOURCE="d4.cpp:52" VARIABLE="icmp_ln52_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_9_fu_1441_p7" SOURCE="d4.cpp:54" VARIABLE="sub_ln54_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_6_3_32_1_1_U67" SOURCE="d4.cpp:54" VARIABLE="tmp_9" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln54_1_fu_1458_p2" SOURCE="d4.cpp:54" VARIABLE="icmp_ln54_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U32" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_7" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_11_fu_1464_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_11" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_6_fu_1472_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_6" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U33" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_8" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_12_fu_1478_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_12" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_7_fu_1486_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_7" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_7_fu_1492_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_7" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_8_fu_1498_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_8" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_26_fu_812_p2" SOURCE="" VARIABLE="empty_26" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln51_2_fu_818_p2" SOURCE="d4.cpp:51" VARIABLE="icmp_ln51_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_2_fu_824_p2" SOURCE="d4.cpp:51" VARIABLE="and_ln51_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="mul_ln52_4_fu_482_p10" SOURCE="d4.cpp:52" VARIABLE="select_ln52_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_s_fu_845_p11" SOURCE="d4.cpp:52" VARIABLE="sub_ln52_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U58" SOURCE="d4.cpp:52" VARIABLE="tmp_s" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U46" SOURCE="d4.cpp:52" VARIABLE="mul_ln52_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln53_2_fu_872_p2" SOURCE="d4.cpp:53" VARIABLE="icmp_ln53_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_2_fu_1508_p2" SOURCE="d4.cpp:53" VARIABLE="and_ln53_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_10_fu_1518_p6" SOURCE="d4.cpp:54" VARIABLE="sub_ln54_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U68" SOURCE="d4.cpp:54" VARIABLE="tmp_10" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_2_fu_1535_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U34" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_9" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_13_fu_1548_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_13" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_8_fu_1555_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_8" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U35" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_10" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_14_fu_1561_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_14" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_9_fu_1568_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_9" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_9_fu_1574_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_9" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_10_fu_1580_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_10" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_27_fu_1586_p2" SOURCE="" VARIABLE="empty_27" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_11_fu_884_p11" SOURCE="d4.cpp:52" VARIABLE="sub_ln52_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U59" SOURCE="d4.cpp:52" VARIABLE="tmp_11" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6ns_32_1_1_U51" SOURCE="d4.cpp:52" VARIABLE="mul_ln52_5" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_2_fu_1595_p2" SOURCE="d4.cpp:52" VARIABLE="icmp_ln52_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="tmp_12_fu_1607_p5" SOURCE="d4.cpp:54" VARIABLE="xor_ln54_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_4_2_32_1_1_U69" SOURCE="d4.cpp:54" VARIABLE="tmp_12" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln54_2_fu_1622_p2" SOURCE="d4.cpp:54" VARIABLE="icmp_ln54_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U36" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_11" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_15_fu_1628_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_15" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_10_fu_1636_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_10" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U37" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_12" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_16_fu_1642_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_16" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_11_fu_1650_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_11" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_11_fu_1656_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_11" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_12_fu_1662_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_12" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_28_fu_911_p2" SOURCE="" VARIABLE="empty_28" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln51_3_fu_917_p2" SOURCE="d4.cpp:51" VARIABLE="icmp_ln51_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_3_fu_923_p2" SOURCE="d4.cpp:51" VARIABLE="and_ln51_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="mul_ln52_6_fu_486_p10" SOURCE="d4.cpp:52" VARIABLE="select_ln52_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_13_fu_944_p11" SOURCE="d4.cpp:52" VARIABLE="sub_ln52_5" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U60" SOURCE="d4.cpp:52" VARIABLE="tmp_13" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U47" SOURCE="d4.cpp:52" VARIABLE="mul_ln52_6" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln53_3_fu_971_p2" SOURCE="d4.cpp:53" VARIABLE="icmp_ln53_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_3_fu_1672_p2" SOURCE="d4.cpp:53" VARIABLE="and_ln53_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_3_fu_1681_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U38" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_13" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_17_fu_1693_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_17" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_12_fu_1700_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_12" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U39" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_14" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_18_fu_1706_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_18" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_13_fu_1713_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_13" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_13_fu_1719_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_13" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_14_fu_1725_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_14" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_29_fu_1731_p2" SOURCE="" VARIABLE="empty_29" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_14_fu_983_p11" SOURCE="d4.cpp:52" VARIABLE="sub_ln52_6" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U61" SOURCE="d4.cpp:52" VARIABLE="tmp_14" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6ns_32_1_1_U52" SOURCE="d4.cpp:52" VARIABLE="mul_ln52_7" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_3_fu_1740_p2" SOURCE="d4.cpp:52" VARIABLE="icmp_ln52_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln54_3_fu_1750_p2" SOURCE="d4.cpp:54" VARIABLE="icmp_ln54_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U40" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_15" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_19_fu_1756_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_19" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_14_fu_1764_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_14" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U41" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_16" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_20_fu_1770_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_20" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_15_fu_1778_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_15" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_15_fu_1784_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_15" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_16_fu_1790_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_16" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_30_fu_1796_p2" SOURCE="" VARIABLE="empty_30" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln51_4_fu_1010_p2" SOURCE="d4.cpp:51" VARIABLE="icmp_ln51_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_4_fu_1016_p2" SOURCE="d4.cpp:51" VARIABLE="and_ln51_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="mul_ln52_8_fu_490_p10" SOURCE="d4.cpp:52" VARIABLE="select_ln52_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_15_fu_1037_p11" SOURCE="d4.cpp:52" VARIABLE="sub_ln52_7" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U62" SOURCE="d4.cpp:52" VARIABLE="tmp_15" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U48" SOURCE="d4.cpp:52" VARIABLE="mul_ln52_8" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln53_4_fu_1805_p2" SOURCE="d4.cpp:53" VARIABLE="icmp_ln53_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_4_fu_1811_p2" SOURCE="d4.cpp:53" VARIABLE="and_ln53_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_4_fu_1821_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U42" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_17" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_21_fu_1833_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_21" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_16_fu_1840_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_16" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U43" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_18" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_22_fu_1846_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_22" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_17_fu_1854_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_17" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_17_fu_1860_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_17" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_18_fu_1866_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_18" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_1064_p2" SOURCE="d4.cpp:39" VARIABLE="add_ln39" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln73_fu_210_p2" SOURCE="d4.cpp:73" VARIABLE="icmp_ln73" MODULE="fiat_25519_carry_mul_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_216_p2" SOURCE="d4.cpp:73" VARIABLE="add_ln73" MODULE="fiat_25519_carry_mul_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_27_1_1_U110" SOURCE="d4.cpp:75" VARIABLE="tmp_s" MODULE="fiat_25519_carry_mul_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_516_p2" SOURCE="d4.cpp:60" VARIABLE="add_ln60" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_1_fu_550_p2" SOURCE="d4.cpp:60" VARIABLE="add_ln60_1" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_2_fu_584_p2" SOURCE="d4.cpp:60" VARIABLE="add_ln60_2" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_3_fu_653_p2" SOURCE="d4.cpp:60" VARIABLE="add_ln60_3" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_4_fu_687_p2" SOURCE="d4.cpp:60" VARIABLE="add_ln60_4" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_5_fu_721_p2" SOURCE="d4.cpp:60" VARIABLE="add_ln60_5" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_6_fu_755_p2" SOURCE="d4.cpp:60" VARIABLE="add_ln60_6" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_7_fu_789_p2" SOURCE="d4.cpp:60" VARIABLE="add_ln60_7" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_8_fu_823_p2" SOURCE="d4.cpp:60" VARIABLE="add_ln60_8" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39ns_6ns_44_1_1_U124" SOURCE="d4.cpp:60" VARIABLE="mul_ln60" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_fu_892_p2" SOURCE="d4.cpp:60" VARIABLE="out1_w" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_901_p2" SOURCE="d4.cpp:61" VARIABLE="add_ln61" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_610_p2" SOURCE="d4.cpp:61" VARIABLE="add_ln61_1" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_1_fu_925_p2" SOURCE="d4.cpp:61" VARIABLE="out1_w_1" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_934_p2" SOURCE="d4.cpp:62" VARIABLE="add_ln62" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_1_fu_616_p2" SOURCE="d4.cpp:62" VARIABLE="add_ln62_1" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_2_fu_955_p2" SOURCE="d4.cpp:62" VARIABLE="out1_w_2" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_3_fu_622_p2" SOURCE="d4.cpp:63" VARIABLE="out1_w_3" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_4_fu_839_p2" SOURCE="d4.cpp:64" VARIABLE="out1_w_4" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_5_fu_844_p2" SOURCE="d4.cpp:65" VARIABLE="out1_w_5" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_6_fu_850_p2" SOURCE="d4.cpp:66" VARIABLE="out1_w_6" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_7_fu_856_p2" SOURCE="d4.cpp:67" VARIABLE="out1_w_7" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_8_fu_862_p2" SOURCE="d4.cpp:68" VARIABLE="out1_w_8" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_9_fu_868_p2" SOURCE="d4.cpp:69" VARIABLE="out1_w_9" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="mem_m_axi_U" SOURCE="" VARIABLE="" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="mem" DSP="0" BRAM="4" URAM="0"/>
</BindInfo>
