Active-HDL 9.1.2353.4205  2014-04-22 08:58:27

Elaboration top modules:
Architecture                  tb_architecture(set_initial_value_tb)


----------------------------------------------------------------------------------------------------------------
Entity                     | Architecture    | Library  | Info | Compiler Version         | Compilation Options
----------------------------------------------------------------------------------------------------------------
set_initial_value_tb       | tb_architecture | set_time |      | 9.1.2353.4205  (Windows) | -dbg
settable_timer             | dataflow        | set_time |      | 9.1.2353.4205  (Windows) | -dbg
seconds_counter            | dataflow        | set_time |      | 9.1.2353.4205  (Windows) | -dbg
minutes_counter            | behavioral      | set_time |      | 9.1.2353.4205  (Windows) | -dbg
rotary_encoder_decoder_fsm | behavioral      | set_time |      | 9.1.2353.4205  (Windows) | -dbg
----------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------
VHDL Package                                 | Library  | Info | Compiler Version         | Compilation Options
----------------------------------------------------------------------------------------------------------------
standard                                     | std      |      |                          | <unavailable>
TEXTIO                                       | std      |      | 9.1.2353.4205  (Windows) |  -2008
std_logic_1164                               | ieee     |      | 9.1.2353.4205  (Windows) |  -2008
NUMERIC_STD                                  | ieee     |      | 9.1.2353.4205  (Windows) |  -2008
----------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------
Library                                      | Comment
----------------------------------------------------------------------------------------------------------------
ieee                                         | Standard IEEE packages library
set_time                                     | None
std                                          | Standard VHDL library
----------------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+set_initial_value_tb set_initial_value_tb tb_architecture


The performance of simulation is reduced. Version EDU Edition
